OpenSTA Copyright (c) 2018, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
read_liberty -min /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib
1
read_liberty -max /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib
Warning: /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib, line 8 library osu018_stdcells already exists.
1
read_verilog /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 6 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 7 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 9 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 12 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 14 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 15 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Error: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 16 syntax error, unexpected ';', expecting '='.
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[0].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[1].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[2].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[3].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[4].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[5].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[6].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[7].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[8].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[9].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[10].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[11].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[12].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[13].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[14].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[15].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[16].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[17].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[18].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[19].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[20].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[21].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[22].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[23].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[24].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[25].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[26].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[27].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[28].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[29].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[30].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_rdata[31].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[0].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[1].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[2].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[3].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[4].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[5].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[6].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[7].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[8].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[9].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[10].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[11].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[12].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[13].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[14].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[15].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[16].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[17].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[18].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[19].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[20].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[21].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[22].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[23].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[24].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[25].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[26].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[27].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[28].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[29].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[30].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rd[31].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[0].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[1].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[2].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[3].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[4].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[5].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[6].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[7].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[8].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[9].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[10].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[11].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[12].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[13].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[14].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[15].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[16].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[17].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[18].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[19].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[20].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[21].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[22].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[23].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[24].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[25].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[26].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[27].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[28].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[29].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[30].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port irq[31].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[0].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[1].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[2].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[3].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[4].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[5].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[6].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[7].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[8].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[9].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[10].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[11].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[12].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[13].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[14].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[15].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[16].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[17].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[18].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[19].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[20].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[21].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[22].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[23].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[24].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[25].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[26].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[27].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[28].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[29].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[30].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_addr[31].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[0].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[1].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[2].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[3].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[4].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[5].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[6].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[7].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[8].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[9].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[10].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[11].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[12].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[13].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[14].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[15].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[16].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[17].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[18].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[19].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[20].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[21].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[22].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[23].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[24].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[25].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[26].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[27].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[28].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[29].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[30].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wdata[31].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wstrb[0].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wstrb[1].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wstrb[2].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_wstrb[3].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[0].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[1].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[2].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[3].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[4].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[5].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[6].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[7].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[8].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[9].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[10].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[11].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[12].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[13].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[14].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[15].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[16].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[17].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[18].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[19].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[20].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[21].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[22].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[23].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[24].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[25].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[26].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[27].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[28].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[29].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[30].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_addr[31].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[0].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[1].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[2].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[3].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[4].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[5].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[6].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[7].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[8].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[9].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[10].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[11].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[12].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[13].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[14].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[15].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[16].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[17].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[18].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[19].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[20].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[21].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[22].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[23].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[24].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[25].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[26].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[27].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[28].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[29].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[30].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wdata[31].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wstrb[0].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wstrb[1].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wstrb[2].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port mem_la_wstrb[3].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[0].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[1].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[2].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[3].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[4].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[5].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[6].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[7].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[8].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[9].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[10].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[11].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[12].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[13].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[14].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[15].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[16].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[17].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[18].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[19].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[20].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[21].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[22].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[23].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[24].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[25].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[26].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[27].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[28].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[29].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[30].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_insn[31].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[0].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[1].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[2].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[3].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[4].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[5].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[6].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[7].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[8].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[9].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[10].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[11].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[12].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[13].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[14].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[15].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[16].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[17].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[18].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[19].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[20].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[21].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[22].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[23].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[24].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[25].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[26].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[27].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[28].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[29].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[30].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs1[31].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[0].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[1].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[2].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[3].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[4].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[5].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[6].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[7].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[8].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[9].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[10].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[11].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[12].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[13].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[14].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[15].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[16].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[17].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[18].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[19].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[20].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[21].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[22].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[23].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[24].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[25].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[26].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[27].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[28].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[29].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[30].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port pcpi_rs2[31].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[0].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[1].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[2].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[3].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[4].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[5].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[6].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[7].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[8].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[9].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[10].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[11].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[12].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[13].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[14].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[15].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[16].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[17].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[18].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[19].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[20].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[21].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[22].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[23].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[24].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[25].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[26].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[27].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[28].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[29].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[30].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port eoi[31].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[0].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[1].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[2].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[3].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[4].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[5].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[6].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[7].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[8].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[9].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[10].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[11].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[12].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[13].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[14].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[15].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[16].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[17].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[18].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[19].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[20].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[21].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[22].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[23].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[24].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[25].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[26].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[27].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[28].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[29].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[30].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[31].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[32].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[33].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[34].
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.final.synth.v, line 1 module picorv32 missing declaration for port trace_data[35].
1
link_design picorv32
1
read_sdc /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/picorv32.opentimer.sdc
Warning: picorv32.opentimer.sdc, 4 -clock not supported.
Warning: picorv32.opentimer.sdc, 5 -clock not supported.
Warning: picorv32.opentimer.sdc, 6 -clock not supported.
Warning: picorv32.opentimer.sdc, 7 -clock not supported.
Warning: picorv32.opentimer.sdc, 8 set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: picorv32.opentimer.sdc, 9 set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: picorv32.opentimer.sdc, 10 set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: picorv32.opentimer.sdc, 11 set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: picorv32.opentimer.sdc, 16 -clock not supported.
Warning: picorv32.opentimer.sdc, 17 -clock not supported.
Warning: picorv32.opentimer.sdc, 18 -clock not supported.
Warning: picorv32.opentimer.sdc, 19 -clock not supported.
Warning: picorv32.opentimer.sdc, 24 -clock not supported.
Warning: picorv32.opentimer.sdc, 25 -clock not supported.
Warning: picorv32.opentimer.sdc, 26 -clock not supported.
Warning: picorv32.opentimer.sdc, 27 -clock not supported.
Warning: picorv32.opentimer.sdc, 28 set_input_delay not allowed on unknown port 'mem_rdata[0]'.
Warning: picorv32.opentimer.sdc, 29 set_input_delay not allowed on unknown port 'mem_rdata[1]'.
Warning: picorv32.opentimer.sdc, 30 set_input_delay not allowed on unknown port 'mem_rdata[2]'.
Warning: picorv32.opentimer.sdc, 31 set_input_delay not allowed on unknown port 'mem_rdata[3]'.
Warning: picorv32.opentimer.sdc, 32 set_input_delay not allowed on unknown port 'mem_rdata[4]'.
Warning: picorv32.opentimer.sdc, 33 set_input_delay not allowed on unknown port 'mem_rdata[5]'.
Warning: picorv32.opentimer.sdc, 34 set_input_delay not allowed on unknown port 'mem_rdata[6]'.
Warning: picorv32.opentimer.sdc, 35 set_input_delay not allowed on unknown port 'mem_rdata[7]'.
Warning: picorv32.opentimer.sdc, 36 set_input_delay not allowed on unknown port 'mem_rdata[8]'.
Warning: picorv32.opentimer.sdc, 37 set_input_delay not allowed on unknown port 'mem_rdata[9]'.
Warning: picorv32.opentimer.sdc, 38 set_input_delay not allowed on unknown port 'mem_rdata[10]'.
Warning: picorv32.opentimer.sdc, 39 set_input_delay not allowed on unknown port 'mem_rdata[11]'.
Warning: picorv32.opentimer.sdc, 40 set_input_delay not allowed on unknown port 'mem_rdata[12]'.
Warning: picorv32.opentimer.sdc, 41 set_input_delay not allowed on unknown port 'mem_rdata[13]'.
Warning: picorv32.opentimer.sdc, 42 set_input_delay not allowed on unknown port 'mem_rdata[14]'.
Warning: picorv32.opentimer.sdc, 43 set_input_delay not allowed on unknown port 'mem_rdata[15]'.
Warning: picorv32.opentimer.sdc, 44 set_input_delay not allowed on unknown port 'mem_rdata[16]'.
Warning: picorv32.opentimer.sdc, 45 set_input_delay not allowed on unknown port 'mem_rdata[17]'.
Warning: picorv32.opentimer.sdc, 46 set_input_delay not allowed on unknown port 'mem_rdata[18]'.
Warning: picorv32.opentimer.sdc, 47 set_input_delay not allowed on unknown port 'mem_rdata[19]'.
Warning: picorv32.opentimer.sdc, 48 set_input_delay not allowed on unknown port 'mem_rdata[20]'.
Warning: picorv32.opentimer.sdc, 49 set_input_delay not allowed on unknown port 'mem_rdata[21]'.
Warning: picorv32.opentimer.sdc, 50 set_input_delay not allowed on unknown port 'mem_rdata[22]'.
Warning: picorv32.opentimer.sdc, 51 set_input_delay not allowed on unknown port 'mem_rdata[23]'.
Warning: picorv32.opentimer.sdc, 52 set_input_delay not allowed on unknown port 'mem_rdata[24]'.
Warning: picorv32.opentimer.sdc, 53 set_input_delay not allowed on unknown port 'mem_rdata[25]'.
Warning: picorv32.opentimer.sdc, 54 set_input_delay not allowed on unknown port 'mem_rdata[26]'.
Warning: picorv32.opentimer.sdc, 55 set_input_delay not allowed on unknown port 'mem_rdata[27]'.
Warning: picorv32.opentimer.sdc, 56 set_input_delay not allowed on unknown port 'mem_rdata[28]'.
Warning: picorv32.opentimer.sdc, 57 set_input_delay not allowed on unknown port 'mem_rdata[29]'.
Warning: picorv32.opentimer.sdc, 58 set_input_delay not allowed on unknown port 'mem_rdata[30]'.
Warning: picorv32.opentimer.sdc, 59 set_input_delay not allowed on unknown port 'mem_rdata[31]'.
Warning: picorv32.opentimer.sdc, 60 set_input_delay not allowed on unknown port 'mem_rdata[0]'.
Warning: picorv32.opentimer.sdc, 61 set_input_delay not allowed on unknown port 'mem_rdata[1]'.
Warning: picorv32.opentimer.sdc, 62 set_input_delay not allowed on unknown port 'mem_rdata[2]'.
Warning: picorv32.opentimer.sdc, 63 set_input_delay not allowed on unknown port 'mem_rdata[3]'.
Warning: picorv32.opentimer.sdc, 64 set_input_delay not allowed on unknown port 'mem_rdata[4]'.
Warning: picorv32.opentimer.sdc, 65 set_input_delay not allowed on unknown port 'mem_rdata[5]'.
Warning: picorv32.opentimer.sdc, 66 set_input_delay not allowed on unknown port 'mem_rdata[6]'.
Warning: picorv32.opentimer.sdc, 67 set_input_delay not allowed on unknown port 'mem_rdata[7]'.
Warning: picorv32.opentimer.sdc, 68 set_input_delay not allowed on unknown port 'mem_rdata[8]'.
Warning: picorv32.opentimer.sdc, 69 set_input_delay not allowed on unknown port 'mem_rdata[9]'.
Warning: picorv32.opentimer.sdc, 70 set_input_delay not allowed on unknown port 'mem_rdata[10]'.
Warning: picorv32.opentimer.sdc, 71 set_input_delay not allowed on unknown port 'mem_rdata[11]'.
Warning: picorv32.opentimer.sdc, 72 set_input_delay not allowed on unknown port 'mem_rdata[12]'.
Warning: picorv32.opentimer.sdc, 73 set_input_delay not allowed on unknown port 'mem_rdata[13]'.
Warning: picorv32.opentimer.sdc, 74 set_input_delay not allowed on unknown port 'mem_rdata[14]'.
Warning: picorv32.opentimer.sdc, 75 set_input_delay not allowed on unknown port 'mem_rdata[15]'.
Warning: picorv32.opentimer.sdc, 76 set_input_delay not allowed on unknown port 'mem_rdata[16]'.
Warning: picorv32.opentimer.sdc, 77 set_input_delay not allowed on unknown port 'mem_rdata[17]'.
Warning: picorv32.opentimer.sdc, 78 set_input_delay not allowed on unknown port 'mem_rdata[18]'.
Warning: picorv32.opentimer.sdc, 79 set_input_delay not allowed on unknown port 'mem_rdata[19]'.
Warning: picorv32.opentimer.sdc, 80 set_input_delay not allowed on unknown port 'mem_rdata[20]'.
Warning: picorv32.opentimer.sdc, 81 set_input_delay not allowed on unknown port 'mem_rdata[21]'.
Warning: picorv32.opentimer.sdc, 82 set_input_delay not allowed on unknown port 'mem_rdata[22]'.
Warning: picorv32.opentimer.sdc, 83 set_input_delay not allowed on unknown port 'mem_rdata[23]'.
Warning: picorv32.opentimer.sdc, 84 set_input_delay not allowed on unknown port 'mem_rdata[24]'.
Warning: picorv32.opentimer.sdc, 85 set_input_delay not allowed on unknown port 'mem_rdata[25]'.
Warning: picorv32.opentimer.sdc, 86 set_input_delay not allowed on unknown port 'mem_rdata[26]'.
Warning: picorv32.opentimer.sdc, 87 set_input_delay not allowed on unknown port 'mem_rdata[27]'.
Warning: picorv32.opentimer.sdc, 88 set_input_delay not allowed on unknown port 'mem_rdata[28]'.
Warning: picorv32.opentimer.sdc, 89 set_input_delay not allowed on unknown port 'mem_rdata[29]'.
Warning: picorv32.opentimer.sdc, 90 set_input_delay not allowed on unknown port 'mem_rdata[30]'.
Warning: picorv32.opentimer.sdc, 91 set_input_delay not allowed on unknown port 'mem_rdata[31]'.
Warning: picorv32.opentimer.sdc, 92 set_input_delay not allowed on unknown port 'mem_rdata[0]'.
Warning: picorv32.opentimer.sdc, 93 set_input_delay not allowed on unknown port 'mem_rdata[1]'.
Warning: picorv32.opentimer.sdc, 94 set_input_delay not allowed on unknown port 'mem_rdata[2]'.
Warning: picorv32.opentimer.sdc, 95 set_input_delay not allowed on unknown port 'mem_rdata[3]'.
Warning: picorv32.opentimer.sdc, 96 set_input_delay not allowed on unknown port 'mem_rdata[4]'.
Warning: picorv32.opentimer.sdc, 97 set_input_delay not allowed on unknown port 'mem_rdata[5]'.
Warning: picorv32.opentimer.sdc, 98 set_input_delay not allowed on unknown port 'mem_rdata[6]'.
Warning: picorv32.opentimer.sdc, 99 set_input_delay not allowed on unknown port 'mem_rdata[7]'.
Warning: picorv32.opentimer.sdc, 100 set_input_delay not allowed on unknown port 'mem_rdata[8]'.
Warning: picorv32.opentimer.sdc, 101 set_input_delay not allowed on unknown port 'mem_rdata[9]'.
Warning: picorv32.opentimer.sdc, 102 set_input_delay not allowed on unknown port 'mem_rdata[10]'.
Warning: picorv32.opentimer.sdc, 103 set_input_delay not allowed on unknown port 'mem_rdata[11]'.
Warning: picorv32.opentimer.sdc, 104 set_input_delay not allowed on unknown port 'mem_rdata[12]'.
Warning: picorv32.opentimer.sdc, 105 set_input_delay not allowed on unknown port 'mem_rdata[13]'.
Warning: picorv32.opentimer.sdc, 106 set_input_delay not allowed on unknown port 'mem_rdata[14]'.
Warning: picorv32.opentimer.sdc, 107 set_input_delay not allowed on unknown port 'mem_rdata[15]'.
Warning: picorv32.opentimer.sdc, 108 set_input_delay not allowed on unknown port 'mem_rdata[16]'.
Warning: picorv32.opentimer.sdc, 109 set_input_delay not allowed on unknown port 'mem_rdata[17]'.
Warning: picorv32.opentimer.sdc, 110 set_input_delay not allowed on unknown port 'mem_rdata[18]'.
Warning: picorv32.opentimer.sdc, 111 set_input_delay not allowed on unknown port 'mem_rdata[19]'.
Warning: picorv32.opentimer.sdc, 112 set_input_delay not allowed on unknown port 'mem_rdata[20]'.
Warning: picorv32.opentimer.sdc, 113 set_input_delay not allowed on unknown port 'mem_rdata[21]'.
Warning: picorv32.opentimer.sdc, 114 set_input_delay not allowed on unknown port 'mem_rdata[22]'.
Warning: picorv32.opentimer.sdc, 115 set_input_delay not allowed on unknown port 'mem_rdata[23]'.
Warning: picorv32.opentimer.sdc, 116 set_input_delay not allowed on unknown port 'mem_rdata[24]'.
Warning: picorv32.opentimer.sdc, 117 set_input_delay not allowed on unknown port 'mem_rdata[25]'.
Warning: picorv32.opentimer.sdc, 118 set_input_delay not allowed on unknown port 'mem_rdata[26]'.
Warning: picorv32.opentimer.sdc, 119 set_input_delay not allowed on unknown port 'mem_rdata[27]'.
Warning: picorv32.opentimer.sdc, 120 set_input_delay not allowed on unknown port 'mem_rdata[28]'.
Warning: picorv32.opentimer.sdc, 121 set_input_delay not allowed on unknown port 'mem_rdata[29]'.
Warning: picorv32.opentimer.sdc, 122 set_input_delay not allowed on unknown port 'mem_rdata[30]'.
Warning: picorv32.opentimer.sdc, 123 set_input_delay not allowed on unknown port 'mem_rdata[31]'.
Warning: picorv32.opentimer.sdc, 124 set_input_delay not allowed on unknown port 'mem_rdata[0]'.
Warning: picorv32.opentimer.sdc, 125 set_input_delay not allowed on unknown port 'mem_rdata[1]'.
Warning: picorv32.opentimer.sdc, 126 set_input_delay not allowed on unknown port 'mem_rdata[2]'.
Warning: picorv32.opentimer.sdc, 127 set_input_delay not allowed on unknown port 'mem_rdata[3]'.
Warning: picorv32.opentimer.sdc, 128 set_input_delay not allowed on unknown port 'mem_rdata[4]'.
Warning: picorv32.opentimer.sdc, 129 set_input_delay not allowed on unknown port 'mem_rdata[5]'.
Warning: picorv32.opentimer.sdc, 130 set_input_delay not allowed on unknown port 'mem_rdata[6]'.
Warning: picorv32.opentimer.sdc, 131 set_input_delay not allowed on unknown port 'mem_rdata[7]'.
Warning: picorv32.opentimer.sdc, 132 set_input_delay not allowed on unknown port 'mem_rdata[8]'.
Warning: picorv32.opentimer.sdc, 133 set_input_delay not allowed on unknown port 'mem_rdata[9]'.
Warning: picorv32.opentimer.sdc, 134 set_input_delay not allowed on unknown port 'mem_rdata[10]'.
Warning: picorv32.opentimer.sdc, 135 set_input_delay not allowed on unknown port 'mem_rdata[11]'.
Warning: picorv32.opentimer.sdc, 136 set_input_delay not allowed on unknown port 'mem_rdata[12]'.
Warning: picorv32.opentimer.sdc, 137 set_input_delay not allowed on unknown port 'mem_rdata[13]'.
Warning: picorv32.opentimer.sdc, 138 set_input_delay not allowed on unknown port 'mem_rdata[14]'.
Warning: picorv32.opentimer.sdc, 139 set_input_delay not allowed on unknown port 'mem_rdata[15]'.
Warning: picorv32.opentimer.sdc, 140 set_input_delay not allowed on unknown port 'mem_rdata[16]'.
Warning: picorv32.opentimer.sdc, 141 set_input_delay not allowed on unknown port 'mem_rdata[17]'.
Warning: picorv32.opentimer.sdc, 142 set_input_delay not allowed on unknown port 'mem_rdata[18]'.
Warning: picorv32.opentimer.sdc, 143 set_input_delay not allowed on unknown port 'mem_rdata[19]'.
Warning: picorv32.opentimer.sdc, 144 set_input_delay not allowed on unknown port 'mem_rdata[20]'.
Warning: picorv32.opentimer.sdc, 145 set_input_delay not allowed on unknown port 'mem_rdata[21]'.
Warning: picorv32.opentimer.sdc, 146 set_input_delay not allowed on unknown port 'mem_rdata[22]'.
Warning: picorv32.opentimer.sdc, 147 set_input_delay not allowed on unknown port 'mem_rdata[23]'.
Warning: picorv32.opentimer.sdc, 148 set_input_delay not allowed on unknown port 'mem_rdata[24]'.
Warning: picorv32.opentimer.sdc, 149 set_input_delay not allowed on unknown port 'mem_rdata[25]'.
Warning: picorv32.opentimer.sdc, 150 set_input_delay not allowed on unknown port 'mem_rdata[26]'.
Warning: picorv32.opentimer.sdc, 151 set_input_delay not allowed on unknown port 'mem_rdata[27]'.
Warning: picorv32.opentimer.sdc, 152 set_input_delay not allowed on unknown port 'mem_rdata[28]'.
Warning: picorv32.opentimer.sdc, 153 set_input_delay not allowed on unknown port 'mem_rdata[29]'.
Warning: picorv32.opentimer.sdc, 154 set_input_delay not allowed on unknown port 'mem_rdata[30]'.
Warning: picorv32.opentimer.sdc, 155 set_input_delay not allowed on unknown port 'mem_rdata[31]'.
Warning: picorv32.opentimer.sdc, 156 -clock not supported.
Warning: picorv32.opentimer.sdc, 157 -clock not supported.
Warning: picorv32.opentimer.sdc, 158 -clock not supported.
Warning: picorv32.opentimer.sdc, 159 -clock not supported.
Warning: picorv32.opentimer.sdc, 160 -clock not supported.
Warning: picorv32.opentimer.sdc, 161 -clock not supported.
Warning: picorv32.opentimer.sdc, 162 -clock not supported.
Warning: picorv32.opentimer.sdc, 163 -clock not supported.
Warning: picorv32.opentimer.sdc, 164 -clock not supported.
Warning: picorv32.opentimer.sdc, 165 -clock not supported.
Warning: picorv32.opentimer.sdc, 166 -clock not supported.
Warning: picorv32.opentimer.sdc, 167 -clock not supported.
Warning: picorv32.opentimer.sdc, 168 -clock not supported.
Warning: picorv32.opentimer.sdc, 169 -clock not supported.
Warning: picorv32.opentimer.sdc, 170 -clock not supported.
Warning: picorv32.opentimer.sdc, 171 -clock not supported.
Warning: picorv32.opentimer.sdc, 172 -clock not supported.
Warning: picorv32.opentimer.sdc, 173 -clock not supported.
Warning: picorv32.opentimer.sdc, 174 -clock not supported.
Warning: picorv32.opentimer.sdc, 175 -clock not supported.
Warning: picorv32.opentimer.sdc, 176 -clock not supported.
Warning: picorv32.opentimer.sdc, 177 -clock not supported.
Warning: picorv32.opentimer.sdc, 178 -clock not supported.
Warning: picorv32.opentimer.sdc, 179 -clock not supported.
Warning: picorv32.opentimer.sdc, 180 -clock not supported.
Warning: picorv32.opentimer.sdc, 181 -clock not supported.
Warning: picorv32.opentimer.sdc, 182 -clock not supported.
Warning: picorv32.opentimer.sdc, 183 -clock not supported.
Warning: picorv32.opentimer.sdc, 184 -clock not supported.
Warning: picorv32.opentimer.sdc, 185 -clock not supported.
Warning: picorv32.opentimer.sdc, 186 -clock not supported.
Warning: picorv32.opentimer.sdc, 187 -clock not supported.
Warning: picorv32.opentimer.sdc, 188 -clock not supported.
Warning: picorv32.opentimer.sdc, 189 -clock not supported.
Warning: picorv32.opentimer.sdc, 190 -clock not supported.
Warning: picorv32.opentimer.sdc, 191 -clock not supported.
Warning: picorv32.opentimer.sdc, 192 -clock not supported.
Warning: picorv32.opentimer.sdc, 193 -clock not supported.
Warning: picorv32.opentimer.sdc, 194 -clock not supported.
Warning: picorv32.opentimer.sdc, 195 -clock not supported.
Warning: picorv32.opentimer.sdc, 196 -clock not supported.
Warning: picorv32.opentimer.sdc, 197 -clock not supported.
Warning: picorv32.opentimer.sdc, 198 -clock not supported.
Warning: picorv32.opentimer.sdc, 199 -clock not supported.
Warning: picorv32.opentimer.sdc, 200 -clock not supported.
Warning: picorv32.opentimer.sdc, 201 -clock not supported.
Warning: picorv32.opentimer.sdc, 202 -clock not supported.
Warning: picorv32.opentimer.sdc, 203 -clock not supported.
Warning: picorv32.opentimer.sdc, 204 -clock not supported.
Warning: picorv32.opentimer.sdc, 205 -clock not supported.
Warning: picorv32.opentimer.sdc, 206 -clock not supported.
Warning: picorv32.opentimer.sdc, 207 -clock not supported.
Warning: picorv32.opentimer.sdc, 208 -clock not supported.
Warning: picorv32.opentimer.sdc, 209 -clock not supported.
Warning: picorv32.opentimer.sdc, 210 -clock not supported.
Warning: picorv32.opentimer.sdc, 211 -clock not supported.
Warning: picorv32.opentimer.sdc, 212 -clock not supported.
Warning: picorv32.opentimer.sdc, 213 -clock not supported.
Warning: picorv32.opentimer.sdc, 214 -clock not supported.
Warning: picorv32.opentimer.sdc, 215 -clock not supported.
Warning: picorv32.opentimer.sdc, 216 -clock not supported.
Warning: picorv32.opentimer.sdc, 217 -clock not supported.
Warning: picorv32.opentimer.sdc, 218 -clock not supported.
Warning: picorv32.opentimer.sdc, 219 -clock not supported.
Warning: picorv32.opentimer.sdc, 220 -clock not supported.
Warning: picorv32.opentimer.sdc, 221 -clock not supported.
Warning: picorv32.opentimer.sdc, 222 -clock not supported.
Warning: picorv32.opentimer.sdc, 223 -clock not supported.
Warning: picorv32.opentimer.sdc, 224 -clock not supported.
Warning: picorv32.opentimer.sdc, 225 -clock not supported.
Warning: picorv32.opentimer.sdc, 226 -clock not supported.
Warning: picorv32.opentimer.sdc, 227 -clock not supported.
Warning: picorv32.opentimer.sdc, 228 -clock not supported.
Warning: picorv32.opentimer.sdc, 229 -clock not supported.
Warning: picorv32.opentimer.sdc, 230 -clock not supported.
Warning: picorv32.opentimer.sdc, 231 -clock not supported.
Warning: picorv32.opentimer.sdc, 232 -clock not supported.
Warning: picorv32.opentimer.sdc, 233 -clock not supported.
Warning: picorv32.opentimer.sdc, 234 -clock not supported.
Warning: picorv32.opentimer.sdc, 235 -clock not supported.
Warning: picorv32.opentimer.sdc, 236 -clock not supported.
Warning: picorv32.opentimer.sdc, 237 -clock not supported.
Warning: picorv32.opentimer.sdc, 238 -clock not supported.
Warning: picorv32.opentimer.sdc, 239 -clock not supported.
Warning: picorv32.opentimer.sdc, 240 -clock not supported.
Warning: picorv32.opentimer.sdc, 241 -clock not supported.
Warning: picorv32.opentimer.sdc, 242 -clock not supported.
Warning: picorv32.opentimer.sdc, 243 -clock not supported.
Warning: picorv32.opentimer.sdc, 244 -clock not supported.
Warning: picorv32.opentimer.sdc, 245 -clock not supported.
Warning: picorv32.opentimer.sdc, 246 -clock not supported.
Warning: picorv32.opentimer.sdc, 247 -clock not supported.
Warning: picorv32.opentimer.sdc, 248 -clock not supported.
Warning: picorv32.opentimer.sdc, 249 -clock not supported.
Warning: picorv32.opentimer.sdc, 250 -clock not supported.
Warning: picorv32.opentimer.sdc, 251 -clock not supported.
Warning: picorv32.opentimer.sdc, 252 -clock not supported.
Warning: picorv32.opentimer.sdc, 253 -clock not supported.
Warning: picorv32.opentimer.sdc, 254 -clock not supported.
Warning: picorv32.opentimer.sdc, 255 -clock not supported.
Warning: picorv32.opentimer.sdc, 256 -clock not supported.
Warning: picorv32.opentimer.sdc, 257 -clock not supported.
Warning: picorv32.opentimer.sdc, 258 -clock not supported.
Warning: picorv32.opentimer.sdc, 259 -clock not supported.
Warning: picorv32.opentimer.sdc, 260 -clock not supported.
Warning: picorv32.opentimer.sdc, 261 -clock not supported.
Warning: picorv32.opentimer.sdc, 262 -clock not supported.
Warning: picorv32.opentimer.sdc, 263 -clock not supported.
Warning: picorv32.opentimer.sdc, 264 -clock not supported.
Warning: picorv32.opentimer.sdc, 265 -clock not supported.
Warning: picorv32.opentimer.sdc, 266 -clock not supported.
Warning: picorv32.opentimer.sdc, 267 -clock not supported.
Warning: picorv32.opentimer.sdc, 268 -clock not supported.
Warning: picorv32.opentimer.sdc, 269 -clock not supported.
Warning: picorv32.opentimer.sdc, 270 -clock not supported.
Warning: picorv32.opentimer.sdc, 271 -clock not supported.
Warning: picorv32.opentimer.sdc, 272 -clock not supported.
Warning: picorv32.opentimer.sdc, 273 -clock not supported.
Warning: picorv32.opentimer.sdc, 274 -clock not supported.
Warning: picorv32.opentimer.sdc, 275 -clock not supported.
Warning: picorv32.opentimer.sdc, 276 -clock not supported.
Warning: picorv32.opentimer.sdc, 277 -clock not supported.
Warning: picorv32.opentimer.sdc, 278 -clock not supported.
Warning: picorv32.opentimer.sdc, 279 -clock not supported.
Warning: picorv32.opentimer.sdc, 280 -clock not supported.
Warning: picorv32.opentimer.sdc, 281 -clock not supported.
Warning: picorv32.opentimer.sdc, 282 -clock not supported.
Warning: picorv32.opentimer.sdc, 283 -clock not supported.
Warning: picorv32.opentimer.sdc, 288 -clock not supported.
Warning: picorv32.opentimer.sdc, 289 -clock not supported.
Warning: picorv32.opentimer.sdc, 290 -clock not supported.
Warning: picorv32.opentimer.sdc, 291 -clock not supported.
Warning: picorv32.opentimer.sdc, 292 set_input_delay not allowed on unknown port 'pcpi_rd[0]'.
Warning: picorv32.opentimer.sdc, 293 set_input_delay not allowed on unknown port 'pcpi_rd[1]'.
Warning: picorv32.opentimer.sdc, 294 set_input_delay not allowed on unknown port 'pcpi_rd[2]'.
Warning: picorv32.opentimer.sdc, 295 set_input_delay not allowed on unknown port 'pcpi_rd[3]'.
Warning: picorv32.opentimer.sdc, 296 set_input_delay not allowed on unknown port 'pcpi_rd[4]'.
Warning: picorv32.opentimer.sdc, 297 set_input_delay not allowed on unknown port 'pcpi_rd[5]'.
Warning: picorv32.opentimer.sdc, 298 set_input_delay not allowed on unknown port 'pcpi_rd[6]'.
Warning: picorv32.opentimer.sdc, 299 set_input_delay not allowed on unknown port 'pcpi_rd[7]'.
Warning: picorv32.opentimer.sdc, 300 set_input_delay not allowed on unknown port 'pcpi_rd[8]'.
Warning: picorv32.opentimer.sdc, 301 set_input_delay not allowed on unknown port 'pcpi_rd[9]'.
Warning: picorv32.opentimer.sdc, 302 set_input_delay not allowed on unknown port 'pcpi_rd[10]'.
Warning: picorv32.opentimer.sdc, 303 set_input_delay not allowed on unknown port 'pcpi_rd[11]'.
Warning: picorv32.opentimer.sdc, 304 set_input_delay not allowed on unknown port 'pcpi_rd[12]'.
Warning: picorv32.opentimer.sdc, 305 set_input_delay not allowed on unknown port 'pcpi_rd[13]'.
Warning: picorv32.opentimer.sdc, 306 set_input_delay not allowed on unknown port 'pcpi_rd[14]'.
Warning: picorv32.opentimer.sdc, 307 set_input_delay not allowed on unknown port 'pcpi_rd[15]'.
Warning: picorv32.opentimer.sdc, 308 set_input_delay not allowed on unknown port 'pcpi_rd[16]'.
Warning: picorv32.opentimer.sdc, 309 set_input_delay not allowed on unknown port 'pcpi_rd[17]'.
Warning: picorv32.opentimer.sdc, 310 set_input_delay not allowed on unknown port 'pcpi_rd[18]'.
Warning: picorv32.opentimer.sdc, 311 set_input_delay not allowed on unknown port 'pcpi_rd[19]'.
Warning: picorv32.opentimer.sdc, 312 set_input_delay not allowed on unknown port 'pcpi_rd[20]'.
Warning: picorv32.opentimer.sdc, 313 set_input_delay not allowed on unknown port 'pcpi_rd[21]'.
Warning: picorv32.opentimer.sdc, 314 set_input_delay not allowed on unknown port 'pcpi_rd[22]'.
Warning: picorv32.opentimer.sdc, 315 set_input_delay not allowed on unknown port 'pcpi_rd[23]'.
Warning: picorv32.opentimer.sdc, 316 set_input_delay not allowed on unknown port 'pcpi_rd[24]'.
Warning: picorv32.opentimer.sdc, 317 set_input_delay not allowed on unknown port 'pcpi_rd[25]'.
Warning: picorv32.opentimer.sdc, 318 set_input_delay not allowed on unknown port 'pcpi_rd[26]'.
Warning: picorv32.opentimer.sdc, 319 set_input_delay not allowed on unknown port 'pcpi_rd[27]'.
Warning: picorv32.opentimer.sdc, 320 set_input_delay not allowed on unknown port 'pcpi_rd[28]'.
Warning: picorv32.opentimer.sdc, 321 set_input_delay not allowed on unknown port 'pcpi_rd[29]'.
Warning: picorv32.opentimer.sdc, 322 set_input_delay not allowed on unknown port 'pcpi_rd[30]'.
Warning: picorv32.opentimer.sdc, 323 set_input_delay not allowed on unknown port 'pcpi_rd[31]'.
Warning: picorv32.opentimer.sdc, 324 set_input_delay not allowed on unknown port 'pcpi_rd[0]'.
Warning: picorv32.opentimer.sdc, 325 set_input_delay not allowed on unknown port 'pcpi_rd[1]'.
Warning: picorv32.opentimer.sdc, 326 set_input_delay not allowed on unknown port 'pcpi_rd[2]'.
Warning: picorv32.opentimer.sdc, 327 set_input_delay not allowed on unknown port 'pcpi_rd[3]'.
Warning: picorv32.opentimer.sdc, 328 set_input_delay not allowed on unknown port 'pcpi_rd[4]'.
Warning: picorv32.opentimer.sdc, 329 set_input_delay not allowed on unknown port 'pcpi_rd[5]'.
Warning: picorv32.opentimer.sdc, 330 set_input_delay not allowed on unknown port 'pcpi_rd[6]'.
Warning: picorv32.opentimer.sdc, 331 set_input_delay not allowed on unknown port 'pcpi_rd[7]'.
Warning: picorv32.opentimer.sdc, 332 set_input_delay not allowed on unknown port 'pcpi_rd[8]'.
Warning: picorv32.opentimer.sdc, 333 set_input_delay not allowed on unknown port 'pcpi_rd[9]'.
Warning: picorv32.opentimer.sdc, 334 set_input_delay not allowed on unknown port 'pcpi_rd[10]'.
Warning: picorv32.opentimer.sdc, 335 set_input_delay not allowed on unknown port 'pcpi_rd[11]'.
Warning: picorv32.opentimer.sdc, 336 set_input_delay not allowed on unknown port 'pcpi_rd[12]'.
Warning: picorv32.opentimer.sdc, 337 set_input_delay not allowed on unknown port 'pcpi_rd[13]'.
Warning: picorv32.opentimer.sdc, 338 set_input_delay not allowed on unknown port 'pcpi_rd[14]'.
Warning: picorv32.opentimer.sdc, 339 set_input_delay not allowed on unknown port 'pcpi_rd[15]'.
Warning: picorv32.opentimer.sdc, 340 set_input_delay not allowed on unknown port 'pcpi_rd[16]'.
Warning: picorv32.opentimer.sdc, 341 set_input_delay not allowed on unknown port 'pcpi_rd[17]'.
Warning: picorv32.opentimer.sdc, 342 set_input_delay not allowed on unknown port 'pcpi_rd[18]'.
Warning: picorv32.opentimer.sdc, 343 set_input_delay not allowed on unknown port 'pcpi_rd[19]'.
Warning: picorv32.opentimer.sdc, 344 set_input_delay not allowed on unknown port 'pcpi_rd[20]'.
Warning: picorv32.opentimer.sdc, 345 set_input_delay not allowed on unknown port 'pcpi_rd[21]'.
Warning: picorv32.opentimer.sdc, 346 set_input_delay not allowed on unknown port 'pcpi_rd[22]'.
Warning: picorv32.opentimer.sdc, 347 set_input_delay not allowed on unknown port 'pcpi_rd[23]'.
Warning: picorv32.opentimer.sdc, 348 set_input_delay not allowed on unknown port 'pcpi_rd[24]'.
Warning: picorv32.opentimer.sdc, 349 set_input_delay not allowed on unknown port 'pcpi_rd[25]'.
Warning: picorv32.opentimer.sdc, 350 set_input_delay not allowed on unknown port 'pcpi_rd[26]'.
Warning: picorv32.opentimer.sdc, 351 set_input_delay not allowed on unknown port 'pcpi_rd[27]'.
Warning: picorv32.opentimer.sdc, 352 set_input_delay not allowed on unknown port 'pcpi_rd[28]'.
Warning: picorv32.opentimer.sdc, 353 set_input_delay not allowed on unknown port 'pcpi_rd[29]'.
Warning: picorv32.opentimer.sdc, 354 set_input_delay not allowed on unknown port 'pcpi_rd[30]'.
Warning: picorv32.opentimer.sdc, 355 set_input_delay not allowed on unknown port 'pcpi_rd[31]'.
Warning: picorv32.opentimer.sdc, 356 set_input_delay not allowed on unknown port 'pcpi_rd[0]'.
Warning: picorv32.opentimer.sdc, 357 set_input_delay not allowed on unknown port 'pcpi_rd[1]'.
Warning: picorv32.opentimer.sdc, 358 set_input_delay not allowed on unknown port 'pcpi_rd[2]'.
Warning: picorv32.opentimer.sdc, 359 set_input_delay not allowed on unknown port 'pcpi_rd[3]'.
Warning: picorv32.opentimer.sdc, 360 set_input_delay not allowed on unknown port 'pcpi_rd[4]'.
Warning: picorv32.opentimer.sdc, 361 set_input_delay not allowed on unknown port 'pcpi_rd[5]'.
Warning: picorv32.opentimer.sdc, 362 set_input_delay not allowed on unknown port 'pcpi_rd[6]'.
Warning: picorv32.opentimer.sdc, 363 set_input_delay not allowed on unknown port 'pcpi_rd[7]'.
Warning: picorv32.opentimer.sdc, 364 set_input_delay not allowed on unknown port 'pcpi_rd[8]'.
Warning: picorv32.opentimer.sdc, 365 set_input_delay not allowed on unknown port 'pcpi_rd[9]'.
Warning: picorv32.opentimer.sdc, 366 set_input_delay not allowed on unknown port 'pcpi_rd[10]'.
Warning: picorv32.opentimer.sdc, 367 set_input_delay not allowed on unknown port 'pcpi_rd[11]'.
Warning: picorv32.opentimer.sdc, 368 set_input_delay not allowed on unknown port 'pcpi_rd[12]'.
Warning: picorv32.opentimer.sdc, 369 set_input_delay not allowed on unknown port 'pcpi_rd[13]'.
Warning: picorv32.opentimer.sdc, 370 set_input_delay not allowed on unknown port 'pcpi_rd[14]'.
Warning: picorv32.opentimer.sdc, 371 set_input_delay not allowed on unknown port 'pcpi_rd[15]'.
Warning: picorv32.opentimer.sdc, 372 set_input_delay not allowed on unknown port 'pcpi_rd[16]'.
Warning: picorv32.opentimer.sdc, 373 set_input_delay not allowed on unknown port 'pcpi_rd[17]'.
Warning: picorv32.opentimer.sdc, 374 set_input_delay not allowed on unknown port 'pcpi_rd[18]'.
Warning: picorv32.opentimer.sdc, 375 set_input_delay not allowed on unknown port 'pcpi_rd[19]'.
Warning: picorv32.opentimer.sdc, 376 set_input_delay not allowed on unknown port 'pcpi_rd[20]'.
Warning: picorv32.opentimer.sdc, 377 set_input_delay not allowed on unknown port 'pcpi_rd[21]'.
Warning: picorv32.opentimer.sdc, 378 set_input_delay not allowed on unknown port 'pcpi_rd[22]'.
Warning: picorv32.opentimer.sdc, 379 set_input_delay not allowed on unknown port 'pcpi_rd[23]'.
Warning: picorv32.opentimer.sdc, 380 set_input_delay not allowed on unknown port 'pcpi_rd[24]'.
Warning: picorv32.opentimer.sdc, 381 set_input_delay not allowed on unknown port 'pcpi_rd[25]'.
Warning: picorv32.opentimer.sdc, 382 set_input_delay not allowed on unknown port 'pcpi_rd[26]'.
Warning: picorv32.opentimer.sdc, 383 set_input_delay not allowed on unknown port 'pcpi_rd[27]'.
Warning: picorv32.opentimer.sdc, 384 set_input_delay not allowed on unknown port 'pcpi_rd[28]'.
Warning: picorv32.opentimer.sdc, 385 set_input_delay not allowed on unknown port 'pcpi_rd[29]'.
Warning: picorv32.opentimer.sdc, 386 set_input_delay not allowed on unknown port 'pcpi_rd[30]'.
Warning: picorv32.opentimer.sdc, 387 set_input_delay not allowed on unknown port 'pcpi_rd[31]'.
Warning: picorv32.opentimer.sdc, 388 set_input_delay not allowed on unknown port 'pcpi_rd[0]'.
Warning: picorv32.opentimer.sdc, 389 set_input_delay not allowed on unknown port 'pcpi_rd[1]'.
Warning: picorv32.opentimer.sdc, 390 set_input_delay not allowed on unknown port 'pcpi_rd[2]'.
Warning: picorv32.opentimer.sdc, 391 set_input_delay not allowed on unknown port 'pcpi_rd[3]'.
Warning: picorv32.opentimer.sdc, 392 set_input_delay not allowed on unknown port 'pcpi_rd[4]'.
Warning: picorv32.opentimer.sdc, 393 set_input_delay not allowed on unknown port 'pcpi_rd[5]'.
Warning: picorv32.opentimer.sdc, 394 set_input_delay not allowed on unknown port 'pcpi_rd[6]'.
Warning: picorv32.opentimer.sdc, 395 set_input_delay not allowed on unknown port 'pcpi_rd[7]'.
Warning: picorv32.opentimer.sdc, 396 set_input_delay not allowed on unknown port 'pcpi_rd[8]'.
Warning: picorv32.opentimer.sdc, 397 set_input_delay not allowed on unknown port 'pcpi_rd[9]'.
Warning: picorv32.opentimer.sdc, 398 set_input_delay not allowed on unknown port 'pcpi_rd[10]'.
Warning: picorv32.opentimer.sdc, 399 set_input_delay not allowed on unknown port 'pcpi_rd[11]'.
Warning: picorv32.opentimer.sdc, 400 set_input_delay not allowed on unknown port 'pcpi_rd[12]'.
Warning: picorv32.opentimer.sdc, 401 set_input_delay not allowed on unknown port 'pcpi_rd[13]'.
Warning: picorv32.opentimer.sdc, 402 set_input_delay not allowed on unknown port 'pcpi_rd[14]'.
Warning: picorv32.opentimer.sdc, 403 set_input_delay not allowed on unknown port 'pcpi_rd[15]'.
Warning: picorv32.opentimer.sdc, 404 set_input_delay not allowed on unknown port 'pcpi_rd[16]'.
Warning: picorv32.opentimer.sdc, 405 set_input_delay not allowed on unknown port 'pcpi_rd[17]'.
Warning: picorv32.opentimer.sdc, 406 set_input_delay not allowed on unknown port 'pcpi_rd[18]'.
Warning: picorv32.opentimer.sdc, 407 set_input_delay not allowed on unknown port 'pcpi_rd[19]'.
Warning: picorv32.opentimer.sdc, 408 set_input_delay not allowed on unknown port 'pcpi_rd[20]'.
Warning: picorv32.opentimer.sdc, 409 set_input_delay not allowed on unknown port 'pcpi_rd[21]'.
Warning: picorv32.opentimer.sdc, 410 set_input_delay not allowed on unknown port 'pcpi_rd[22]'.
Warning: picorv32.opentimer.sdc, 411 set_input_delay not allowed on unknown port 'pcpi_rd[23]'.
Warning: picorv32.opentimer.sdc, 412 set_input_delay not allowed on unknown port 'pcpi_rd[24]'.
Warning: picorv32.opentimer.sdc, 413 set_input_delay not allowed on unknown port 'pcpi_rd[25]'.
Warning: picorv32.opentimer.sdc, 414 set_input_delay not allowed on unknown port 'pcpi_rd[26]'.
Warning: picorv32.opentimer.sdc, 415 set_input_delay not allowed on unknown port 'pcpi_rd[27]'.
Warning: picorv32.opentimer.sdc, 416 set_input_delay not allowed on unknown port 'pcpi_rd[28]'.
Warning: picorv32.opentimer.sdc, 417 set_input_delay not allowed on unknown port 'pcpi_rd[29]'.
Warning: picorv32.opentimer.sdc, 418 set_input_delay not allowed on unknown port 'pcpi_rd[30]'.
Warning: picorv32.opentimer.sdc, 419 set_input_delay not allowed on unknown port 'pcpi_rd[31]'.
Warning: picorv32.opentimer.sdc, 420 -clock not supported.
Warning: picorv32.opentimer.sdc, 421 -clock not supported.
Warning: picorv32.opentimer.sdc, 422 -clock not supported.
Warning: picorv32.opentimer.sdc, 423 -clock not supported.
Warning: picorv32.opentimer.sdc, 424 -clock not supported.
Warning: picorv32.opentimer.sdc, 425 -clock not supported.
Warning: picorv32.opentimer.sdc, 426 -clock not supported.
Warning: picorv32.opentimer.sdc, 427 -clock not supported.
Warning: picorv32.opentimer.sdc, 428 -clock not supported.
Warning: picorv32.opentimer.sdc, 429 -clock not supported.
Warning: picorv32.opentimer.sdc, 430 -clock not supported.
Warning: picorv32.opentimer.sdc, 431 -clock not supported.
Warning: picorv32.opentimer.sdc, 432 -clock not supported.
Warning: picorv32.opentimer.sdc, 433 -clock not supported.
Warning: picorv32.opentimer.sdc, 434 -clock not supported.
Warning: picorv32.opentimer.sdc, 435 -clock not supported.
Warning: picorv32.opentimer.sdc, 436 -clock not supported.
Warning: picorv32.opentimer.sdc, 437 -clock not supported.
Warning: picorv32.opentimer.sdc, 438 -clock not supported.
Warning: picorv32.opentimer.sdc, 439 -clock not supported.
Warning: picorv32.opentimer.sdc, 440 -clock not supported.
Warning: picorv32.opentimer.sdc, 441 -clock not supported.
Warning: picorv32.opentimer.sdc, 442 -clock not supported.
Warning: picorv32.opentimer.sdc, 443 -clock not supported.
Warning: picorv32.opentimer.sdc, 444 -clock not supported.
Warning: picorv32.opentimer.sdc, 445 -clock not supported.
Warning: picorv32.opentimer.sdc, 446 -clock not supported.
Warning: picorv32.opentimer.sdc, 447 -clock not supported.
Warning: picorv32.opentimer.sdc, 448 -clock not supported.
Warning: picorv32.opentimer.sdc, 449 -clock not supported.
Warning: picorv32.opentimer.sdc, 450 -clock not supported.
Warning: picorv32.opentimer.sdc, 451 -clock not supported.
Warning: picorv32.opentimer.sdc, 452 -clock not supported.
Warning: picorv32.opentimer.sdc, 453 -clock not supported.
Warning: picorv32.opentimer.sdc, 454 -clock not supported.
Warning: picorv32.opentimer.sdc, 455 -clock not supported.
Warning: picorv32.opentimer.sdc, 456 -clock not supported.
Warning: picorv32.opentimer.sdc, 457 -clock not supported.
Warning: picorv32.opentimer.sdc, 458 -clock not supported.
Warning: picorv32.opentimer.sdc, 459 -clock not supported.
Warning: picorv32.opentimer.sdc, 460 -clock not supported.
Warning: picorv32.opentimer.sdc, 461 -clock not supported.
Warning: picorv32.opentimer.sdc, 462 -clock not supported.
Warning: picorv32.opentimer.sdc, 463 -clock not supported.
Warning: picorv32.opentimer.sdc, 464 -clock not supported.
Warning: picorv32.opentimer.sdc, 465 -clock not supported.
Warning: picorv32.opentimer.sdc, 466 -clock not supported.
Warning: picorv32.opentimer.sdc, 467 -clock not supported.
Warning: picorv32.opentimer.sdc, 468 -clock not supported.
Warning: picorv32.opentimer.sdc, 469 -clock not supported.
Warning: picorv32.opentimer.sdc, 470 -clock not supported.
Warning: picorv32.opentimer.sdc, 471 -clock not supported.
Warning: picorv32.opentimer.sdc, 472 -clock not supported.
Warning: picorv32.opentimer.sdc, 473 -clock not supported.
Warning: picorv32.opentimer.sdc, 474 -clock not supported.
Warning: picorv32.opentimer.sdc, 475 -clock not supported.
Warning: picorv32.opentimer.sdc, 476 -clock not supported.
Warning: picorv32.opentimer.sdc, 477 -clock not supported.
Warning: picorv32.opentimer.sdc, 478 -clock not supported.
Warning: picorv32.opentimer.sdc, 479 -clock not supported.
Warning: picorv32.opentimer.sdc, 480 -clock not supported.
Warning: picorv32.opentimer.sdc, 481 -clock not supported.
Warning: picorv32.opentimer.sdc, 482 -clock not supported.
Warning: picorv32.opentimer.sdc, 483 -clock not supported.
Warning: picorv32.opentimer.sdc, 484 -clock not supported.
Warning: picorv32.opentimer.sdc, 485 -clock not supported.
Warning: picorv32.opentimer.sdc, 486 -clock not supported.
Warning: picorv32.opentimer.sdc, 487 -clock not supported.
Warning: picorv32.opentimer.sdc, 488 -clock not supported.
Warning: picorv32.opentimer.sdc, 489 -clock not supported.
Warning: picorv32.opentimer.sdc, 490 -clock not supported.
Warning: picorv32.opentimer.sdc, 491 -clock not supported.
Warning: picorv32.opentimer.sdc, 492 -clock not supported.
Warning: picorv32.opentimer.sdc, 493 -clock not supported.
Warning: picorv32.opentimer.sdc, 494 -clock not supported.
Warning: picorv32.opentimer.sdc, 495 -clock not supported.
Warning: picorv32.opentimer.sdc, 496 -clock not supported.
Warning: picorv32.opentimer.sdc, 497 -clock not supported.
Warning: picorv32.opentimer.sdc, 498 -clock not supported.
Warning: picorv32.opentimer.sdc, 499 -clock not supported.
Warning: picorv32.opentimer.sdc, 500 -clock not supported.
Warning: picorv32.opentimer.sdc, 501 -clock not supported.
Warning: picorv32.opentimer.sdc, 502 -clock not supported.
Warning: picorv32.opentimer.sdc, 503 -clock not supported.
Warning: picorv32.opentimer.sdc, 504 -clock not supported.
Warning: picorv32.opentimer.sdc, 505 -clock not supported.
Warning: picorv32.opentimer.sdc, 506 -clock not supported.
Warning: picorv32.opentimer.sdc, 507 -clock not supported.
Warning: picorv32.opentimer.sdc, 508 -clock not supported.
Warning: picorv32.opentimer.sdc, 509 -clock not supported.
Warning: picorv32.opentimer.sdc, 510 -clock not supported.
Warning: picorv32.opentimer.sdc, 511 -clock not supported.
Warning: picorv32.opentimer.sdc, 512 -clock not supported.
Warning: picorv32.opentimer.sdc, 513 -clock not supported.
Warning: picorv32.opentimer.sdc, 514 -clock not supported.
Warning: picorv32.opentimer.sdc, 515 -clock not supported.
Warning: picorv32.opentimer.sdc, 516 -clock not supported.
Warning: picorv32.opentimer.sdc, 517 -clock not supported.
Warning: picorv32.opentimer.sdc, 518 -clock not supported.
Warning: picorv32.opentimer.sdc, 519 -clock not supported.
Warning: picorv32.opentimer.sdc, 520 -clock not supported.
Warning: picorv32.opentimer.sdc, 521 -clock not supported.
Warning: picorv32.opentimer.sdc, 522 -clock not supported.
Warning: picorv32.opentimer.sdc, 523 -clock not supported.
Warning: picorv32.opentimer.sdc, 524 -clock not supported.
Warning: picorv32.opentimer.sdc, 525 -clock not supported.
Warning: picorv32.opentimer.sdc, 526 -clock not supported.
Warning: picorv32.opentimer.sdc, 527 -clock not supported.
Warning: picorv32.opentimer.sdc, 528 -clock not supported.
Warning: picorv32.opentimer.sdc, 529 -clock not supported.
Warning: picorv32.opentimer.sdc, 530 -clock not supported.
Warning: picorv32.opentimer.sdc, 531 -clock not supported.
Warning: picorv32.opentimer.sdc, 532 -clock not supported.
Warning: picorv32.opentimer.sdc, 533 -clock not supported.
Warning: picorv32.opentimer.sdc, 534 -clock not supported.
Warning: picorv32.opentimer.sdc, 535 -clock not supported.
Warning: picorv32.opentimer.sdc, 536 -clock not supported.
Warning: picorv32.opentimer.sdc, 537 -clock not supported.
Warning: picorv32.opentimer.sdc, 538 -clock not supported.
Warning: picorv32.opentimer.sdc, 539 -clock not supported.
Warning: picorv32.opentimer.sdc, 540 -clock not supported.
Warning: picorv32.opentimer.sdc, 541 -clock not supported.
Warning: picorv32.opentimer.sdc, 542 -clock not supported.
Warning: picorv32.opentimer.sdc, 543 -clock not supported.
Warning: picorv32.opentimer.sdc, 544 -clock not supported.
Warning: picorv32.opentimer.sdc, 545 -clock not supported.
Warning: picorv32.opentimer.sdc, 546 -clock not supported.
Warning: picorv32.opentimer.sdc, 547 -clock not supported.
Warning: picorv32.opentimer.sdc, 552 -clock not supported.
Warning: picorv32.opentimer.sdc, 553 -clock not supported.
Warning: picorv32.opentimer.sdc, 554 -clock not supported.
Warning: picorv32.opentimer.sdc, 555 -clock not supported.
Warning: picorv32.opentimer.sdc, 560 -clock not supported.
Warning: picorv32.opentimer.sdc, 561 -clock not supported.
Warning: picorv32.opentimer.sdc, 562 -clock not supported.
Warning: picorv32.opentimer.sdc, 563 -clock not supported.
Warning: picorv32.opentimer.sdc, 564 set_input_delay not allowed on unknown port 'irq[0]'.
Warning: picorv32.opentimer.sdc, 565 set_input_delay not allowed on unknown port 'irq[1]'.
Warning: picorv32.opentimer.sdc, 566 set_input_delay not allowed on unknown port 'irq[2]'.
Warning: picorv32.opentimer.sdc, 567 set_input_delay not allowed on unknown port 'irq[3]'.
Warning: picorv32.opentimer.sdc, 568 set_input_delay not allowed on unknown port 'irq[4]'.
Warning: picorv32.opentimer.sdc, 569 set_input_delay not allowed on unknown port 'irq[5]'.
Warning: picorv32.opentimer.sdc, 570 set_input_delay not allowed on unknown port 'irq[6]'.
Warning: picorv32.opentimer.sdc, 571 set_input_delay not allowed on unknown port 'irq[7]'.
Warning: picorv32.opentimer.sdc, 572 set_input_delay not allowed on unknown port 'irq[8]'.
Warning: picorv32.opentimer.sdc, 573 set_input_delay not allowed on unknown port 'irq[9]'.
Warning: picorv32.opentimer.sdc, 574 set_input_delay not allowed on unknown port 'irq[10]'.
Warning: picorv32.opentimer.sdc, 575 set_input_delay not allowed on unknown port 'irq[11]'.
Warning: picorv32.opentimer.sdc, 576 set_input_delay not allowed on unknown port 'irq[12]'.
Warning: picorv32.opentimer.sdc, 577 set_input_delay not allowed on unknown port 'irq[13]'.
Warning: picorv32.opentimer.sdc, 578 set_input_delay not allowed on unknown port 'irq[14]'.
Warning: picorv32.opentimer.sdc, 579 set_input_delay not allowed on unknown port 'irq[15]'.
Warning: picorv32.opentimer.sdc, 580 set_input_delay not allowed on unknown port 'irq[16]'.
Warning: picorv32.opentimer.sdc, 581 set_input_delay not allowed on unknown port 'irq[17]'.
Warning: picorv32.opentimer.sdc, 582 set_input_delay not allowed on unknown port 'irq[18]'.
Warning: picorv32.opentimer.sdc, 583 set_input_delay not allowed on unknown port 'irq[19]'.
Warning: picorv32.opentimer.sdc, 584 set_input_delay not allowed on unknown port 'irq[20]'.
Warning: picorv32.opentimer.sdc, 585 set_input_delay not allowed on unknown port 'irq[21]'.
Warning: picorv32.opentimer.sdc, 586 set_input_delay not allowed on unknown port 'irq[22]'.
Warning: picorv32.opentimer.sdc, 587 set_input_delay not allowed on unknown port 'irq[23]'.
Warning: picorv32.opentimer.sdc, 588 set_input_delay not allowed on unknown port 'irq[24]'.
Warning: picorv32.opentimer.sdc, 589 set_input_delay not allowed on unknown port 'irq[25]'.
Warning: picorv32.opentimer.sdc, 590 set_input_delay not allowed on unknown port 'irq[26]'.
Warning: picorv32.opentimer.sdc, 591 set_input_delay not allowed on unknown port 'irq[27]'.
Warning: picorv32.opentimer.sdc, 592 set_input_delay not allowed on unknown port 'irq[28]'.
Warning: picorv32.opentimer.sdc, 593 set_input_delay not allowed on unknown port 'irq[29]'.
Warning: picorv32.opentimer.sdc, 594 set_input_delay not allowed on unknown port 'irq[30]'.
Warning: picorv32.opentimer.sdc, 595 set_input_delay not allowed on unknown port 'irq[31]'.
Warning: picorv32.opentimer.sdc, 596 set_input_delay not allowed on unknown port 'irq[0]'.
Warning: picorv32.opentimer.sdc, 597 set_input_delay not allowed on unknown port 'irq[1]'.
Warning: picorv32.opentimer.sdc, 598 set_input_delay not allowed on unknown port 'irq[2]'.
Warning: picorv32.opentimer.sdc, 599 set_input_delay not allowed on unknown port 'irq[3]'.
Warning: picorv32.opentimer.sdc, 600 set_input_delay not allowed on unknown port 'irq[4]'.
Warning: picorv32.opentimer.sdc, 601 set_input_delay not allowed on unknown port 'irq[5]'.
Warning: picorv32.opentimer.sdc, 602 set_input_delay not allowed on unknown port 'irq[6]'.
Warning: picorv32.opentimer.sdc, 603 set_input_delay not allowed on unknown port 'irq[7]'.
Warning: picorv32.opentimer.sdc, 604 set_input_delay not allowed on unknown port 'irq[8]'.
Warning: picorv32.opentimer.sdc, 605 set_input_delay not allowed on unknown port 'irq[9]'.
Warning: picorv32.opentimer.sdc, 606 set_input_delay not allowed on unknown port 'irq[10]'.
Warning: picorv32.opentimer.sdc, 607 set_input_delay not allowed on unknown port 'irq[11]'.
Warning: picorv32.opentimer.sdc, 608 set_input_delay not allowed on unknown port 'irq[12]'.
Warning: picorv32.opentimer.sdc, 609 set_input_delay not allowed on unknown port 'irq[13]'.
Warning: picorv32.opentimer.sdc, 610 set_input_delay not allowed on unknown port 'irq[14]'.
Warning: picorv32.opentimer.sdc, 611 set_input_delay not allowed on unknown port 'irq[15]'.
Warning: picorv32.opentimer.sdc, 612 set_input_delay not allowed on unknown port 'irq[16]'.
Warning: picorv32.opentimer.sdc, 613 set_input_delay not allowed on unknown port 'irq[17]'.
Warning: picorv32.opentimer.sdc, 614 set_input_delay not allowed on unknown port 'irq[18]'.
Warning: picorv32.opentimer.sdc, 615 set_input_delay not allowed on unknown port 'irq[19]'.
Warning: picorv32.opentimer.sdc, 616 set_input_delay not allowed on unknown port 'irq[20]'.
Warning: picorv32.opentimer.sdc, 617 set_input_delay not allowed on unknown port 'irq[21]'.
Warning: picorv32.opentimer.sdc, 618 set_input_delay not allowed on unknown port 'irq[22]'.
Warning: picorv32.opentimer.sdc, 619 set_input_delay not allowed on unknown port 'irq[23]'.
Warning: picorv32.opentimer.sdc, 620 set_input_delay not allowed on unknown port 'irq[24]'.
Warning: picorv32.opentimer.sdc, 621 set_input_delay not allowed on unknown port 'irq[25]'.
Warning: picorv32.opentimer.sdc, 622 set_input_delay not allowed on unknown port 'irq[26]'.
Warning: picorv32.opentimer.sdc, 623 set_input_delay not allowed on unknown port 'irq[27]'.
Warning: picorv32.opentimer.sdc, 624 set_input_delay not allowed on unknown port 'irq[28]'.
Warning: picorv32.opentimer.sdc, 625 set_input_delay not allowed on unknown port 'irq[29]'.
Warning: picorv32.opentimer.sdc, 626 set_input_delay not allowed on unknown port 'irq[30]'.
Warning: picorv32.opentimer.sdc, 627 set_input_delay not allowed on unknown port 'irq[31]'.
Warning: picorv32.opentimer.sdc, 628 set_input_delay not allowed on unknown port 'irq[0]'.
Warning: picorv32.opentimer.sdc, 629 set_input_delay not allowed on unknown port 'irq[1]'.
Warning: picorv32.opentimer.sdc, 630 set_input_delay not allowed on unknown port 'irq[2]'.
Warning: picorv32.opentimer.sdc, 631 set_input_delay not allowed on unknown port 'irq[3]'.
Warning: picorv32.opentimer.sdc, 632 set_input_delay not allowed on unknown port 'irq[4]'.
Warning: picorv32.opentimer.sdc, 633 set_input_delay not allowed on unknown port 'irq[5]'.
Warning: picorv32.opentimer.sdc, 634 set_input_delay not allowed on unknown port 'irq[6]'.
Warning: picorv32.opentimer.sdc, 635 set_input_delay not allowed on unknown port 'irq[7]'.
Warning: picorv32.opentimer.sdc, 636 set_input_delay not allowed on unknown port 'irq[8]'.
Warning: picorv32.opentimer.sdc, 637 set_input_delay not allowed on unknown port 'irq[9]'.
Warning: picorv32.opentimer.sdc, 638 set_input_delay not allowed on unknown port 'irq[10]'.
Warning: picorv32.opentimer.sdc, 639 set_input_delay not allowed on unknown port 'irq[11]'.
Warning: picorv32.opentimer.sdc, 640 set_input_delay not allowed on unknown port 'irq[12]'.
Warning: picorv32.opentimer.sdc, 641 set_input_delay not allowed on unknown port 'irq[13]'.
Warning: picorv32.opentimer.sdc, 642 set_input_delay not allowed on unknown port 'irq[14]'.
Warning: picorv32.opentimer.sdc, 643 set_input_delay not allowed on unknown port 'irq[15]'.
Warning: picorv32.opentimer.sdc, 644 set_input_delay not allowed on unknown port 'irq[16]'.
Warning: picorv32.opentimer.sdc, 645 set_input_delay not allowed on unknown port 'irq[17]'.
Warning: picorv32.opentimer.sdc, 646 set_input_delay not allowed on unknown port 'irq[18]'.
Warning: picorv32.opentimer.sdc, 647 set_input_delay not allowed on unknown port 'irq[19]'.
Warning: picorv32.opentimer.sdc, 648 set_input_delay not allowed on unknown port 'irq[20]'.
Warning: picorv32.opentimer.sdc, 649 set_input_delay not allowed on unknown port 'irq[21]'.
Warning: picorv32.opentimer.sdc, 650 set_input_delay not allowed on unknown port 'irq[22]'.
Warning: picorv32.opentimer.sdc, 651 set_input_delay not allowed on unknown port 'irq[23]'.
Warning: picorv32.opentimer.sdc, 652 set_input_delay not allowed on unknown port 'irq[24]'.
Warning: picorv32.opentimer.sdc, 653 set_input_delay not allowed on unknown port 'irq[25]'.
Warning: picorv32.opentimer.sdc, 654 set_input_delay not allowed on unknown port 'irq[26]'.
Warning: picorv32.opentimer.sdc, 655 set_input_delay not allowed on unknown port 'irq[27]'.
Warning: picorv32.opentimer.sdc, 656 set_input_delay not allowed on unknown port 'irq[28]'.
Warning: picorv32.opentimer.sdc, 657 set_input_delay not allowed on unknown port 'irq[29]'.
Warning: picorv32.opentimer.sdc, 658 set_input_delay not allowed on unknown port 'irq[30]'.
Warning: picorv32.opentimer.sdc, 659 set_input_delay not allowed on unknown port 'irq[31]'.
Warning: picorv32.opentimer.sdc, 660 set_input_delay not allowed on unknown port 'irq[0]'.
Warning: picorv32.opentimer.sdc, 661 set_input_delay not allowed on unknown port 'irq[1]'.
Warning: picorv32.opentimer.sdc, 662 set_input_delay not allowed on unknown port 'irq[2]'.
Warning: picorv32.opentimer.sdc, 663 set_input_delay not allowed on unknown port 'irq[3]'.
Warning: picorv32.opentimer.sdc, 664 set_input_delay not allowed on unknown port 'irq[4]'.
Warning: picorv32.opentimer.sdc, 665 set_input_delay not allowed on unknown port 'irq[5]'.
Warning: picorv32.opentimer.sdc, 666 set_input_delay not allowed on unknown port 'irq[6]'.
Warning: picorv32.opentimer.sdc, 667 set_input_delay not allowed on unknown port 'irq[7]'.
Warning: picorv32.opentimer.sdc, 668 set_input_delay not allowed on unknown port 'irq[8]'.
Warning: picorv32.opentimer.sdc, 669 set_input_delay not allowed on unknown port 'irq[9]'.
Warning: picorv32.opentimer.sdc, 670 set_input_delay not allowed on unknown port 'irq[10]'.
Warning: picorv32.opentimer.sdc, 671 set_input_delay not allowed on unknown port 'irq[11]'.
Warning: picorv32.opentimer.sdc, 672 set_input_delay not allowed on unknown port 'irq[12]'.
Warning: picorv32.opentimer.sdc, 673 set_input_delay not allowed on unknown port 'irq[13]'.
Warning: picorv32.opentimer.sdc, 674 set_input_delay not allowed on unknown port 'irq[14]'.
Warning: picorv32.opentimer.sdc, 675 set_input_delay not allowed on unknown port 'irq[15]'.
Warning: picorv32.opentimer.sdc, 676 set_input_delay not allowed on unknown port 'irq[16]'.
Warning: picorv32.opentimer.sdc, 677 set_input_delay not allowed on unknown port 'irq[17]'.
Warning: picorv32.opentimer.sdc, 678 set_input_delay not allowed on unknown port 'irq[18]'.
Warning: picorv32.opentimer.sdc, 679 set_input_delay not allowed on unknown port 'irq[19]'.
Warning: picorv32.opentimer.sdc, 680 set_input_delay not allowed on unknown port 'irq[20]'.
Warning: picorv32.opentimer.sdc, 681 set_input_delay not allowed on unknown port 'irq[21]'.
Warning: picorv32.opentimer.sdc, 682 set_input_delay not allowed on unknown port 'irq[22]'.
Warning: picorv32.opentimer.sdc, 683 set_input_delay not allowed on unknown port 'irq[23]'.
Warning: picorv32.opentimer.sdc, 684 set_input_delay not allowed on unknown port 'irq[24]'.
Warning: picorv32.opentimer.sdc, 685 set_input_delay not allowed on unknown port 'irq[25]'.
Warning: picorv32.opentimer.sdc, 686 set_input_delay not allowed on unknown port 'irq[26]'.
Warning: picorv32.opentimer.sdc, 687 set_input_delay not allowed on unknown port 'irq[27]'.
Warning: picorv32.opentimer.sdc, 688 set_input_delay not allowed on unknown port 'irq[28]'.
Warning: picorv32.opentimer.sdc, 689 set_input_delay not allowed on unknown port 'irq[29]'.
Warning: picorv32.opentimer.sdc, 690 set_input_delay not allowed on unknown port 'irq[30]'.
Warning: picorv32.opentimer.sdc, 691 set_input_delay not allowed on unknown port 'irq[31]'.
Warning: picorv32.opentimer.sdc, 692 -clock not supported.
Warning: picorv32.opentimer.sdc, 693 -clock not supported.
Warning: picorv32.opentimer.sdc, 694 -clock not supported.
Warning: picorv32.opentimer.sdc, 695 -clock not supported.
Warning: picorv32.opentimer.sdc, 696 -clock not supported.
Warning: picorv32.opentimer.sdc, 697 -clock not supported.
Warning: picorv32.opentimer.sdc, 698 -clock not supported.
Warning: picorv32.opentimer.sdc, 699 -clock not supported.
Warning: picorv32.opentimer.sdc, 700 -clock not supported.
Warning: picorv32.opentimer.sdc, 701 -clock not supported.
Warning: picorv32.opentimer.sdc, 702 -clock not supported.
Warning: picorv32.opentimer.sdc, 703 -clock not supported.
Warning: picorv32.opentimer.sdc, 704 -clock not supported.
Warning: picorv32.opentimer.sdc, 705 -clock not supported.
Warning: picorv32.opentimer.sdc, 706 -clock not supported.
Warning: picorv32.opentimer.sdc, 707 -clock not supported.
Warning: picorv32.opentimer.sdc, 708 -clock not supported.
Warning: picorv32.opentimer.sdc, 709 -clock not supported.
Warning: picorv32.opentimer.sdc, 710 -clock not supported.
Warning: picorv32.opentimer.sdc, 711 -clock not supported.
Warning: picorv32.opentimer.sdc, 712 -clock not supported.
Warning: picorv32.opentimer.sdc, 713 -clock not supported.
Warning: picorv32.opentimer.sdc, 714 -clock not supported.
Warning: picorv32.opentimer.sdc, 715 -clock not supported.
Warning: picorv32.opentimer.sdc, 716 -clock not supported.
Warning: picorv32.opentimer.sdc, 717 -clock not supported.
Warning: picorv32.opentimer.sdc, 718 -clock not supported.
Warning: picorv32.opentimer.sdc, 719 -clock not supported.
Warning: picorv32.opentimer.sdc, 720 -clock not supported.
Warning: picorv32.opentimer.sdc, 721 -clock not supported.
Warning: picorv32.opentimer.sdc, 722 -clock not supported.
Warning: picorv32.opentimer.sdc, 723 -clock not supported.
Warning: picorv32.opentimer.sdc, 724 -clock not supported.
Warning: picorv32.opentimer.sdc, 725 -clock not supported.
Warning: picorv32.opentimer.sdc, 726 -clock not supported.
Warning: picorv32.opentimer.sdc, 727 -clock not supported.
Warning: picorv32.opentimer.sdc, 728 -clock not supported.
Warning: picorv32.opentimer.sdc, 729 -clock not supported.
Warning: picorv32.opentimer.sdc, 730 -clock not supported.
Warning: picorv32.opentimer.sdc, 731 -clock not supported.
Warning: picorv32.opentimer.sdc, 732 -clock not supported.
Warning: picorv32.opentimer.sdc, 733 -clock not supported.
Warning: picorv32.opentimer.sdc, 734 -clock not supported.
Warning: picorv32.opentimer.sdc, 735 -clock not supported.
Warning: picorv32.opentimer.sdc, 736 -clock not supported.
Warning: picorv32.opentimer.sdc, 737 -clock not supported.
Warning: picorv32.opentimer.sdc, 738 -clock not supported.
Warning: picorv32.opentimer.sdc, 739 -clock not supported.
Warning: picorv32.opentimer.sdc, 740 -clock not supported.
Warning: picorv32.opentimer.sdc, 741 -clock not supported.
Warning: picorv32.opentimer.sdc, 742 -clock not supported.
Warning: picorv32.opentimer.sdc, 743 -clock not supported.
Warning: picorv32.opentimer.sdc, 744 -clock not supported.
Warning: picorv32.opentimer.sdc, 745 -clock not supported.
Warning: picorv32.opentimer.sdc, 746 -clock not supported.
Warning: picorv32.opentimer.sdc, 747 -clock not supported.
Warning: picorv32.opentimer.sdc, 748 -clock not supported.
Warning: picorv32.opentimer.sdc, 749 -clock not supported.
Warning: picorv32.opentimer.sdc, 750 -clock not supported.
Warning: picorv32.opentimer.sdc, 751 -clock not supported.
Warning: picorv32.opentimer.sdc, 752 -clock not supported.
Warning: picorv32.opentimer.sdc, 753 -clock not supported.
Warning: picorv32.opentimer.sdc, 754 -clock not supported.
Warning: picorv32.opentimer.sdc, 755 -clock not supported.
Warning: picorv32.opentimer.sdc, 756 -clock not supported.
Warning: picorv32.opentimer.sdc, 757 -clock not supported.
Warning: picorv32.opentimer.sdc, 758 -clock not supported.
Warning: picorv32.opentimer.sdc, 759 -clock not supported.
Warning: picorv32.opentimer.sdc, 760 -clock not supported.
Warning: picorv32.opentimer.sdc, 761 -clock not supported.
Warning: picorv32.opentimer.sdc, 762 -clock not supported.
Warning: picorv32.opentimer.sdc, 763 -clock not supported.
Warning: picorv32.opentimer.sdc, 764 -clock not supported.
Warning: picorv32.opentimer.sdc, 765 -clock not supported.
Warning: picorv32.opentimer.sdc, 766 -clock not supported.
Warning: picorv32.opentimer.sdc, 767 -clock not supported.
Warning: picorv32.opentimer.sdc, 768 -clock not supported.
Warning: picorv32.opentimer.sdc, 769 -clock not supported.
Warning: picorv32.opentimer.sdc, 770 -clock not supported.
Warning: picorv32.opentimer.sdc, 771 -clock not supported.
Warning: picorv32.opentimer.sdc, 772 -clock not supported.
Warning: picorv32.opentimer.sdc, 773 -clock not supported.
Warning: picorv32.opentimer.sdc, 774 -clock not supported.
Warning: picorv32.opentimer.sdc, 775 -clock not supported.
Warning: picorv32.opentimer.sdc, 776 -clock not supported.
Warning: picorv32.opentimer.sdc, 777 -clock not supported.
Warning: picorv32.opentimer.sdc, 778 -clock not supported.
Warning: picorv32.opentimer.sdc, 779 -clock not supported.
Warning: picorv32.opentimer.sdc, 780 -clock not supported.
Warning: picorv32.opentimer.sdc, 781 -clock not supported.
Warning: picorv32.opentimer.sdc, 782 -clock not supported.
Warning: picorv32.opentimer.sdc, 783 -clock not supported.
Warning: picorv32.opentimer.sdc, 784 -clock not supported.
Warning: picorv32.opentimer.sdc, 785 -clock not supported.
Warning: picorv32.opentimer.sdc, 786 -clock not supported.
Warning: picorv32.opentimer.sdc, 787 -clock not supported.
Warning: picorv32.opentimer.sdc, 788 -clock not supported.
Warning: picorv32.opentimer.sdc, 789 -clock not supported.
Warning: picorv32.opentimer.sdc, 790 -clock not supported.
Warning: picorv32.opentimer.sdc, 791 -clock not supported.
Warning: picorv32.opentimer.sdc, 792 -clock not supported.
Warning: picorv32.opentimer.sdc, 793 -clock not supported.
Warning: picorv32.opentimer.sdc, 794 -clock not supported.
Warning: picorv32.opentimer.sdc, 795 -clock not supported.
Warning: picorv32.opentimer.sdc, 796 -clock not supported.
Warning: picorv32.opentimer.sdc, 797 -clock not supported.
Warning: picorv32.opentimer.sdc, 798 -clock not supported.
Warning: picorv32.opentimer.sdc, 799 -clock not supported.
Warning: picorv32.opentimer.sdc, 800 -clock not supported.
Warning: picorv32.opentimer.sdc, 801 -clock not supported.
Warning: picorv32.opentimer.sdc, 802 -clock not supported.
Warning: picorv32.opentimer.sdc, 803 -clock not supported.
Warning: picorv32.opentimer.sdc, 804 -clock not supported.
Warning: picorv32.opentimer.sdc, 805 -clock not supported.
Warning: picorv32.opentimer.sdc, 806 -clock not supported.
Warning: picorv32.opentimer.sdc, 807 -clock not supported.
Warning: picorv32.opentimer.sdc, 808 -clock not supported.
Warning: picorv32.opentimer.sdc, 809 -clock not supported.
Warning: picorv32.opentimer.sdc, 810 -clock not supported.
Warning: picorv32.opentimer.sdc, 811 -clock not supported.
Warning: picorv32.opentimer.sdc, 812 -clock not supported.
Warning: picorv32.opentimer.sdc, 813 -clock not supported.
Warning: picorv32.opentimer.sdc, 814 -clock not supported.
Warning: picorv32.opentimer.sdc, 815 -clock not supported.
Warning: picorv32.opentimer.sdc, 816 -clock not supported.
Warning: picorv32.opentimer.sdc, 817 -clock not supported.
Warning: picorv32.opentimer.sdc, 818 -clock not supported.
Warning: picorv32.opentimer.sdc, 819 -clock not supported.
Warning: picorv32.opentimer.sdc, 835 set_output_delay not allowed on unknown port 'mem_addr[0]'.
Warning: picorv32.opentimer.sdc, 836 set_output_delay not allowed on unknown port 'mem_addr[1]'.
Warning: picorv32.opentimer.sdc, 837 set_output_delay not allowed on unknown port 'mem_addr[2]'.
Warning: picorv32.opentimer.sdc, 838 set_output_delay not allowed on unknown port 'mem_addr[3]'.
Warning: picorv32.opentimer.sdc, 839 set_output_delay not allowed on unknown port 'mem_addr[4]'.
Warning: picorv32.opentimer.sdc, 840 set_output_delay not allowed on unknown port 'mem_addr[5]'.
Warning: picorv32.opentimer.sdc, 841 set_output_delay not allowed on unknown port 'mem_addr[6]'.
Warning: picorv32.opentimer.sdc, 842 set_output_delay not allowed on unknown port 'mem_addr[7]'.
Warning: picorv32.opentimer.sdc, 843 set_output_delay not allowed on unknown port 'mem_addr[8]'.
Warning: picorv32.opentimer.sdc, 844 set_output_delay not allowed on unknown port 'mem_addr[9]'.
Warning: picorv32.opentimer.sdc, 845 set_output_delay not allowed on unknown port 'mem_addr[10]'.
Warning: picorv32.opentimer.sdc, 846 set_output_delay not allowed on unknown port 'mem_addr[11]'.
Warning: picorv32.opentimer.sdc, 847 set_output_delay not allowed on unknown port 'mem_addr[12]'.
Warning: picorv32.opentimer.sdc, 848 set_output_delay not allowed on unknown port 'mem_addr[13]'.
Warning: picorv32.opentimer.sdc, 849 set_output_delay not allowed on unknown port 'mem_addr[14]'.
Warning: picorv32.opentimer.sdc, 850 set_output_delay not allowed on unknown port 'mem_addr[15]'.
Warning: picorv32.opentimer.sdc, 851 set_output_delay not allowed on unknown port 'mem_addr[16]'.
Warning: picorv32.opentimer.sdc, 852 set_output_delay not allowed on unknown port 'mem_addr[17]'.
Warning: picorv32.opentimer.sdc, 853 set_output_delay not allowed on unknown port 'mem_addr[18]'.
Warning: picorv32.opentimer.sdc, 854 set_output_delay not allowed on unknown port 'mem_addr[19]'.
Warning: picorv32.opentimer.sdc, 855 set_output_delay not allowed on unknown port 'mem_addr[20]'.
Warning: picorv32.opentimer.sdc, 856 set_output_delay not allowed on unknown port 'mem_addr[21]'.
Warning: picorv32.opentimer.sdc, 857 set_output_delay not allowed on unknown port 'mem_addr[22]'.
Warning: picorv32.opentimer.sdc, 858 set_output_delay not allowed on unknown port 'mem_addr[23]'.
Warning: picorv32.opentimer.sdc, 859 set_output_delay not allowed on unknown port 'mem_addr[24]'.
Warning: picorv32.opentimer.sdc, 860 set_output_delay not allowed on unknown port 'mem_addr[25]'.
Warning: picorv32.opentimer.sdc, 861 set_output_delay not allowed on unknown port 'mem_addr[26]'.
Warning: picorv32.opentimer.sdc, 862 set_output_delay not allowed on unknown port 'mem_addr[27]'.
Warning: picorv32.opentimer.sdc, 863 set_output_delay not allowed on unknown port 'mem_addr[28]'.
Warning: picorv32.opentimer.sdc, 864 set_output_delay not allowed on unknown port 'mem_addr[29]'.
Warning: picorv32.opentimer.sdc, 865 set_output_delay not allowed on unknown port 'mem_addr[30]'.
Warning: picorv32.opentimer.sdc, 866 set_output_delay not allowed on unknown port 'mem_addr[31]'.
Warning: picorv32.opentimer.sdc, 867 set_output_delay not allowed on unknown port 'mem_addr[0]'.
Warning: picorv32.opentimer.sdc, 868 set_output_delay not allowed on unknown port 'mem_addr[1]'.
Warning: picorv32.opentimer.sdc, 869 set_output_delay not allowed on unknown port 'mem_addr[2]'.
Warning: picorv32.opentimer.sdc, 870 set_output_delay not allowed on unknown port 'mem_addr[3]'.
Warning: picorv32.opentimer.sdc, 871 set_output_delay not allowed on unknown port 'mem_addr[4]'.
Warning: picorv32.opentimer.sdc, 872 set_output_delay not allowed on unknown port 'mem_addr[5]'.
Warning: picorv32.opentimer.sdc, 873 set_output_delay not allowed on unknown port 'mem_addr[6]'.
Warning: picorv32.opentimer.sdc, 874 set_output_delay not allowed on unknown port 'mem_addr[7]'.
Warning: picorv32.opentimer.sdc, 875 set_output_delay not allowed on unknown port 'mem_addr[8]'.
Warning: picorv32.opentimer.sdc, 876 set_output_delay not allowed on unknown port 'mem_addr[9]'.
Warning: picorv32.opentimer.sdc, 877 set_output_delay not allowed on unknown port 'mem_addr[10]'.
Warning: picorv32.opentimer.sdc, 878 set_output_delay not allowed on unknown port 'mem_addr[11]'.
Warning: picorv32.opentimer.sdc, 879 set_output_delay not allowed on unknown port 'mem_addr[12]'.
Warning: picorv32.opentimer.sdc, 880 set_output_delay not allowed on unknown port 'mem_addr[13]'.
Warning: picorv32.opentimer.sdc, 881 set_output_delay not allowed on unknown port 'mem_addr[14]'.
Warning: picorv32.opentimer.sdc, 882 set_output_delay not allowed on unknown port 'mem_addr[15]'.
Warning: picorv32.opentimer.sdc, 883 set_output_delay not allowed on unknown port 'mem_addr[16]'.
Warning: picorv32.opentimer.sdc, 884 set_output_delay not allowed on unknown port 'mem_addr[17]'.
Warning: picorv32.opentimer.sdc, 885 set_output_delay not allowed on unknown port 'mem_addr[18]'.
Warning: picorv32.opentimer.sdc, 886 set_output_delay not allowed on unknown port 'mem_addr[19]'.
Warning: picorv32.opentimer.sdc, 887 set_output_delay not allowed on unknown port 'mem_addr[20]'.
Warning: picorv32.opentimer.sdc, 888 set_output_delay not allowed on unknown port 'mem_addr[21]'.
Warning: picorv32.opentimer.sdc, 889 set_output_delay not allowed on unknown port 'mem_addr[22]'.
Warning: picorv32.opentimer.sdc, 890 set_output_delay not allowed on unknown port 'mem_addr[23]'.
Warning: picorv32.opentimer.sdc, 891 set_output_delay not allowed on unknown port 'mem_addr[24]'.
Warning: picorv32.opentimer.sdc, 892 set_output_delay not allowed on unknown port 'mem_addr[25]'.
Warning: picorv32.opentimer.sdc, 893 set_output_delay not allowed on unknown port 'mem_addr[26]'.
Warning: picorv32.opentimer.sdc, 894 set_output_delay not allowed on unknown port 'mem_addr[27]'.
Warning: picorv32.opentimer.sdc, 895 set_output_delay not allowed on unknown port 'mem_addr[28]'.
Warning: picorv32.opentimer.sdc, 896 set_output_delay not allowed on unknown port 'mem_addr[29]'.
Warning: picorv32.opentimer.sdc, 897 set_output_delay not allowed on unknown port 'mem_addr[30]'.
Warning: picorv32.opentimer.sdc, 898 set_output_delay not allowed on unknown port 'mem_addr[31]'.
Warning: picorv32.opentimer.sdc, 899 set_output_delay not allowed on unknown port 'mem_addr[0]'.
Warning: picorv32.opentimer.sdc, 900 set_output_delay not allowed on unknown port 'mem_addr[1]'.
Warning: picorv32.opentimer.sdc, 901 set_output_delay not allowed on unknown port 'mem_addr[2]'.
Warning: picorv32.opentimer.sdc, 902 set_output_delay not allowed on unknown port 'mem_addr[3]'.
Warning: picorv32.opentimer.sdc, 903 set_output_delay not allowed on unknown port 'mem_addr[4]'.
Warning: picorv32.opentimer.sdc, 904 set_output_delay not allowed on unknown port 'mem_addr[5]'.
Warning: picorv32.opentimer.sdc, 905 set_output_delay not allowed on unknown port 'mem_addr[6]'.
Warning: picorv32.opentimer.sdc, 906 set_output_delay not allowed on unknown port 'mem_addr[7]'.
Warning: picorv32.opentimer.sdc, 907 set_output_delay not allowed on unknown port 'mem_addr[8]'.
Warning: picorv32.opentimer.sdc, 908 set_output_delay not allowed on unknown port 'mem_addr[9]'.
Warning: picorv32.opentimer.sdc, 909 set_output_delay not allowed on unknown port 'mem_addr[10]'.
Warning: picorv32.opentimer.sdc, 910 set_output_delay not allowed on unknown port 'mem_addr[11]'.
Warning: picorv32.opentimer.sdc, 911 set_output_delay not allowed on unknown port 'mem_addr[12]'.
Warning: picorv32.opentimer.sdc, 912 set_output_delay not allowed on unknown port 'mem_addr[13]'.
Warning: picorv32.opentimer.sdc, 913 set_output_delay not allowed on unknown port 'mem_addr[14]'.
Warning: picorv32.opentimer.sdc, 914 set_output_delay not allowed on unknown port 'mem_addr[15]'.
Warning: picorv32.opentimer.sdc, 915 set_output_delay not allowed on unknown port 'mem_addr[16]'.
Warning: picorv32.opentimer.sdc, 916 set_output_delay not allowed on unknown port 'mem_addr[17]'.
Warning: picorv32.opentimer.sdc, 917 set_output_delay not allowed on unknown port 'mem_addr[18]'.
Warning: picorv32.opentimer.sdc, 918 set_output_delay not allowed on unknown port 'mem_addr[19]'.
Warning: picorv32.opentimer.sdc, 919 set_output_delay not allowed on unknown port 'mem_addr[20]'.
Warning: picorv32.opentimer.sdc, 920 set_output_delay not allowed on unknown port 'mem_addr[21]'.
Warning: picorv32.opentimer.sdc, 921 set_output_delay not allowed on unknown port 'mem_addr[22]'.
Warning: picorv32.opentimer.sdc, 922 set_output_delay not allowed on unknown port 'mem_addr[23]'.
Warning: picorv32.opentimer.sdc, 923 set_output_delay not allowed on unknown port 'mem_addr[24]'.
Warning: picorv32.opentimer.sdc, 924 set_output_delay not allowed on unknown port 'mem_addr[25]'.
Warning: picorv32.opentimer.sdc, 925 set_output_delay not allowed on unknown port 'mem_addr[26]'.
Warning: picorv32.opentimer.sdc, 926 set_output_delay not allowed on unknown port 'mem_addr[27]'.
Warning: picorv32.opentimer.sdc, 927 set_output_delay not allowed on unknown port 'mem_addr[28]'.
Warning: picorv32.opentimer.sdc, 928 set_output_delay not allowed on unknown port 'mem_addr[29]'.
Warning: picorv32.opentimer.sdc, 929 set_output_delay not allowed on unknown port 'mem_addr[30]'.
Warning: picorv32.opentimer.sdc, 930 set_output_delay not allowed on unknown port 'mem_addr[31]'.
Warning: picorv32.opentimer.sdc, 931 set_output_delay not allowed on unknown port 'mem_addr[0]'.
Warning: picorv32.opentimer.sdc, 932 set_output_delay not allowed on unknown port 'mem_addr[1]'.
Warning: picorv32.opentimer.sdc, 933 set_output_delay not allowed on unknown port 'mem_addr[2]'.
Warning: picorv32.opentimer.sdc, 934 set_output_delay not allowed on unknown port 'mem_addr[3]'.
Warning: picorv32.opentimer.sdc, 935 set_output_delay not allowed on unknown port 'mem_addr[4]'.
Warning: picorv32.opentimer.sdc, 936 set_output_delay not allowed on unknown port 'mem_addr[5]'.
Warning: picorv32.opentimer.sdc, 937 set_output_delay not allowed on unknown port 'mem_addr[6]'.
Warning: picorv32.opentimer.sdc, 938 set_output_delay not allowed on unknown port 'mem_addr[7]'.
Warning: picorv32.opentimer.sdc, 939 set_output_delay not allowed on unknown port 'mem_addr[8]'.
Warning: picorv32.opentimer.sdc, 940 set_output_delay not allowed on unknown port 'mem_addr[9]'.
Warning: picorv32.opentimer.sdc, 941 set_output_delay not allowed on unknown port 'mem_addr[10]'.
Warning: picorv32.opentimer.sdc, 942 set_output_delay not allowed on unknown port 'mem_addr[11]'.
Warning: picorv32.opentimer.sdc, 943 set_output_delay not allowed on unknown port 'mem_addr[12]'.
Warning: picorv32.opentimer.sdc, 944 set_output_delay not allowed on unknown port 'mem_addr[13]'.
Warning: picorv32.opentimer.sdc, 945 set_output_delay not allowed on unknown port 'mem_addr[14]'.
Warning: picorv32.opentimer.sdc, 946 set_output_delay not allowed on unknown port 'mem_addr[15]'.
Warning: picorv32.opentimer.sdc, 947 set_output_delay not allowed on unknown port 'mem_addr[16]'.
Warning: picorv32.opentimer.sdc, 948 set_output_delay not allowed on unknown port 'mem_addr[17]'.
Warning: picorv32.opentimer.sdc, 949 set_output_delay not allowed on unknown port 'mem_addr[18]'.
Warning: picorv32.opentimer.sdc, 950 set_output_delay not allowed on unknown port 'mem_addr[19]'.
Warning: picorv32.opentimer.sdc, 951 set_output_delay not allowed on unknown port 'mem_addr[20]'.
Warning: picorv32.opentimer.sdc, 952 set_output_delay not allowed on unknown port 'mem_addr[21]'.
Warning: picorv32.opentimer.sdc, 953 set_output_delay not allowed on unknown port 'mem_addr[22]'.
Warning: picorv32.opentimer.sdc, 954 set_output_delay not allowed on unknown port 'mem_addr[23]'.
Warning: picorv32.opentimer.sdc, 955 set_output_delay not allowed on unknown port 'mem_addr[24]'.
Warning: picorv32.opentimer.sdc, 956 set_output_delay not allowed on unknown port 'mem_addr[25]'.
Warning: picorv32.opentimer.sdc, 957 set_output_delay not allowed on unknown port 'mem_addr[26]'.
Warning: picorv32.opentimer.sdc, 958 set_output_delay not allowed on unknown port 'mem_addr[27]'.
Warning: picorv32.opentimer.sdc, 959 set_output_delay not allowed on unknown port 'mem_addr[28]'.
Warning: picorv32.opentimer.sdc, 960 set_output_delay not allowed on unknown port 'mem_addr[29]'.
Warning: picorv32.opentimer.sdc, 961 set_output_delay not allowed on unknown port 'mem_addr[30]'.
Warning: picorv32.opentimer.sdc, 962 set_output_delay not allowed on unknown port 'mem_addr[31]'.
Warning: picorv32.opentimer.sdc, 995 set_output_delay not allowed on unknown port 'mem_wdata[0]'.
Warning: picorv32.opentimer.sdc, 996 set_output_delay not allowed on unknown port 'mem_wdata[1]'.
Warning: picorv32.opentimer.sdc, 997 set_output_delay not allowed on unknown port 'mem_wdata[2]'.
Warning: picorv32.opentimer.sdc, 998 set_output_delay not allowed on unknown port 'mem_wdata[3]'.
Warning: picorv32.opentimer.sdc, 999 set_output_delay not allowed on unknown port 'mem_wdata[4]'.
Warning: picorv32.opentimer.sdc, 1000 set_output_delay not allowed on unknown port 'mem_wdata[5]'.
Warning: picorv32.opentimer.sdc, 1001 set_output_delay not allowed on unknown port 'mem_wdata[6]'.
Warning: picorv32.opentimer.sdc, 1002 set_output_delay not allowed on unknown port 'mem_wdata[7]'.
Warning: picorv32.opentimer.sdc, 1003 set_output_delay not allowed on unknown port 'mem_wdata[8]'.
Warning: picorv32.opentimer.sdc, 1004 set_output_delay not allowed on unknown port 'mem_wdata[9]'.
Warning: picorv32.opentimer.sdc, 1005 set_output_delay not allowed on unknown port 'mem_wdata[10]'.
Warning: picorv32.opentimer.sdc, 1006 set_output_delay not allowed on unknown port 'mem_wdata[11]'.
Warning: picorv32.opentimer.sdc, 1007 set_output_delay not allowed on unknown port 'mem_wdata[12]'.
Warning: picorv32.opentimer.sdc, 1008 set_output_delay not allowed on unknown port 'mem_wdata[13]'.
Warning: picorv32.opentimer.sdc, 1009 set_output_delay not allowed on unknown port 'mem_wdata[14]'.
Warning: picorv32.opentimer.sdc, 1010 set_output_delay not allowed on unknown port 'mem_wdata[15]'.
Warning: picorv32.opentimer.sdc, 1011 set_output_delay not allowed on unknown port 'mem_wdata[16]'.
Warning: picorv32.opentimer.sdc, 1012 set_output_delay not allowed on unknown port 'mem_wdata[17]'.
Warning: picorv32.opentimer.sdc, 1013 set_output_delay not allowed on unknown port 'mem_wdata[18]'.
Warning: picorv32.opentimer.sdc, 1014 set_output_delay not allowed on unknown port 'mem_wdata[19]'.
Warning: picorv32.opentimer.sdc, 1015 set_output_delay not allowed on unknown port 'mem_wdata[20]'.
Warning: picorv32.opentimer.sdc, 1016 set_output_delay not allowed on unknown port 'mem_wdata[21]'.
Warning: picorv32.opentimer.sdc, 1017 set_output_delay not allowed on unknown port 'mem_wdata[22]'.
Warning: picorv32.opentimer.sdc, 1018 set_output_delay not allowed on unknown port 'mem_wdata[23]'.
Warning: picorv32.opentimer.sdc, 1019 set_output_delay not allowed on unknown port 'mem_wdata[24]'.
Warning: picorv32.opentimer.sdc, 1020 set_output_delay not allowed on unknown port 'mem_wdata[25]'.
Warning: picorv32.opentimer.sdc, 1021 set_output_delay not allowed on unknown port 'mem_wdata[26]'.
Warning: picorv32.opentimer.sdc, 1022 set_output_delay not allowed on unknown port 'mem_wdata[27]'.
Warning: picorv32.opentimer.sdc, 1023 set_output_delay not allowed on unknown port 'mem_wdata[28]'.
Warning: picorv32.opentimer.sdc, 1024 set_output_delay not allowed on unknown port 'mem_wdata[29]'.
Warning: picorv32.opentimer.sdc, 1025 set_output_delay not allowed on unknown port 'mem_wdata[30]'.
Warning: picorv32.opentimer.sdc, 1026 set_output_delay not allowed on unknown port 'mem_wdata[31]'.
Warning: picorv32.opentimer.sdc, 1027 set_output_delay not allowed on unknown port 'mem_wdata[0]'.
Warning: picorv32.opentimer.sdc, 1028 set_output_delay not allowed on unknown port 'mem_wdata[1]'.
Warning: picorv32.opentimer.sdc, 1029 set_output_delay not allowed on unknown port 'mem_wdata[2]'.
Warning: picorv32.opentimer.sdc, 1030 set_output_delay not allowed on unknown port 'mem_wdata[3]'.
Warning: picorv32.opentimer.sdc, 1031 set_output_delay not allowed on unknown port 'mem_wdata[4]'.
Warning: picorv32.opentimer.sdc, 1032 set_output_delay not allowed on unknown port 'mem_wdata[5]'.
Warning: picorv32.opentimer.sdc, 1033 set_output_delay not allowed on unknown port 'mem_wdata[6]'.
Warning: picorv32.opentimer.sdc, 1034 set_output_delay not allowed on unknown port 'mem_wdata[7]'.
Warning: picorv32.opentimer.sdc, 1035 set_output_delay not allowed on unknown port 'mem_wdata[8]'.
Warning: picorv32.opentimer.sdc, 1036 set_output_delay not allowed on unknown port 'mem_wdata[9]'.
Warning: picorv32.opentimer.sdc, 1037 set_output_delay not allowed on unknown port 'mem_wdata[10]'.
Warning: picorv32.opentimer.sdc, 1038 set_output_delay not allowed on unknown port 'mem_wdata[11]'.
Warning: picorv32.opentimer.sdc, 1039 set_output_delay not allowed on unknown port 'mem_wdata[12]'.
Warning: picorv32.opentimer.sdc, 1040 set_output_delay not allowed on unknown port 'mem_wdata[13]'.
Warning: picorv32.opentimer.sdc, 1041 set_output_delay not allowed on unknown port 'mem_wdata[14]'.
Warning: picorv32.opentimer.sdc, 1042 set_output_delay not allowed on unknown port 'mem_wdata[15]'.
Warning: picorv32.opentimer.sdc, 1043 set_output_delay not allowed on unknown port 'mem_wdata[16]'.
Warning: picorv32.opentimer.sdc, 1044 set_output_delay not allowed on unknown port 'mem_wdata[17]'.
Warning: picorv32.opentimer.sdc, 1045 set_output_delay not allowed on unknown port 'mem_wdata[18]'.
Warning: picorv32.opentimer.sdc, 1046 set_output_delay not allowed on unknown port 'mem_wdata[19]'.
Warning: picorv32.opentimer.sdc, 1047 set_output_delay not allowed on unknown port 'mem_wdata[20]'.
Warning: picorv32.opentimer.sdc, 1048 set_output_delay not allowed on unknown port 'mem_wdata[21]'.
Warning: picorv32.opentimer.sdc, 1049 set_output_delay not allowed on unknown port 'mem_wdata[22]'.
Warning: picorv32.opentimer.sdc, 1050 set_output_delay not allowed on unknown port 'mem_wdata[23]'.
Warning: picorv32.opentimer.sdc, 1051 set_output_delay not allowed on unknown port 'mem_wdata[24]'.
Warning: picorv32.opentimer.sdc, 1052 set_output_delay not allowed on unknown port 'mem_wdata[25]'.
Warning: picorv32.opentimer.sdc, 1053 set_output_delay not allowed on unknown port 'mem_wdata[26]'.
Warning: picorv32.opentimer.sdc, 1054 set_output_delay not allowed on unknown port 'mem_wdata[27]'.
Warning: picorv32.opentimer.sdc, 1055 set_output_delay not allowed on unknown port 'mem_wdata[28]'.
Warning: picorv32.opentimer.sdc, 1056 set_output_delay not allowed on unknown port 'mem_wdata[29]'.
Warning: picorv32.opentimer.sdc, 1057 set_output_delay not allowed on unknown port 'mem_wdata[30]'.
Warning: picorv32.opentimer.sdc, 1058 set_output_delay not allowed on unknown port 'mem_wdata[31]'.
Warning: picorv32.opentimer.sdc, 1059 set_output_delay not allowed on unknown port 'mem_wdata[0]'.
Warning: picorv32.opentimer.sdc, 1060 set_output_delay not allowed on unknown port 'mem_wdata[1]'.
Warning: picorv32.opentimer.sdc, 1061 set_output_delay not allowed on unknown port 'mem_wdata[2]'.
Warning: picorv32.opentimer.sdc, 1062 set_output_delay not allowed on unknown port 'mem_wdata[3]'.
Warning: picorv32.opentimer.sdc, 1063 set_output_delay not allowed on unknown port 'mem_wdata[4]'.
Warning: picorv32.opentimer.sdc, 1064 set_output_delay not allowed on unknown port 'mem_wdata[5]'.
Warning: picorv32.opentimer.sdc, 1065 set_output_delay not allowed on unknown port 'mem_wdata[6]'.
Warning: picorv32.opentimer.sdc, 1066 set_output_delay not allowed on unknown port 'mem_wdata[7]'.
Warning: picorv32.opentimer.sdc, 1067 set_output_delay not allowed on unknown port 'mem_wdata[8]'.
Warning: picorv32.opentimer.sdc, 1068 set_output_delay not allowed on unknown port 'mem_wdata[9]'.
Warning: picorv32.opentimer.sdc, 1069 set_output_delay not allowed on unknown port 'mem_wdata[10]'.
Warning: picorv32.opentimer.sdc, 1070 set_output_delay not allowed on unknown port 'mem_wdata[11]'.
Warning: picorv32.opentimer.sdc, 1071 set_output_delay not allowed on unknown port 'mem_wdata[12]'.
Warning: picorv32.opentimer.sdc, 1072 set_output_delay not allowed on unknown port 'mem_wdata[13]'.
Warning: picorv32.opentimer.sdc, 1073 set_output_delay not allowed on unknown port 'mem_wdata[14]'.
Warning: picorv32.opentimer.sdc, 1074 set_output_delay not allowed on unknown port 'mem_wdata[15]'.
Warning: picorv32.opentimer.sdc, 1075 set_output_delay not allowed on unknown port 'mem_wdata[16]'.
Warning: picorv32.opentimer.sdc, 1076 set_output_delay not allowed on unknown port 'mem_wdata[17]'.
Warning: picorv32.opentimer.sdc, 1077 set_output_delay not allowed on unknown port 'mem_wdata[18]'.
Warning: picorv32.opentimer.sdc, 1078 set_output_delay not allowed on unknown port 'mem_wdata[19]'.
Warning: picorv32.opentimer.sdc, 1079 set_output_delay not allowed on unknown port 'mem_wdata[20]'.
Warning: picorv32.opentimer.sdc, 1080 set_output_delay not allowed on unknown port 'mem_wdata[21]'.
Warning: picorv32.opentimer.sdc, 1081 set_output_delay not allowed on unknown port 'mem_wdata[22]'.
Warning: picorv32.opentimer.sdc, 1082 set_output_delay not allowed on unknown port 'mem_wdata[23]'.
Warning: picorv32.opentimer.sdc, 1083 set_output_delay not allowed on unknown port 'mem_wdata[24]'.
Warning: picorv32.opentimer.sdc, 1084 set_output_delay not allowed on unknown port 'mem_wdata[25]'.
Warning: picorv32.opentimer.sdc, 1085 set_output_delay not allowed on unknown port 'mem_wdata[26]'.
Warning: picorv32.opentimer.sdc, 1086 set_output_delay not allowed on unknown port 'mem_wdata[27]'.
Warning: picorv32.opentimer.sdc, 1087 set_output_delay not allowed on unknown port 'mem_wdata[28]'.
Warning: picorv32.opentimer.sdc, 1088 set_output_delay not allowed on unknown port 'mem_wdata[29]'.
Warning: picorv32.opentimer.sdc, 1089 set_output_delay not allowed on unknown port 'mem_wdata[30]'.
Warning: picorv32.opentimer.sdc, 1090 set_output_delay not allowed on unknown port 'mem_wdata[31]'.
Warning: picorv32.opentimer.sdc, 1091 set_output_delay not allowed on unknown port 'mem_wdata[0]'.
Warning: picorv32.opentimer.sdc, 1092 set_output_delay not allowed on unknown port 'mem_wdata[1]'.
Warning: picorv32.opentimer.sdc, 1093 set_output_delay not allowed on unknown port 'mem_wdata[2]'.
Warning: picorv32.opentimer.sdc, 1094 set_output_delay not allowed on unknown port 'mem_wdata[3]'.
Warning: picorv32.opentimer.sdc, 1095 set_output_delay not allowed on unknown port 'mem_wdata[4]'.
Warning: picorv32.opentimer.sdc, 1096 set_output_delay not allowed on unknown port 'mem_wdata[5]'.
Warning: picorv32.opentimer.sdc, 1097 set_output_delay not allowed on unknown port 'mem_wdata[6]'.
Warning: picorv32.opentimer.sdc, 1098 set_output_delay not allowed on unknown port 'mem_wdata[7]'.
Warning: picorv32.opentimer.sdc, 1099 set_output_delay not allowed on unknown port 'mem_wdata[8]'.
Warning: picorv32.opentimer.sdc, 1100 set_output_delay not allowed on unknown port 'mem_wdata[9]'.
Warning: picorv32.opentimer.sdc, 1101 set_output_delay not allowed on unknown port 'mem_wdata[10]'.
Warning: picorv32.opentimer.sdc, 1102 set_output_delay not allowed on unknown port 'mem_wdata[11]'.
Warning: picorv32.opentimer.sdc, 1103 set_output_delay not allowed on unknown port 'mem_wdata[12]'.
Warning: picorv32.opentimer.sdc, 1104 set_output_delay not allowed on unknown port 'mem_wdata[13]'.
Warning: picorv32.opentimer.sdc, 1105 set_output_delay not allowed on unknown port 'mem_wdata[14]'.
Warning: picorv32.opentimer.sdc, 1106 set_output_delay not allowed on unknown port 'mem_wdata[15]'.
Warning: picorv32.opentimer.sdc, 1107 set_output_delay not allowed on unknown port 'mem_wdata[16]'.
Warning: picorv32.opentimer.sdc, 1108 set_output_delay not allowed on unknown port 'mem_wdata[17]'.
Warning: picorv32.opentimer.sdc, 1109 set_output_delay not allowed on unknown port 'mem_wdata[18]'.
Warning: picorv32.opentimer.sdc, 1110 set_output_delay not allowed on unknown port 'mem_wdata[19]'.
Warning: picorv32.opentimer.sdc, 1111 set_output_delay not allowed on unknown port 'mem_wdata[20]'.
Warning: picorv32.opentimer.sdc, 1112 set_output_delay not allowed on unknown port 'mem_wdata[21]'.
Warning: picorv32.opentimer.sdc, 1113 set_output_delay not allowed on unknown port 'mem_wdata[22]'.
Warning: picorv32.opentimer.sdc, 1114 set_output_delay not allowed on unknown port 'mem_wdata[23]'.
Warning: picorv32.opentimer.sdc, 1115 set_output_delay not allowed on unknown port 'mem_wdata[24]'.
Warning: picorv32.opentimer.sdc, 1116 set_output_delay not allowed on unknown port 'mem_wdata[25]'.
Warning: picorv32.opentimer.sdc, 1117 set_output_delay not allowed on unknown port 'mem_wdata[26]'.
Warning: picorv32.opentimer.sdc, 1118 set_output_delay not allowed on unknown port 'mem_wdata[27]'.
Warning: picorv32.opentimer.sdc, 1119 set_output_delay not allowed on unknown port 'mem_wdata[28]'.
Warning: picorv32.opentimer.sdc, 1120 set_output_delay not allowed on unknown port 'mem_wdata[29]'.
Warning: picorv32.opentimer.sdc, 1121 set_output_delay not allowed on unknown port 'mem_wdata[30]'.
Warning: picorv32.opentimer.sdc, 1122 set_output_delay not allowed on unknown port 'mem_wdata[31]'.
Warning: picorv32.opentimer.sdc, 1155 set_output_delay not allowed on unknown port 'mem_wstrb[0]'.
Warning: picorv32.opentimer.sdc, 1156 set_output_delay not allowed on unknown port 'mem_wstrb[1]'.
Warning: picorv32.opentimer.sdc, 1157 set_output_delay not allowed on unknown port 'mem_wstrb[2]'.
Warning: picorv32.opentimer.sdc, 1158 set_output_delay not allowed on unknown port 'mem_wstrb[3]'.
Warning: picorv32.opentimer.sdc, 1159 set_output_delay not allowed on unknown port 'mem_wstrb[0]'.
Warning: picorv32.opentimer.sdc, 1160 set_output_delay not allowed on unknown port 'mem_wstrb[1]'.
Warning: picorv32.opentimer.sdc, 1161 set_output_delay not allowed on unknown port 'mem_wstrb[2]'.
Warning: picorv32.opentimer.sdc, 1162 set_output_delay not allowed on unknown port 'mem_wstrb[3]'.
Warning: picorv32.opentimer.sdc, 1163 set_output_delay not allowed on unknown port 'mem_wstrb[0]'.
Warning: picorv32.opentimer.sdc, 1164 set_output_delay not allowed on unknown port 'mem_wstrb[1]'.
Warning: picorv32.opentimer.sdc, 1165 set_output_delay not allowed on unknown port 'mem_wstrb[2]'.
Warning: picorv32.opentimer.sdc, 1166 set_output_delay not allowed on unknown port 'mem_wstrb[3]'.
Warning: picorv32.opentimer.sdc, 1167 set_output_delay not allowed on unknown port 'mem_wstrb[0]'.
Warning: picorv32.opentimer.sdc, 1168 set_output_delay not allowed on unknown port 'mem_wstrb[1]'.
Warning: picorv32.opentimer.sdc, 1169 set_output_delay not allowed on unknown port 'mem_wstrb[2]'.
Warning: picorv32.opentimer.sdc, 1170 set_output_delay not allowed on unknown port 'mem_wstrb[3]'.
Warning: picorv32.opentimer.sdc, 1185 set_output_delay not allowed on unknown port 'mem_la_addr[0]'.
Warning: picorv32.opentimer.sdc, 1186 set_output_delay not allowed on unknown port 'mem_la_addr[1]'.
Warning: picorv32.opentimer.sdc, 1187 set_output_delay not allowed on unknown port 'mem_la_addr[2]'.
Warning: picorv32.opentimer.sdc, 1188 set_output_delay not allowed on unknown port 'mem_la_addr[3]'.
Warning: picorv32.opentimer.sdc, 1189 set_output_delay not allowed on unknown port 'mem_la_addr[4]'.
Warning: picorv32.opentimer.sdc, 1190 set_output_delay not allowed on unknown port 'mem_la_addr[5]'.
Warning: picorv32.opentimer.sdc, 1191 set_output_delay not allowed on unknown port 'mem_la_addr[6]'.
Warning: picorv32.opentimer.sdc, 1192 set_output_delay not allowed on unknown port 'mem_la_addr[7]'.
Warning: picorv32.opentimer.sdc, 1193 set_output_delay not allowed on unknown port 'mem_la_addr[8]'.
Warning: picorv32.opentimer.sdc, 1194 set_output_delay not allowed on unknown port 'mem_la_addr[9]'.
Warning: picorv32.opentimer.sdc, 1195 set_output_delay not allowed on unknown port 'mem_la_addr[10]'.
Warning: picorv32.opentimer.sdc, 1196 set_output_delay not allowed on unknown port 'mem_la_addr[11]'.
Warning: picorv32.opentimer.sdc, 1197 set_output_delay not allowed on unknown port 'mem_la_addr[12]'.
Warning: picorv32.opentimer.sdc, 1198 set_output_delay not allowed on unknown port 'mem_la_addr[13]'.
Warning: picorv32.opentimer.sdc, 1199 set_output_delay not allowed on unknown port 'mem_la_addr[14]'.
Warning: picorv32.opentimer.sdc, 1200 set_output_delay not allowed on unknown port 'mem_la_addr[15]'.
Warning: picorv32.opentimer.sdc, 1201 set_output_delay not allowed on unknown port 'mem_la_addr[16]'.
Warning: picorv32.opentimer.sdc, 1202 set_output_delay not allowed on unknown port 'mem_la_addr[17]'.
Warning: picorv32.opentimer.sdc, 1203 set_output_delay not allowed on unknown port 'mem_la_addr[18]'.
Warning: picorv32.opentimer.sdc, 1204 set_output_delay not allowed on unknown port 'mem_la_addr[19]'.
Warning: picorv32.opentimer.sdc, 1205 set_output_delay not allowed on unknown port 'mem_la_addr[20]'.
Warning: picorv32.opentimer.sdc, 1206 set_output_delay not allowed on unknown port 'mem_la_addr[21]'.
Warning: picorv32.opentimer.sdc, 1207 set_output_delay not allowed on unknown port 'mem_la_addr[22]'.
Warning: picorv32.opentimer.sdc, 1208 set_output_delay not allowed on unknown port 'mem_la_addr[23]'.
Warning: picorv32.opentimer.sdc, 1209 set_output_delay not allowed on unknown port 'mem_la_addr[24]'.
Warning: picorv32.opentimer.sdc, 1210 set_output_delay not allowed on unknown port 'mem_la_addr[25]'.
Warning: picorv32.opentimer.sdc, 1211 set_output_delay not allowed on unknown port 'mem_la_addr[26]'.
Warning: picorv32.opentimer.sdc, 1212 set_output_delay not allowed on unknown port 'mem_la_addr[27]'.
Warning: picorv32.opentimer.sdc, 1213 set_output_delay not allowed on unknown port 'mem_la_addr[28]'.
Warning: picorv32.opentimer.sdc, 1214 set_output_delay not allowed on unknown port 'mem_la_addr[29]'.
Warning: picorv32.opentimer.sdc, 1215 set_output_delay not allowed on unknown port 'mem_la_addr[30]'.
Warning: picorv32.opentimer.sdc, 1216 set_output_delay not allowed on unknown port 'mem_la_addr[31]'.
Warning: picorv32.opentimer.sdc, 1217 set_output_delay not allowed on unknown port 'mem_la_addr[0]'.
Warning: picorv32.opentimer.sdc, 1218 set_output_delay not allowed on unknown port 'mem_la_addr[1]'.
Warning: picorv32.opentimer.sdc, 1219 set_output_delay not allowed on unknown port 'mem_la_addr[2]'.
Warning: picorv32.opentimer.sdc, 1220 set_output_delay not allowed on unknown port 'mem_la_addr[3]'.
Warning: picorv32.opentimer.sdc, 1221 set_output_delay not allowed on unknown port 'mem_la_addr[4]'.
Warning: picorv32.opentimer.sdc, 1222 set_output_delay not allowed on unknown port 'mem_la_addr[5]'.
Warning: picorv32.opentimer.sdc, 1223 set_output_delay not allowed on unknown port 'mem_la_addr[6]'.
Warning: picorv32.opentimer.sdc, 1224 set_output_delay not allowed on unknown port 'mem_la_addr[7]'.
Warning: picorv32.opentimer.sdc, 1225 set_output_delay not allowed on unknown port 'mem_la_addr[8]'.
Warning: picorv32.opentimer.sdc, 1226 set_output_delay not allowed on unknown port 'mem_la_addr[9]'.
Warning: picorv32.opentimer.sdc, 1227 set_output_delay not allowed on unknown port 'mem_la_addr[10]'.
Warning: picorv32.opentimer.sdc, 1228 set_output_delay not allowed on unknown port 'mem_la_addr[11]'.
Warning: picorv32.opentimer.sdc, 1229 set_output_delay not allowed on unknown port 'mem_la_addr[12]'.
Warning: picorv32.opentimer.sdc, 1230 set_output_delay not allowed on unknown port 'mem_la_addr[13]'.
Warning: picorv32.opentimer.sdc, 1231 set_output_delay not allowed on unknown port 'mem_la_addr[14]'.
Warning: picorv32.opentimer.sdc, 1232 set_output_delay not allowed on unknown port 'mem_la_addr[15]'.
Warning: picorv32.opentimer.sdc, 1233 set_output_delay not allowed on unknown port 'mem_la_addr[16]'.
Warning: picorv32.opentimer.sdc, 1234 set_output_delay not allowed on unknown port 'mem_la_addr[17]'.
Warning: picorv32.opentimer.sdc, 1235 set_output_delay not allowed on unknown port 'mem_la_addr[18]'.
Warning: picorv32.opentimer.sdc, 1236 set_output_delay not allowed on unknown port 'mem_la_addr[19]'.
Warning: picorv32.opentimer.sdc, 1237 set_output_delay not allowed on unknown port 'mem_la_addr[20]'.
Warning: picorv32.opentimer.sdc, 1238 set_output_delay not allowed on unknown port 'mem_la_addr[21]'.
Warning: picorv32.opentimer.sdc, 1239 set_output_delay not allowed on unknown port 'mem_la_addr[22]'.
Warning: picorv32.opentimer.sdc, 1240 set_output_delay not allowed on unknown port 'mem_la_addr[23]'.
Warning: picorv32.opentimer.sdc, 1241 set_output_delay not allowed on unknown port 'mem_la_addr[24]'.
Warning: picorv32.opentimer.sdc, 1242 set_output_delay not allowed on unknown port 'mem_la_addr[25]'.
Warning: picorv32.opentimer.sdc, 1243 set_output_delay not allowed on unknown port 'mem_la_addr[26]'.
Warning: picorv32.opentimer.sdc, 1244 set_output_delay not allowed on unknown port 'mem_la_addr[27]'.
Warning: picorv32.opentimer.sdc, 1245 set_output_delay not allowed on unknown port 'mem_la_addr[28]'.
Warning: picorv32.opentimer.sdc, 1246 set_output_delay not allowed on unknown port 'mem_la_addr[29]'.
Warning: picorv32.opentimer.sdc, 1247 set_output_delay not allowed on unknown port 'mem_la_addr[30]'.
Warning: picorv32.opentimer.sdc, 1248 set_output_delay not allowed on unknown port 'mem_la_addr[31]'.
Warning: picorv32.opentimer.sdc, 1249 set_output_delay not allowed on unknown port 'mem_la_addr[0]'.
Warning: picorv32.opentimer.sdc, 1250 set_output_delay not allowed on unknown port 'mem_la_addr[1]'.
Warning: picorv32.opentimer.sdc, 1251 set_output_delay not allowed on unknown port 'mem_la_addr[2]'.
Warning: picorv32.opentimer.sdc, 1252 set_output_delay not allowed on unknown port 'mem_la_addr[3]'.
Warning: picorv32.opentimer.sdc, 1253 set_output_delay not allowed on unknown port 'mem_la_addr[4]'.
Warning: picorv32.opentimer.sdc, 1254 set_output_delay not allowed on unknown port 'mem_la_addr[5]'.
Warning: picorv32.opentimer.sdc, 1255 set_output_delay not allowed on unknown port 'mem_la_addr[6]'.
Warning: picorv32.opentimer.sdc, 1256 set_output_delay not allowed on unknown port 'mem_la_addr[7]'.
Warning: picorv32.opentimer.sdc, 1257 set_output_delay not allowed on unknown port 'mem_la_addr[8]'.
Warning: picorv32.opentimer.sdc, 1258 set_output_delay not allowed on unknown port 'mem_la_addr[9]'.
Warning: picorv32.opentimer.sdc, 1259 set_output_delay not allowed on unknown port 'mem_la_addr[10]'.
Warning: picorv32.opentimer.sdc, 1260 set_output_delay not allowed on unknown port 'mem_la_addr[11]'.
Warning: picorv32.opentimer.sdc, 1261 set_output_delay not allowed on unknown port 'mem_la_addr[12]'.
Warning: picorv32.opentimer.sdc, 1262 set_output_delay not allowed on unknown port 'mem_la_addr[13]'.
Warning: picorv32.opentimer.sdc, 1263 set_output_delay not allowed on unknown port 'mem_la_addr[14]'.
Warning: picorv32.opentimer.sdc, 1264 set_output_delay not allowed on unknown port 'mem_la_addr[15]'.
Warning: picorv32.opentimer.sdc, 1265 set_output_delay not allowed on unknown port 'mem_la_addr[16]'.
Warning: picorv32.opentimer.sdc, 1266 set_output_delay not allowed on unknown port 'mem_la_addr[17]'.
Warning: picorv32.opentimer.sdc, 1267 set_output_delay not allowed on unknown port 'mem_la_addr[18]'.
Warning: picorv32.opentimer.sdc, 1268 set_output_delay not allowed on unknown port 'mem_la_addr[19]'.
Warning: picorv32.opentimer.sdc, 1269 set_output_delay not allowed on unknown port 'mem_la_addr[20]'.
Warning: picorv32.opentimer.sdc, 1270 set_output_delay not allowed on unknown port 'mem_la_addr[21]'.
Warning: picorv32.opentimer.sdc, 1271 set_output_delay not allowed on unknown port 'mem_la_addr[22]'.
Warning: picorv32.opentimer.sdc, 1272 set_output_delay not allowed on unknown port 'mem_la_addr[23]'.
Warning: picorv32.opentimer.sdc, 1273 set_output_delay not allowed on unknown port 'mem_la_addr[24]'.
Warning: picorv32.opentimer.sdc, 1274 set_output_delay not allowed on unknown port 'mem_la_addr[25]'.
Warning: picorv32.opentimer.sdc, 1275 set_output_delay not allowed on unknown port 'mem_la_addr[26]'.
Warning: picorv32.opentimer.sdc, 1276 set_output_delay not allowed on unknown port 'mem_la_addr[27]'.
Warning: picorv32.opentimer.sdc, 1277 set_output_delay not allowed on unknown port 'mem_la_addr[28]'.
Warning: picorv32.opentimer.sdc, 1278 set_output_delay not allowed on unknown port 'mem_la_addr[29]'.
Warning: picorv32.opentimer.sdc, 1279 set_output_delay not allowed on unknown port 'mem_la_addr[30]'.
Warning: picorv32.opentimer.sdc, 1280 set_output_delay not allowed on unknown port 'mem_la_addr[31]'.
Warning: picorv32.opentimer.sdc, 1281 set_output_delay not allowed on unknown port 'mem_la_addr[0]'.
Warning: picorv32.opentimer.sdc, 1282 set_output_delay not allowed on unknown port 'mem_la_addr[1]'.
Warning: picorv32.opentimer.sdc, 1283 set_output_delay not allowed on unknown port 'mem_la_addr[2]'.
Warning: picorv32.opentimer.sdc, 1284 set_output_delay not allowed on unknown port 'mem_la_addr[3]'.
Warning: picorv32.opentimer.sdc, 1285 set_output_delay not allowed on unknown port 'mem_la_addr[4]'.
Warning: picorv32.opentimer.sdc, 1286 set_output_delay not allowed on unknown port 'mem_la_addr[5]'.
Warning: picorv32.opentimer.sdc, 1287 set_output_delay not allowed on unknown port 'mem_la_addr[6]'.
Warning: picorv32.opentimer.sdc, 1288 set_output_delay not allowed on unknown port 'mem_la_addr[7]'.
Warning: picorv32.opentimer.sdc, 1289 set_output_delay not allowed on unknown port 'mem_la_addr[8]'.
Warning: picorv32.opentimer.sdc, 1290 set_output_delay not allowed on unknown port 'mem_la_addr[9]'.
Warning: picorv32.opentimer.sdc, 1291 set_output_delay not allowed on unknown port 'mem_la_addr[10]'.
Warning: picorv32.opentimer.sdc, 1292 set_output_delay not allowed on unknown port 'mem_la_addr[11]'.
Warning: picorv32.opentimer.sdc, 1293 set_output_delay not allowed on unknown port 'mem_la_addr[12]'.
Warning: picorv32.opentimer.sdc, 1294 set_output_delay not allowed on unknown port 'mem_la_addr[13]'.
Warning: picorv32.opentimer.sdc, 1295 set_output_delay not allowed on unknown port 'mem_la_addr[14]'.
Warning: picorv32.opentimer.sdc, 1296 set_output_delay not allowed on unknown port 'mem_la_addr[15]'.
Warning: picorv32.opentimer.sdc, 1297 set_output_delay not allowed on unknown port 'mem_la_addr[16]'.
Warning: picorv32.opentimer.sdc, 1298 set_output_delay not allowed on unknown port 'mem_la_addr[17]'.
Warning: picorv32.opentimer.sdc, 1299 set_output_delay not allowed on unknown port 'mem_la_addr[18]'.
Warning: picorv32.opentimer.sdc, 1300 set_output_delay not allowed on unknown port 'mem_la_addr[19]'.
Warning: picorv32.opentimer.sdc, 1301 set_output_delay not allowed on unknown port 'mem_la_addr[20]'.
Warning: picorv32.opentimer.sdc, 1302 set_output_delay not allowed on unknown port 'mem_la_addr[21]'.
Warning: picorv32.opentimer.sdc, 1303 set_output_delay not allowed on unknown port 'mem_la_addr[22]'.
Warning: picorv32.opentimer.sdc, 1304 set_output_delay not allowed on unknown port 'mem_la_addr[23]'.
Warning: picorv32.opentimer.sdc, 1305 set_output_delay not allowed on unknown port 'mem_la_addr[24]'.
Warning: picorv32.opentimer.sdc, 1306 set_output_delay not allowed on unknown port 'mem_la_addr[25]'.
Warning: picorv32.opentimer.sdc, 1307 set_output_delay not allowed on unknown port 'mem_la_addr[26]'.
Warning: picorv32.opentimer.sdc, 1308 set_output_delay not allowed on unknown port 'mem_la_addr[27]'.
Warning: picorv32.opentimer.sdc, 1309 set_output_delay not allowed on unknown port 'mem_la_addr[28]'.
Warning: picorv32.opentimer.sdc, 1310 set_output_delay not allowed on unknown port 'mem_la_addr[29]'.
Warning: picorv32.opentimer.sdc, 1311 set_output_delay not allowed on unknown port 'mem_la_addr[30]'.
Warning: picorv32.opentimer.sdc, 1312 set_output_delay not allowed on unknown port 'mem_la_addr[31]'.
Warning: picorv32.opentimer.sdc, 1345 set_output_delay not allowed on unknown port 'mem_la_wdata[0]'.
Warning: picorv32.opentimer.sdc, 1346 set_output_delay not allowed on unknown port 'mem_la_wdata[1]'.
Warning: picorv32.opentimer.sdc, 1347 set_output_delay not allowed on unknown port 'mem_la_wdata[2]'.
Warning: picorv32.opentimer.sdc, 1348 set_output_delay not allowed on unknown port 'mem_la_wdata[3]'.
Warning: picorv32.opentimer.sdc, 1349 set_output_delay not allowed on unknown port 'mem_la_wdata[4]'.
Warning: picorv32.opentimer.sdc, 1350 set_output_delay not allowed on unknown port 'mem_la_wdata[5]'.
Warning: picorv32.opentimer.sdc, 1351 set_output_delay not allowed on unknown port 'mem_la_wdata[6]'.
Warning: picorv32.opentimer.sdc, 1352 set_output_delay not allowed on unknown port 'mem_la_wdata[7]'.
Warning: picorv32.opentimer.sdc, 1353 set_output_delay not allowed on unknown port 'mem_la_wdata[8]'.
Warning: picorv32.opentimer.sdc, 1354 set_output_delay not allowed on unknown port 'mem_la_wdata[9]'.
Warning: picorv32.opentimer.sdc, 1355 set_output_delay not allowed on unknown port 'mem_la_wdata[10]'.
Warning: picorv32.opentimer.sdc, 1356 set_output_delay not allowed on unknown port 'mem_la_wdata[11]'.
Warning: picorv32.opentimer.sdc, 1357 set_output_delay not allowed on unknown port 'mem_la_wdata[12]'.
Warning: picorv32.opentimer.sdc, 1358 set_output_delay not allowed on unknown port 'mem_la_wdata[13]'.
Warning: picorv32.opentimer.sdc, 1359 set_output_delay not allowed on unknown port 'mem_la_wdata[14]'.
Warning: picorv32.opentimer.sdc, 1360 set_output_delay not allowed on unknown port 'mem_la_wdata[15]'.
Warning: picorv32.opentimer.sdc, 1361 set_output_delay not allowed on unknown port 'mem_la_wdata[16]'.
Warning: picorv32.opentimer.sdc, 1362 set_output_delay not allowed on unknown port 'mem_la_wdata[17]'.
Warning: picorv32.opentimer.sdc, 1363 set_output_delay not allowed on unknown port 'mem_la_wdata[18]'.
Warning: picorv32.opentimer.sdc, 1364 set_output_delay not allowed on unknown port 'mem_la_wdata[19]'.
Warning: picorv32.opentimer.sdc, 1365 set_output_delay not allowed on unknown port 'mem_la_wdata[20]'.
Warning: picorv32.opentimer.sdc, 1366 set_output_delay not allowed on unknown port 'mem_la_wdata[21]'.
Warning: picorv32.opentimer.sdc, 1367 set_output_delay not allowed on unknown port 'mem_la_wdata[22]'.
Warning: picorv32.opentimer.sdc, 1368 set_output_delay not allowed on unknown port 'mem_la_wdata[23]'.
Warning: picorv32.opentimer.sdc, 1369 set_output_delay not allowed on unknown port 'mem_la_wdata[24]'.
Warning: picorv32.opentimer.sdc, 1370 set_output_delay not allowed on unknown port 'mem_la_wdata[25]'.
Warning: picorv32.opentimer.sdc, 1371 set_output_delay not allowed on unknown port 'mem_la_wdata[26]'.
Warning: picorv32.opentimer.sdc, 1372 set_output_delay not allowed on unknown port 'mem_la_wdata[27]'.
Warning: picorv32.opentimer.sdc, 1373 set_output_delay not allowed on unknown port 'mem_la_wdata[28]'.
Warning: picorv32.opentimer.sdc, 1374 set_output_delay not allowed on unknown port 'mem_la_wdata[29]'.
Warning: picorv32.opentimer.sdc, 1375 set_output_delay not allowed on unknown port 'mem_la_wdata[30]'.
Warning: picorv32.opentimer.sdc, 1376 set_output_delay not allowed on unknown port 'mem_la_wdata[31]'.
Warning: picorv32.opentimer.sdc, 1377 set_output_delay not allowed on unknown port 'mem_la_wdata[0]'.
Warning: picorv32.opentimer.sdc, 1378 set_output_delay not allowed on unknown port 'mem_la_wdata[1]'.
Warning: picorv32.opentimer.sdc, 1379 set_output_delay not allowed on unknown port 'mem_la_wdata[2]'.
Warning: picorv32.opentimer.sdc, 1380 set_output_delay not allowed on unknown port 'mem_la_wdata[3]'.
Warning: picorv32.opentimer.sdc, 1381 set_output_delay not allowed on unknown port 'mem_la_wdata[4]'.
Warning: picorv32.opentimer.sdc, 1382 set_output_delay not allowed on unknown port 'mem_la_wdata[5]'.
Warning: picorv32.opentimer.sdc, 1383 set_output_delay not allowed on unknown port 'mem_la_wdata[6]'.
Warning: picorv32.opentimer.sdc, 1384 set_output_delay not allowed on unknown port 'mem_la_wdata[7]'.
Warning: picorv32.opentimer.sdc, 1385 set_output_delay not allowed on unknown port 'mem_la_wdata[8]'.
Warning: picorv32.opentimer.sdc, 1386 set_output_delay not allowed on unknown port 'mem_la_wdata[9]'.
Warning: picorv32.opentimer.sdc, 1387 set_output_delay not allowed on unknown port 'mem_la_wdata[10]'.
Warning: picorv32.opentimer.sdc, 1388 set_output_delay not allowed on unknown port 'mem_la_wdata[11]'.
Warning: picorv32.opentimer.sdc, 1389 set_output_delay not allowed on unknown port 'mem_la_wdata[12]'.
Warning: picorv32.opentimer.sdc, 1390 set_output_delay not allowed on unknown port 'mem_la_wdata[13]'.
Warning: picorv32.opentimer.sdc, 1391 set_output_delay not allowed on unknown port 'mem_la_wdata[14]'.
Warning: picorv32.opentimer.sdc, 1392 set_output_delay not allowed on unknown port 'mem_la_wdata[15]'.
Warning: picorv32.opentimer.sdc, 1393 set_output_delay not allowed on unknown port 'mem_la_wdata[16]'.
Warning: picorv32.opentimer.sdc, 1394 set_output_delay not allowed on unknown port 'mem_la_wdata[17]'.
Warning: picorv32.opentimer.sdc, 1395 set_output_delay not allowed on unknown port 'mem_la_wdata[18]'.
Warning: picorv32.opentimer.sdc, 1396 set_output_delay not allowed on unknown port 'mem_la_wdata[19]'.
Warning: picorv32.opentimer.sdc, 1397 set_output_delay not allowed on unknown port 'mem_la_wdata[20]'.
Warning: picorv32.opentimer.sdc, 1398 set_output_delay not allowed on unknown port 'mem_la_wdata[21]'.
Warning: picorv32.opentimer.sdc, 1399 set_output_delay not allowed on unknown port 'mem_la_wdata[22]'.
Warning: picorv32.opentimer.sdc, 1400 set_output_delay not allowed on unknown port 'mem_la_wdata[23]'.
Warning: picorv32.opentimer.sdc, 1401 set_output_delay not allowed on unknown port 'mem_la_wdata[24]'.
Warning: picorv32.opentimer.sdc, 1402 set_output_delay not allowed on unknown port 'mem_la_wdata[25]'.
Warning: picorv32.opentimer.sdc, 1403 set_output_delay not allowed on unknown port 'mem_la_wdata[26]'.
Warning: picorv32.opentimer.sdc, 1404 set_output_delay not allowed on unknown port 'mem_la_wdata[27]'.
Warning: picorv32.opentimer.sdc, 1405 set_output_delay not allowed on unknown port 'mem_la_wdata[28]'.
Warning: picorv32.opentimer.sdc, 1406 set_output_delay not allowed on unknown port 'mem_la_wdata[29]'.
Warning: picorv32.opentimer.sdc, 1407 set_output_delay not allowed on unknown port 'mem_la_wdata[30]'.
Warning: picorv32.opentimer.sdc, 1408 set_output_delay not allowed on unknown port 'mem_la_wdata[31]'.
Warning: picorv32.opentimer.sdc, 1409 set_output_delay not allowed on unknown port 'mem_la_wdata[0]'.
Warning: picorv32.opentimer.sdc, 1410 set_output_delay not allowed on unknown port 'mem_la_wdata[1]'.
Warning: picorv32.opentimer.sdc, 1411 set_output_delay not allowed on unknown port 'mem_la_wdata[2]'.
Warning: picorv32.opentimer.sdc, 1412 set_output_delay not allowed on unknown port 'mem_la_wdata[3]'.
Warning: picorv32.opentimer.sdc, 1413 set_output_delay not allowed on unknown port 'mem_la_wdata[4]'.
Warning: picorv32.opentimer.sdc, 1414 set_output_delay not allowed on unknown port 'mem_la_wdata[5]'.
Warning: picorv32.opentimer.sdc, 1415 set_output_delay not allowed on unknown port 'mem_la_wdata[6]'.
Warning: picorv32.opentimer.sdc, 1416 set_output_delay not allowed on unknown port 'mem_la_wdata[7]'.
Warning: picorv32.opentimer.sdc, 1417 set_output_delay not allowed on unknown port 'mem_la_wdata[8]'.
Warning: picorv32.opentimer.sdc, 1418 set_output_delay not allowed on unknown port 'mem_la_wdata[9]'.
Warning: picorv32.opentimer.sdc, 1419 set_output_delay not allowed on unknown port 'mem_la_wdata[10]'.
Warning: picorv32.opentimer.sdc, 1420 set_output_delay not allowed on unknown port 'mem_la_wdata[11]'.
Warning: picorv32.opentimer.sdc, 1421 set_output_delay not allowed on unknown port 'mem_la_wdata[12]'.
Warning: picorv32.opentimer.sdc, 1422 set_output_delay not allowed on unknown port 'mem_la_wdata[13]'.
Warning: picorv32.opentimer.sdc, 1423 set_output_delay not allowed on unknown port 'mem_la_wdata[14]'.
Warning: picorv32.opentimer.sdc, 1424 set_output_delay not allowed on unknown port 'mem_la_wdata[15]'.
Warning: picorv32.opentimer.sdc, 1425 set_output_delay not allowed on unknown port 'mem_la_wdata[16]'.
Warning: picorv32.opentimer.sdc, 1426 set_output_delay not allowed on unknown port 'mem_la_wdata[17]'.
Warning: picorv32.opentimer.sdc, 1427 set_output_delay not allowed on unknown port 'mem_la_wdata[18]'.
Warning: picorv32.opentimer.sdc, 1428 set_output_delay not allowed on unknown port 'mem_la_wdata[19]'.
Warning: picorv32.opentimer.sdc, 1429 set_output_delay not allowed on unknown port 'mem_la_wdata[20]'.
Warning: picorv32.opentimer.sdc, 1430 set_output_delay not allowed on unknown port 'mem_la_wdata[21]'.
Warning: picorv32.opentimer.sdc, 1431 set_output_delay not allowed on unknown port 'mem_la_wdata[22]'.
Warning: picorv32.opentimer.sdc, 1432 set_output_delay not allowed on unknown port 'mem_la_wdata[23]'.
Warning: picorv32.opentimer.sdc, 1433 set_output_delay not allowed on unknown port 'mem_la_wdata[24]'.
Warning: picorv32.opentimer.sdc, 1434 set_output_delay not allowed on unknown port 'mem_la_wdata[25]'.
Warning: picorv32.opentimer.sdc, 1435 set_output_delay not allowed on unknown port 'mem_la_wdata[26]'.
Warning: picorv32.opentimer.sdc, 1436 set_output_delay not allowed on unknown port 'mem_la_wdata[27]'.
Warning: picorv32.opentimer.sdc, 1437 set_output_delay not allowed on unknown port 'mem_la_wdata[28]'.
Warning: picorv32.opentimer.sdc, 1438 set_output_delay not allowed on unknown port 'mem_la_wdata[29]'.
Warning: picorv32.opentimer.sdc, 1439 set_output_delay not allowed on unknown port 'mem_la_wdata[30]'.
Warning: picorv32.opentimer.sdc, 1440 set_output_delay not allowed on unknown port 'mem_la_wdata[31]'.
Warning: picorv32.opentimer.sdc, 1441 set_output_delay not allowed on unknown port 'mem_la_wdata[0]'.
Warning: picorv32.opentimer.sdc, 1442 set_output_delay not allowed on unknown port 'mem_la_wdata[1]'.
Warning: picorv32.opentimer.sdc, 1443 set_output_delay not allowed on unknown port 'mem_la_wdata[2]'.
Warning: picorv32.opentimer.sdc, 1444 set_output_delay not allowed on unknown port 'mem_la_wdata[3]'.
Warning: picorv32.opentimer.sdc, 1445 set_output_delay not allowed on unknown port 'mem_la_wdata[4]'.
Warning: picorv32.opentimer.sdc, 1446 set_output_delay not allowed on unknown port 'mem_la_wdata[5]'.
Warning: picorv32.opentimer.sdc, 1447 set_output_delay not allowed on unknown port 'mem_la_wdata[6]'.
Warning: picorv32.opentimer.sdc, 1448 set_output_delay not allowed on unknown port 'mem_la_wdata[7]'.
Warning: picorv32.opentimer.sdc, 1449 set_output_delay not allowed on unknown port 'mem_la_wdata[8]'.
Warning: picorv32.opentimer.sdc, 1450 set_output_delay not allowed on unknown port 'mem_la_wdata[9]'.
Warning: picorv32.opentimer.sdc, 1451 set_output_delay not allowed on unknown port 'mem_la_wdata[10]'.
Warning: picorv32.opentimer.sdc, 1452 set_output_delay not allowed on unknown port 'mem_la_wdata[11]'.
Warning: picorv32.opentimer.sdc, 1453 set_output_delay not allowed on unknown port 'mem_la_wdata[12]'.
Warning: picorv32.opentimer.sdc, 1454 set_output_delay not allowed on unknown port 'mem_la_wdata[13]'.
Warning: picorv32.opentimer.sdc, 1455 set_output_delay not allowed on unknown port 'mem_la_wdata[14]'.
Warning: picorv32.opentimer.sdc, 1456 set_output_delay not allowed on unknown port 'mem_la_wdata[15]'.
Warning: picorv32.opentimer.sdc, 1457 set_output_delay not allowed on unknown port 'mem_la_wdata[16]'.
Warning: picorv32.opentimer.sdc, 1458 set_output_delay not allowed on unknown port 'mem_la_wdata[17]'.
Warning: picorv32.opentimer.sdc, 1459 set_output_delay not allowed on unknown port 'mem_la_wdata[18]'.
Warning: picorv32.opentimer.sdc, 1460 set_output_delay not allowed on unknown port 'mem_la_wdata[19]'.
Warning: picorv32.opentimer.sdc, 1461 set_output_delay not allowed on unknown port 'mem_la_wdata[20]'.
Warning: picorv32.opentimer.sdc, 1462 set_output_delay not allowed on unknown port 'mem_la_wdata[21]'.
Warning: picorv32.opentimer.sdc, 1463 set_output_delay not allowed on unknown port 'mem_la_wdata[22]'.
Warning: picorv32.opentimer.sdc, 1464 set_output_delay not allowed on unknown port 'mem_la_wdata[23]'.
Warning: picorv32.opentimer.sdc, 1465 set_output_delay not allowed on unknown port 'mem_la_wdata[24]'.
Warning: picorv32.opentimer.sdc, 1466 set_output_delay not allowed on unknown port 'mem_la_wdata[25]'.
Warning: picorv32.opentimer.sdc, 1467 set_output_delay not allowed on unknown port 'mem_la_wdata[26]'.
Warning: picorv32.opentimer.sdc, 1468 set_output_delay not allowed on unknown port 'mem_la_wdata[27]'.
Warning: picorv32.opentimer.sdc, 1469 set_output_delay not allowed on unknown port 'mem_la_wdata[28]'.
Warning: picorv32.opentimer.sdc, 1470 set_output_delay not allowed on unknown port 'mem_la_wdata[29]'.
Warning: picorv32.opentimer.sdc, 1471 set_output_delay not allowed on unknown port 'mem_la_wdata[30]'.
Warning: picorv32.opentimer.sdc, 1472 set_output_delay not allowed on unknown port 'mem_la_wdata[31]'.
Warning: picorv32.opentimer.sdc, 1505 set_output_delay not allowed on unknown port 'mem_la_wstrb[0]'.
Warning: picorv32.opentimer.sdc, 1506 set_output_delay not allowed on unknown port 'mem_la_wstrb[1]'.
Warning: picorv32.opentimer.sdc, 1507 set_output_delay not allowed on unknown port 'mem_la_wstrb[2]'.
Warning: picorv32.opentimer.sdc, 1508 set_output_delay not allowed on unknown port 'mem_la_wstrb[3]'.
Warning: picorv32.opentimer.sdc, 1509 set_output_delay not allowed on unknown port 'mem_la_wstrb[0]'.
Warning: picorv32.opentimer.sdc, 1510 set_output_delay not allowed on unknown port 'mem_la_wstrb[1]'.
Warning: picorv32.opentimer.sdc, 1511 set_output_delay not allowed on unknown port 'mem_la_wstrb[2]'.
Warning: picorv32.opentimer.sdc, 1512 set_output_delay not allowed on unknown port 'mem_la_wstrb[3]'.
Warning: picorv32.opentimer.sdc, 1513 set_output_delay not allowed on unknown port 'mem_la_wstrb[0]'.
Warning: picorv32.opentimer.sdc, 1514 set_output_delay not allowed on unknown port 'mem_la_wstrb[1]'.
Warning: picorv32.opentimer.sdc, 1515 set_output_delay not allowed on unknown port 'mem_la_wstrb[2]'.
Warning: picorv32.opentimer.sdc, 1516 set_output_delay not allowed on unknown port 'mem_la_wstrb[3]'.
Warning: picorv32.opentimer.sdc, 1517 set_output_delay not allowed on unknown port 'mem_la_wstrb[0]'.
Warning: picorv32.opentimer.sdc, 1518 set_output_delay not allowed on unknown port 'mem_la_wstrb[1]'.
Warning: picorv32.opentimer.sdc, 1519 set_output_delay not allowed on unknown port 'mem_la_wstrb[2]'.
Warning: picorv32.opentimer.sdc, 1520 set_output_delay not allowed on unknown port 'mem_la_wstrb[3]'.
Warning: picorv32.opentimer.sdc, 1530 set_output_delay not allowed on unknown port 'pcpi_insn[0]'.
Warning: picorv32.opentimer.sdc, 1531 set_output_delay not allowed on unknown port 'pcpi_insn[1]'.
Warning: picorv32.opentimer.sdc, 1532 set_output_delay not allowed on unknown port 'pcpi_insn[2]'.
Warning: picorv32.opentimer.sdc, 1533 set_output_delay not allowed on unknown port 'pcpi_insn[3]'.
Warning: picorv32.opentimer.sdc, 1534 set_output_delay not allowed on unknown port 'pcpi_insn[4]'.
Warning: picorv32.opentimer.sdc, 1535 set_output_delay not allowed on unknown port 'pcpi_insn[5]'.
Warning: picorv32.opentimer.sdc, 1536 set_output_delay not allowed on unknown port 'pcpi_insn[6]'.
Warning: picorv32.opentimer.sdc, 1537 set_output_delay not allowed on unknown port 'pcpi_insn[7]'.
Warning: picorv32.opentimer.sdc, 1538 set_output_delay not allowed on unknown port 'pcpi_insn[8]'.
Warning: picorv32.opentimer.sdc, 1539 set_output_delay not allowed on unknown port 'pcpi_insn[9]'.
Warning: picorv32.opentimer.sdc, 1540 set_output_delay not allowed on unknown port 'pcpi_insn[10]'.
Warning: picorv32.opentimer.sdc, 1541 set_output_delay not allowed on unknown port 'pcpi_insn[11]'.
Warning: picorv32.opentimer.sdc, 1542 set_output_delay not allowed on unknown port 'pcpi_insn[12]'.
Warning: picorv32.opentimer.sdc, 1543 set_output_delay not allowed on unknown port 'pcpi_insn[13]'.
Warning: picorv32.opentimer.sdc, 1544 set_output_delay not allowed on unknown port 'pcpi_insn[14]'.
Warning: picorv32.opentimer.sdc, 1545 set_output_delay not allowed on unknown port 'pcpi_insn[15]'.
Warning: picorv32.opentimer.sdc, 1546 set_output_delay not allowed on unknown port 'pcpi_insn[16]'.
Warning: picorv32.opentimer.sdc, 1547 set_output_delay not allowed on unknown port 'pcpi_insn[17]'.
Warning: picorv32.opentimer.sdc, 1548 set_output_delay not allowed on unknown port 'pcpi_insn[18]'.
Warning: picorv32.opentimer.sdc, 1549 set_output_delay not allowed on unknown port 'pcpi_insn[19]'.
Warning: picorv32.opentimer.sdc, 1550 set_output_delay not allowed on unknown port 'pcpi_insn[20]'.
Warning: picorv32.opentimer.sdc, 1551 set_output_delay not allowed on unknown port 'pcpi_insn[21]'.
Warning: picorv32.opentimer.sdc, 1552 set_output_delay not allowed on unknown port 'pcpi_insn[22]'.
Warning: picorv32.opentimer.sdc, 1553 set_output_delay not allowed on unknown port 'pcpi_insn[23]'.
Warning: picorv32.opentimer.sdc, 1554 set_output_delay not allowed on unknown port 'pcpi_insn[24]'.
Warning: picorv32.opentimer.sdc, 1555 set_output_delay not allowed on unknown port 'pcpi_insn[25]'.
Warning: picorv32.opentimer.sdc, 1556 set_output_delay not allowed on unknown port 'pcpi_insn[26]'.
Warning: picorv32.opentimer.sdc, 1557 set_output_delay not allowed on unknown port 'pcpi_insn[27]'.
Warning: picorv32.opentimer.sdc, 1558 set_output_delay not allowed on unknown port 'pcpi_insn[28]'.
Warning: picorv32.opentimer.sdc, 1559 set_output_delay not allowed on unknown port 'pcpi_insn[29]'.
Warning: picorv32.opentimer.sdc, 1560 set_output_delay not allowed on unknown port 'pcpi_insn[30]'.
Warning: picorv32.opentimer.sdc, 1561 set_output_delay not allowed on unknown port 'pcpi_insn[31]'.
Warning: picorv32.opentimer.sdc, 1562 set_output_delay not allowed on unknown port 'pcpi_insn[0]'.
Warning: picorv32.opentimer.sdc, 1563 set_output_delay not allowed on unknown port 'pcpi_insn[1]'.
Warning: picorv32.opentimer.sdc, 1564 set_output_delay not allowed on unknown port 'pcpi_insn[2]'.
Warning: picorv32.opentimer.sdc, 1565 set_output_delay not allowed on unknown port 'pcpi_insn[3]'.
Warning: picorv32.opentimer.sdc, 1566 set_output_delay not allowed on unknown port 'pcpi_insn[4]'.
Warning: picorv32.opentimer.sdc, 1567 set_output_delay not allowed on unknown port 'pcpi_insn[5]'.
Warning: picorv32.opentimer.sdc, 1568 set_output_delay not allowed on unknown port 'pcpi_insn[6]'.
Warning: picorv32.opentimer.sdc, 1569 set_output_delay not allowed on unknown port 'pcpi_insn[7]'.
Warning: picorv32.opentimer.sdc, 1570 set_output_delay not allowed on unknown port 'pcpi_insn[8]'.
Warning: picorv32.opentimer.sdc, 1571 set_output_delay not allowed on unknown port 'pcpi_insn[9]'.
Warning: picorv32.opentimer.sdc, 1572 set_output_delay not allowed on unknown port 'pcpi_insn[10]'.
Warning: picorv32.opentimer.sdc, 1573 set_output_delay not allowed on unknown port 'pcpi_insn[11]'.
Warning: picorv32.opentimer.sdc, 1574 set_output_delay not allowed on unknown port 'pcpi_insn[12]'.
Warning: picorv32.opentimer.sdc, 1575 set_output_delay not allowed on unknown port 'pcpi_insn[13]'.
Warning: picorv32.opentimer.sdc, 1576 set_output_delay not allowed on unknown port 'pcpi_insn[14]'.
Warning: picorv32.opentimer.sdc, 1577 set_output_delay not allowed on unknown port 'pcpi_insn[15]'.
Warning: picorv32.opentimer.sdc, 1578 set_output_delay not allowed on unknown port 'pcpi_insn[16]'.
Warning: picorv32.opentimer.sdc, 1579 set_output_delay not allowed on unknown port 'pcpi_insn[17]'.
Warning: picorv32.opentimer.sdc, 1580 set_output_delay not allowed on unknown port 'pcpi_insn[18]'.
Warning: picorv32.opentimer.sdc, 1581 set_output_delay not allowed on unknown port 'pcpi_insn[19]'.
Warning: picorv32.opentimer.sdc, 1582 set_output_delay not allowed on unknown port 'pcpi_insn[20]'.
Warning: picorv32.opentimer.sdc, 1583 set_output_delay not allowed on unknown port 'pcpi_insn[21]'.
Warning: picorv32.opentimer.sdc, 1584 set_output_delay not allowed on unknown port 'pcpi_insn[22]'.
Warning: picorv32.opentimer.sdc, 1585 set_output_delay not allowed on unknown port 'pcpi_insn[23]'.
Warning: picorv32.opentimer.sdc, 1586 set_output_delay not allowed on unknown port 'pcpi_insn[24]'.
Warning: picorv32.opentimer.sdc, 1587 set_output_delay not allowed on unknown port 'pcpi_insn[25]'.
Warning: picorv32.opentimer.sdc, 1588 set_output_delay not allowed on unknown port 'pcpi_insn[26]'.
Warning: picorv32.opentimer.sdc, 1589 set_output_delay not allowed on unknown port 'pcpi_insn[27]'.
Warning: picorv32.opentimer.sdc, 1590 set_output_delay not allowed on unknown port 'pcpi_insn[28]'.
Warning: picorv32.opentimer.sdc, 1591 set_output_delay not allowed on unknown port 'pcpi_insn[29]'.
Warning: picorv32.opentimer.sdc, 1592 set_output_delay not allowed on unknown port 'pcpi_insn[30]'.
Warning: picorv32.opentimer.sdc, 1593 set_output_delay not allowed on unknown port 'pcpi_insn[31]'.
Warning: picorv32.opentimer.sdc, 1594 set_output_delay not allowed on unknown port 'pcpi_insn[0]'.
Warning: picorv32.opentimer.sdc, 1595 set_output_delay not allowed on unknown port 'pcpi_insn[1]'.
Warning: picorv32.opentimer.sdc, 1596 set_output_delay not allowed on unknown port 'pcpi_insn[2]'.
Warning: picorv32.opentimer.sdc, 1597 set_output_delay not allowed on unknown port 'pcpi_insn[3]'.
Warning: picorv32.opentimer.sdc, 1598 set_output_delay not allowed on unknown port 'pcpi_insn[4]'.
Warning: picorv32.opentimer.sdc, 1599 set_output_delay not allowed on unknown port 'pcpi_insn[5]'.
Warning: picorv32.opentimer.sdc, 1600 set_output_delay not allowed on unknown port 'pcpi_insn[6]'.
Warning: picorv32.opentimer.sdc, 1601 set_output_delay not allowed on unknown port 'pcpi_insn[7]'.
Warning: picorv32.opentimer.sdc, 1602 set_output_delay not allowed on unknown port 'pcpi_insn[8]'.
Warning: picorv32.opentimer.sdc, 1603 set_output_delay not allowed on unknown port 'pcpi_insn[9]'.
Warning: picorv32.opentimer.sdc, 1604 set_output_delay not allowed on unknown port 'pcpi_insn[10]'.
Warning: picorv32.opentimer.sdc, 1605 set_output_delay not allowed on unknown port 'pcpi_insn[11]'.
Warning: picorv32.opentimer.sdc, 1606 set_output_delay not allowed on unknown port 'pcpi_insn[12]'.
Warning: picorv32.opentimer.sdc, 1607 set_output_delay not allowed on unknown port 'pcpi_insn[13]'.
Warning: picorv32.opentimer.sdc, 1608 set_output_delay not allowed on unknown port 'pcpi_insn[14]'.
Warning: picorv32.opentimer.sdc, 1609 set_output_delay not allowed on unknown port 'pcpi_insn[15]'.
Warning: picorv32.opentimer.sdc, 1610 set_output_delay not allowed on unknown port 'pcpi_insn[16]'.
Warning: picorv32.opentimer.sdc, 1611 set_output_delay not allowed on unknown port 'pcpi_insn[17]'.
Warning: picorv32.opentimer.sdc, 1612 set_output_delay not allowed on unknown port 'pcpi_insn[18]'.
Warning: picorv32.opentimer.sdc, 1613 set_output_delay not allowed on unknown port 'pcpi_insn[19]'.
Warning: picorv32.opentimer.sdc, 1614 set_output_delay not allowed on unknown port 'pcpi_insn[20]'.
Warning: picorv32.opentimer.sdc, 1615 set_output_delay not allowed on unknown port 'pcpi_insn[21]'.
Warning: picorv32.opentimer.sdc, 1616 set_output_delay not allowed on unknown port 'pcpi_insn[22]'.
Warning: picorv32.opentimer.sdc, 1617 set_output_delay not allowed on unknown port 'pcpi_insn[23]'.
Warning: picorv32.opentimer.sdc, 1618 set_output_delay not allowed on unknown port 'pcpi_insn[24]'.
Warning: picorv32.opentimer.sdc, 1619 set_output_delay not allowed on unknown port 'pcpi_insn[25]'.
Warning: picorv32.opentimer.sdc, 1620 set_output_delay not allowed on unknown port 'pcpi_insn[26]'.
Warning: picorv32.opentimer.sdc, 1621 set_output_delay not allowed on unknown port 'pcpi_insn[27]'.
Warning: picorv32.opentimer.sdc, 1622 set_output_delay not allowed on unknown port 'pcpi_insn[28]'.
Warning: picorv32.opentimer.sdc, 1623 set_output_delay not allowed on unknown port 'pcpi_insn[29]'.
Warning: picorv32.opentimer.sdc, 1624 set_output_delay not allowed on unknown port 'pcpi_insn[30]'.
Warning: picorv32.opentimer.sdc, 1625 set_output_delay not allowed on unknown port 'pcpi_insn[31]'.
Warning: picorv32.opentimer.sdc, 1626 set_output_delay not allowed on unknown port 'pcpi_insn[0]'.
Warning: picorv32.opentimer.sdc, 1627 set_output_delay not allowed on unknown port 'pcpi_insn[1]'.
Warning: picorv32.opentimer.sdc, 1628 set_output_delay not allowed on unknown port 'pcpi_insn[2]'.
Warning: picorv32.opentimer.sdc, 1629 set_output_delay not allowed on unknown port 'pcpi_insn[3]'.
Warning: picorv32.opentimer.sdc, 1630 set_output_delay not allowed on unknown port 'pcpi_insn[4]'.
Warning: picorv32.opentimer.sdc, 1631 set_output_delay not allowed on unknown port 'pcpi_insn[5]'.
Warning: picorv32.opentimer.sdc, 1632 set_output_delay not allowed on unknown port 'pcpi_insn[6]'.
Warning: picorv32.opentimer.sdc, 1633 set_output_delay not allowed on unknown port 'pcpi_insn[7]'.
Warning: picorv32.opentimer.sdc, 1634 set_output_delay not allowed on unknown port 'pcpi_insn[8]'.
Warning: picorv32.opentimer.sdc, 1635 set_output_delay not allowed on unknown port 'pcpi_insn[9]'.
Warning: picorv32.opentimer.sdc, 1636 set_output_delay not allowed on unknown port 'pcpi_insn[10]'.
Warning: picorv32.opentimer.sdc, 1637 set_output_delay not allowed on unknown port 'pcpi_insn[11]'.
Warning: picorv32.opentimer.sdc, 1638 set_output_delay not allowed on unknown port 'pcpi_insn[12]'.
Warning: picorv32.opentimer.sdc, 1639 set_output_delay not allowed on unknown port 'pcpi_insn[13]'.
Warning: picorv32.opentimer.sdc, 1640 set_output_delay not allowed on unknown port 'pcpi_insn[14]'.
Warning: picorv32.opentimer.sdc, 1641 set_output_delay not allowed on unknown port 'pcpi_insn[15]'.
Warning: picorv32.opentimer.sdc, 1642 set_output_delay not allowed on unknown port 'pcpi_insn[16]'.
Warning: picorv32.opentimer.sdc, 1643 set_output_delay not allowed on unknown port 'pcpi_insn[17]'.
Warning: picorv32.opentimer.sdc, 1644 set_output_delay not allowed on unknown port 'pcpi_insn[18]'.
Warning: picorv32.opentimer.sdc, 1645 set_output_delay not allowed on unknown port 'pcpi_insn[19]'.
Warning: picorv32.opentimer.sdc, 1646 set_output_delay not allowed on unknown port 'pcpi_insn[20]'.
Warning: picorv32.opentimer.sdc, 1647 set_output_delay not allowed on unknown port 'pcpi_insn[21]'.
Warning: picorv32.opentimer.sdc, 1648 set_output_delay not allowed on unknown port 'pcpi_insn[22]'.
Warning: picorv32.opentimer.sdc, 1649 set_output_delay not allowed on unknown port 'pcpi_insn[23]'.
Warning: picorv32.opentimer.sdc, 1650 set_output_delay not allowed on unknown port 'pcpi_insn[24]'.
Warning: picorv32.opentimer.sdc, 1651 set_output_delay not allowed on unknown port 'pcpi_insn[25]'.
Warning: picorv32.opentimer.sdc, 1652 set_output_delay not allowed on unknown port 'pcpi_insn[26]'.
Warning: picorv32.opentimer.sdc, 1653 set_output_delay not allowed on unknown port 'pcpi_insn[27]'.
Warning: picorv32.opentimer.sdc, 1654 set_output_delay not allowed on unknown port 'pcpi_insn[28]'.
Warning: picorv32.opentimer.sdc, 1655 set_output_delay not allowed on unknown port 'pcpi_insn[29]'.
Warning: picorv32.opentimer.sdc, 1656 set_output_delay not allowed on unknown port 'pcpi_insn[30]'.
Warning: picorv32.opentimer.sdc, 1657 set_output_delay not allowed on unknown port 'pcpi_insn[31]'.
Warning: picorv32.opentimer.sdc, 1690 set_output_delay not allowed on unknown port 'pcpi_rs1[0]'.
Warning: picorv32.opentimer.sdc, 1691 set_output_delay not allowed on unknown port 'pcpi_rs1[1]'.
Warning: picorv32.opentimer.sdc, 1692 set_output_delay not allowed on unknown port 'pcpi_rs1[2]'.
Warning: picorv32.opentimer.sdc, 1693 set_output_delay not allowed on unknown port 'pcpi_rs1[3]'.
Warning: picorv32.opentimer.sdc, 1694 set_output_delay not allowed on unknown port 'pcpi_rs1[4]'.
Warning: picorv32.opentimer.sdc, 1695 set_output_delay not allowed on unknown port 'pcpi_rs1[5]'.
Warning: picorv32.opentimer.sdc, 1696 set_output_delay not allowed on unknown port 'pcpi_rs1[6]'.
Warning: picorv32.opentimer.sdc, 1697 set_output_delay not allowed on unknown port 'pcpi_rs1[7]'.
Warning: picorv32.opentimer.sdc, 1698 set_output_delay not allowed on unknown port 'pcpi_rs1[8]'.
Warning: picorv32.opentimer.sdc, 1699 set_output_delay not allowed on unknown port 'pcpi_rs1[9]'.
Warning: picorv32.opentimer.sdc, 1700 set_output_delay not allowed on unknown port 'pcpi_rs1[10]'.
Warning: picorv32.opentimer.sdc, 1701 set_output_delay not allowed on unknown port 'pcpi_rs1[11]'.
Warning: picorv32.opentimer.sdc, 1702 set_output_delay not allowed on unknown port 'pcpi_rs1[12]'.
Warning: picorv32.opentimer.sdc, 1703 set_output_delay not allowed on unknown port 'pcpi_rs1[13]'.
Warning: picorv32.opentimer.sdc, 1704 set_output_delay not allowed on unknown port 'pcpi_rs1[14]'.
Warning: picorv32.opentimer.sdc, 1705 set_output_delay not allowed on unknown port 'pcpi_rs1[15]'.
Warning: picorv32.opentimer.sdc, 1706 set_output_delay not allowed on unknown port 'pcpi_rs1[16]'.
Warning: picorv32.opentimer.sdc, 1707 set_output_delay not allowed on unknown port 'pcpi_rs1[17]'.
Warning: picorv32.opentimer.sdc, 1708 set_output_delay not allowed on unknown port 'pcpi_rs1[18]'.
Warning: picorv32.opentimer.sdc, 1709 set_output_delay not allowed on unknown port 'pcpi_rs1[19]'.
Warning: picorv32.opentimer.sdc, 1710 set_output_delay not allowed on unknown port 'pcpi_rs1[20]'.
Warning: picorv32.opentimer.sdc, 1711 set_output_delay not allowed on unknown port 'pcpi_rs1[21]'.
Warning: picorv32.opentimer.sdc, 1712 set_output_delay not allowed on unknown port 'pcpi_rs1[22]'.
Warning: picorv32.opentimer.sdc, 1713 set_output_delay not allowed on unknown port 'pcpi_rs1[23]'.
Warning: picorv32.opentimer.sdc, 1714 set_output_delay not allowed on unknown port 'pcpi_rs1[24]'.
Warning: picorv32.opentimer.sdc, 1715 set_output_delay not allowed on unknown port 'pcpi_rs1[25]'.
Warning: picorv32.opentimer.sdc, 1716 set_output_delay not allowed on unknown port 'pcpi_rs1[26]'.
Warning: picorv32.opentimer.sdc, 1717 set_output_delay not allowed on unknown port 'pcpi_rs1[27]'.
Warning: picorv32.opentimer.sdc, 1718 set_output_delay not allowed on unknown port 'pcpi_rs1[28]'.
Warning: picorv32.opentimer.sdc, 1719 set_output_delay not allowed on unknown port 'pcpi_rs1[29]'.
Warning: picorv32.opentimer.sdc, 1720 set_output_delay not allowed on unknown port 'pcpi_rs1[30]'.
Warning: picorv32.opentimer.sdc, 1721 set_output_delay not allowed on unknown port 'pcpi_rs1[31]'.
Warning: picorv32.opentimer.sdc, 1722 set_output_delay not allowed on unknown port 'pcpi_rs1[0]'.
Warning: picorv32.opentimer.sdc, 1723 set_output_delay not allowed on unknown port 'pcpi_rs1[1]'.
Warning: picorv32.opentimer.sdc, 1724 set_output_delay not allowed on unknown port 'pcpi_rs1[2]'.
Warning: picorv32.opentimer.sdc, 1725 set_output_delay not allowed on unknown port 'pcpi_rs1[3]'.
Warning: picorv32.opentimer.sdc, 1726 set_output_delay not allowed on unknown port 'pcpi_rs1[4]'.
Warning: picorv32.opentimer.sdc, 1727 set_output_delay not allowed on unknown port 'pcpi_rs1[5]'.
Warning: picorv32.opentimer.sdc, 1728 set_output_delay not allowed on unknown port 'pcpi_rs1[6]'.
Warning: picorv32.opentimer.sdc, 1729 set_output_delay not allowed on unknown port 'pcpi_rs1[7]'.
Warning: picorv32.opentimer.sdc, 1730 set_output_delay not allowed on unknown port 'pcpi_rs1[8]'.
Warning: picorv32.opentimer.sdc, 1731 set_output_delay not allowed on unknown port 'pcpi_rs1[9]'.
Warning: picorv32.opentimer.sdc, 1732 set_output_delay not allowed on unknown port 'pcpi_rs1[10]'.
Warning: picorv32.opentimer.sdc, 1733 set_output_delay not allowed on unknown port 'pcpi_rs1[11]'.
Warning: picorv32.opentimer.sdc, 1734 set_output_delay not allowed on unknown port 'pcpi_rs1[12]'.
Warning: picorv32.opentimer.sdc, 1735 set_output_delay not allowed on unknown port 'pcpi_rs1[13]'.
Warning: picorv32.opentimer.sdc, 1736 set_output_delay not allowed on unknown port 'pcpi_rs1[14]'.
Warning: picorv32.opentimer.sdc, 1737 set_output_delay not allowed on unknown port 'pcpi_rs1[15]'.
Warning: picorv32.opentimer.sdc, 1738 set_output_delay not allowed on unknown port 'pcpi_rs1[16]'.
Warning: picorv32.opentimer.sdc, 1739 set_output_delay not allowed on unknown port 'pcpi_rs1[17]'.
Warning: picorv32.opentimer.sdc, 1740 set_output_delay not allowed on unknown port 'pcpi_rs1[18]'.
Warning: picorv32.opentimer.sdc, 1741 set_output_delay not allowed on unknown port 'pcpi_rs1[19]'.
Warning: picorv32.opentimer.sdc, 1742 set_output_delay not allowed on unknown port 'pcpi_rs1[20]'.
Warning: picorv32.opentimer.sdc, 1743 set_output_delay not allowed on unknown port 'pcpi_rs1[21]'.
Warning: picorv32.opentimer.sdc, 1744 set_output_delay not allowed on unknown port 'pcpi_rs1[22]'.
Warning: picorv32.opentimer.sdc, 1745 set_output_delay not allowed on unknown port 'pcpi_rs1[23]'.
Warning: picorv32.opentimer.sdc, 1746 set_output_delay not allowed on unknown port 'pcpi_rs1[24]'.
Warning: picorv32.opentimer.sdc, 1747 set_output_delay not allowed on unknown port 'pcpi_rs1[25]'.
Warning: picorv32.opentimer.sdc, 1748 set_output_delay not allowed on unknown port 'pcpi_rs1[26]'.
Warning: picorv32.opentimer.sdc, 1749 set_output_delay not allowed on unknown port 'pcpi_rs1[27]'.
Warning: picorv32.opentimer.sdc, 1750 set_output_delay not allowed on unknown port 'pcpi_rs1[28]'.
Warning: picorv32.opentimer.sdc, 1751 set_output_delay not allowed on unknown port 'pcpi_rs1[29]'.
Warning: picorv32.opentimer.sdc, 1752 set_output_delay not allowed on unknown port 'pcpi_rs1[30]'.
Warning: picorv32.opentimer.sdc, 1753 set_output_delay not allowed on unknown port 'pcpi_rs1[31]'.
Warning: picorv32.opentimer.sdc, 1754 set_output_delay not allowed on unknown port 'pcpi_rs1[0]'.
Warning: picorv32.opentimer.sdc, 1755 set_output_delay not allowed on unknown port 'pcpi_rs1[1]'.
Warning: picorv32.opentimer.sdc, 1756 set_output_delay not allowed on unknown port 'pcpi_rs1[2]'.
Warning: picorv32.opentimer.sdc, 1757 set_output_delay not allowed on unknown port 'pcpi_rs1[3]'.
Warning: picorv32.opentimer.sdc, 1758 set_output_delay not allowed on unknown port 'pcpi_rs1[4]'.
Warning: picorv32.opentimer.sdc, 1759 set_output_delay not allowed on unknown port 'pcpi_rs1[5]'.
Warning: picorv32.opentimer.sdc, 1760 set_output_delay not allowed on unknown port 'pcpi_rs1[6]'.
Warning: picorv32.opentimer.sdc, 1761 set_output_delay not allowed on unknown port 'pcpi_rs1[7]'.
Warning: picorv32.opentimer.sdc, 1762 set_output_delay not allowed on unknown port 'pcpi_rs1[8]'.
Warning: picorv32.opentimer.sdc, 1763 set_output_delay not allowed on unknown port 'pcpi_rs1[9]'.
Warning: picorv32.opentimer.sdc, 1764 set_output_delay not allowed on unknown port 'pcpi_rs1[10]'.
Warning: picorv32.opentimer.sdc, 1765 set_output_delay not allowed on unknown port 'pcpi_rs1[11]'.
Warning: picorv32.opentimer.sdc, 1766 set_output_delay not allowed on unknown port 'pcpi_rs1[12]'.
Warning: picorv32.opentimer.sdc, 1767 set_output_delay not allowed on unknown port 'pcpi_rs1[13]'.
Warning: picorv32.opentimer.sdc, 1768 set_output_delay not allowed on unknown port 'pcpi_rs1[14]'.
Warning: picorv32.opentimer.sdc, 1769 set_output_delay not allowed on unknown port 'pcpi_rs1[15]'.
Warning: picorv32.opentimer.sdc, 1770 set_output_delay not allowed on unknown port 'pcpi_rs1[16]'.
Warning: picorv32.opentimer.sdc, 1771 set_output_delay not allowed on unknown port 'pcpi_rs1[17]'.
Warning: picorv32.opentimer.sdc, 1772 set_output_delay not allowed on unknown port 'pcpi_rs1[18]'.
Warning: picorv32.opentimer.sdc, 1773 set_output_delay not allowed on unknown port 'pcpi_rs1[19]'.
Warning: picorv32.opentimer.sdc, 1774 set_output_delay not allowed on unknown port 'pcpi_rs1[20]'.
Warning: picorv32.opentimer.sdc, 1775 set_output_delay not allowed on unknown port 'pcpi_rs1[21]'.
Warning: picorv32.opentimer.sdc, 1776 set_output_delay not allowed on unknown port 'pcpi_rs1[22]'.
Warning: picorv32.opentimer.sdc, 1777 set_output_delay not allowed on unknown port 'pcpi_rs1[23]'.
Warning: picorv32.opentimer.sdc, 1778 set_output_delay not allowed on unknown port 'pcpi_rs1[24]'.
Warning: picorv32.opentimer.sdc, 1779 set_output_delay not allowed on unknown port 'pcpi_rs1[25]'.
Warning: picorv32.opentimer.sdc, 1780 set_output_delay not allowed on unknown port 'pcpi_rs1[26]'.
Warning: picorv32.opentimer.sdc, 1781 set_output_delay not allowed on unknown port 'pcpi_rs1[27]'.
Warning: picorv32.opentimer.sdc, 1782 set_output_delay not allowed on unknown port 'pcpi_rs1[28]'.
Warning: picorv32.opentimer.sdc, 1783 set_output_delay not allowed on unknown port 'pcpi_rs1[29]'.
Warning: picorv32.opentimer.sdc, 1784 set_output_delay not allowed on unknown port 'pcpi_rs1[30]'.
Warning: picorv32.opentimer.sdc, 1785 set_output_delay not allowed on unknown port 'pcpi_rs1[31]'.
Warning: picorv32.opentimer.sdc, 1786 set_output_delay not allowed on unknown port 'pcpi_rs1[0]'.
Warning: picorv32.opentimer.sdc, 1787 set_output_delay not allowed on unknown port 'pcpi_rs1[1]'.
Warning: picorv32.opentimer.sdc, 1788 set_output_delay not allowed on unknown port 'pcpi_rs1[2]'.
Warning: picorv32.opentimer.sdc, 1789 set_output_delay not allowed on unknown port 'pcpi_rs1[3]'.
Warning: picorv32.opentimer.sdc, 1790 set_output_delay not allowed on unknown port 'pcpi_rs1[4]'.
Warning: picorv32.opentimer.sdc, 1791 set_output_delay not allowed on unknown port 'pcpi_rs1[5]'.
Warning: picorv32.opentimer.sdc, 1792 set_output_delay not allowed on unknown port 'pcpi_rs1[6]'.
Warning: picorv32.opentimer.sdc, 1793 set_output_delay not allowed on unknown port 'pcpi_rs1[7]'.
Warning: picorv32.opentimer.sdc, 1794 set_output_delay not allowed on unknown port 'pcpi_rs1[8]'.
Warning: picorv32.opentimer.sdc, 1795 set_output_delay not allowed on unknown port 'pcpi_rs1[9]'.
Warning: picorv32.opentimer.sdc, 1796 set_output_delay not allowed on unknown port 'pcpi_rs1[10]'.
Warning: picorv32.opentimer.sdc, 1797 set_output_delay not allowed on unknown port 'pcpi_rs1[11]'.
Warning: picorv32.opentimer.sdc, 1798 set_output_delay not allowed on unknown port 'pcpi_rs1[12]'.
Warning: picorv32.opentimer.sdc, 1799 set_output_delay not allowed on unknown port 'pcpi_rs1[13]'.
Warning: picorv32.opentimer.sdc, 1800 set_output_delay not allowed on unknown port 'pcpi_rs1[14]'.
Warning: picorv32.opentimer.sdc, 1801 set_output_delay not allowed on unknown port 'pcpi_rs1[15]'.
Warning: picorv32.opentimer.sdc, 1802 set_output_delay not allowed on unknown port 'pcpi_rs1[16]'.
Warning: picorv32.opentimer.sdc, 1803 set_output_delay not allowed on unknown port 'pcpi_rs1[17]'.
Warning: picorv32.opentimer.sdc, 1804 set_output_delay not allowed on unknown port 'pcpi_rs1[18]'.
Warning: picorv32.opentimer.sdc, 1805 set_output_delay not allowed on unknown port 'pcpi_rs1[19]'.
Warning: picorv32.opentimer.sdc, 1806 set_output_delay not allowed on unknown port 'pcpi_rs1[20]'.
Warning: picorv32.opentimer.sdc, 1807 set_output_delay not allowed on unknown port 'pcpi_rs1[21]'.
Warning: picorv32.opentimer.sdc, 1808 set_output_delay not allowed on unknown port 'pcpi_rs1[22]'.
Warning: picorv32.opentimer.sdc, 1809 set_output_delay not allowed on unknown port 'pcpi_rs1[23]'.
Warning: picorv32.opentimer.sdc, 1810 set_output_delay not allowed on unknown port 'pcpi_rs1[24]'.
Warning: picorv32.opentimer.sdc, 1811 set_output_delay not allowed on unknown port 'pcpi_rs1[25]'.
Warning: picorv32.opentimer.sdc, 1812 set_output_delay not allowed on unknown port 'pcpi_rs1[26]'.
Warning: picorv32.opentimer.sdc, 1813 set_output_delay not allowed on unknown port 'pcpi_rs1[27]'.
Warning: picorv32.opentimer.sdc, 1814 set_output_delay not allowed on unknown port 'pcpi_rs1[28]'.
Warning: picorv32.opentimer.sdc, 1815 set_output_delay not allowed on unknown port 'pcpi_rs1[29]'.
Warning: picorv32.opentimer.sdc, 1816 set_output_delay not allowed on unknown port 'pcpi_rs1[30]'.
Warning: picorv32.opentimer.sdc, 1817 set_output_delay not allowed on unknown port 'pcpi_rs1[31]'.
Warning: picorv32.opentimer.sdc, 1850 set_output_delay not allowed on unknown port 'pcpi_rs2[0]'.
Warning: picorv32.opentimer.sdc, 1851 set_output_delay not allowed on unknown port 'pcpi_rs2[1]'.
Warning: picorv32.opentimer.sdc, 1852 set_output_delay not allowed on unknown port 'pcpi_rs2[2]'.
Warning: picorv32.opentimer.sdc, 1853 set_output_delay not allowed on unknown port 'pcpi_rs2[3]'.
Warning: picorv32.opentimer.sdc, 1854 set_output_delay not allowed on unknown port 'pcpi_rs2[4]'.
Warning: picorv32.opentimer.sdc, 1855 set_output_delay not allowed on unknown port 'pcpi_rs2[5]'.
Warning: picorv32.opentimer.sdc, 1856 set_output_delay not allowed on unknown port 'pcpi_rs2[6]'.
Warning: picorv32.opentimer.sdc, 1857 set_output_delay not allowed on unknown port 'pcpi_rs2[7]'.
Warning: picorv32.opentimer.sdc, 1858 set_output_delay not allowed on unknown port 'pcpi_rs2[8]'.
Warning: picorv32.opentimer.sdc, 1859 set_output_delay not allowed on unknown port 'pcpi_rs2[9]'.
Warning: picorv32.opentimer.sdc, 1860 set_output_delay not allowed on unknown port 'pcpi_rs2[10]'.
Warning: picorv32.opentimer.sdc, 1861 set_output_delay not allowed on unknown port 'pcpi_rs2[11]'.
Warning: picorv32.opentimer.sdc, 1862 set_output_delay not allowed on unknown port 'pcpi_rs2[12]'.
Warning: picorv32.opentimer.sdc, 1863 set_output_delay not allowed on unknown port 'pcpi_rs2[13]'.
Warning: picorv32.opentimer.sdc, 1864 set_output_delay not allowed on unknown port 'pcpi_rs2[14]'.
Warning: picorv32.opentimer.sdc, 1865 set_output_delay not allowed on unknown port 'pcpi_rs2[15]'.
Warning: picorv32.opentimer.sdc, 1866 set_output_delay not allowed on unknown port 'pcpi_rs2[16]'.
Warning: picorv32.opentimer.sdc, 1867 set_output_delay not allowed on unknown port 'pcpi_rs2[17]'.
Warning: picorv32.opentimer.sdc, 1868 set_output_delay not allowed on unknown port 'pcpi_rs2[18]'.
Warning: picorv32.opentimer.sdc, 1869 set_output_delay not allowed on unknown port 'pcpi_rs2[19]'.
Warning: picorv32.opentimer.sdc, 1870 set_output_delay not allowed on unknown port 'pcpi_rs2[20]'.
Warning: picorv32.opentimer.sdc, 1871 set_output_delay not allowed on unknown port 'pcpi_rs2[21]'.
Warning: picorv32.opentimer.sdc, 1872 set_output_delay not allowed on unknown port 'pcpi_rs2[22]'.
Warning: picorv32.opentimer.sdc, 1873 set_output_delay not allowed on unknown port 'pcpi_rs2[23]'.
Warning: picorv32.opentimer.sdc, 1874 set_output_delay not allowed on unknown port 'pcpi_rs2[24]'.
Warning: picorv32.opentimer.sdc, 1875 set_output_delay not allowed on unknown port 'pcpi_rs2[25]'.
Warning: picorv32.opentimer.sdc, 1876 set_output_delay not allowed on unknown port 'pcpi_rs2[26]'.
Warning: picorv32.opentimer.sdc, 1877 set_output_delay not allowed on unknown port 'pcpi_rs2[27]'.
Warning: picorv32.opentimer.sdc, 1878 set_output_delay not allowed on unknown port 'pcpi_rs2[28]'.
Warning: picorv32.opentimer.sdc, 1879 set_output_delay not allowed on unknown port 'pcpi_rs2[29]'.
Warning: picorv32.opentimer.sdc, 1880 set_output_delay not allowed on unknown port 'pcpi_rs2[30]'.
Warning: picorv32.opentimer.sdc, 1881 set_output_delay not allowed on unknown port 'pcpi_rs2[31]'.
Warning: picorv32.opentimer.sdc, 1882 set_output_delay not allowed on unknown port 'pcpi_rs2[0]'.
Warning: picorv32.opentimer.sdc, 1883 set_output_delay not allowed on unknown port 'pcpi_rs2[1]'.
Warning: picorv32.opentimer.sdc, 1884 set_output_delay not allowed on unknown port 'pcpi_rs2[2]'.
Warning: picorv32.opentimer.sdc, 1885 set_output_delay not allowed on unknown port 'pcpi_rs2[3]'.
Warning: picorv32.opentimer.sdc, 1886 set_output_delay not allowed on unknown port 'pcpi_rs2[4]'.
Warning: picorv32.opentimer.sdc, 1887 set_output_delay not allowed on unknown port 'pcpi_rs2[5]'.
Warning: picorv32.opentimer.sdc, 1888 set_output_delay not allowed on unknown port 'pcpi_rs2[6]'.
Warning: picorv32.opentimer.sdc, 1889 set_output_delay not allowed on unknown port 'pcpi_rs2[7]'.
Warning: picorv32.opentimer.sdc, 1890 set_output_delay not allowed on unknown port 'pcpi_rs2[8]'.
Warning: picorv32.opentimer.sdc, 1891 set_output_delay not allowed on unknown port 'pcpi_rs2[9]'.
Warning: picorv32.opentimer.sdc, 1892 set_output_delay not allowed on unknown port 'pcpi_rs2[10]'.
Warning: picorv32.opentimer.sdc, 1893 set_output_delay not allowed on unknown port 'pcpi_rs2[11]'.
Warning: picorv32.opentimer.sdc, 1894 set_output_delay not allowed on unknown port 'pcpi_rs2[12]'.
Warning: picorv32.opentimer.sdc, 1895 set_output_delay not allowed on unknown port 'pcpi_rs2[13]'.
Warning: picorv32.opentimer.sdc, 1896 set_output_delay not allowed on unknown port 'pcpi_rs2[14]'.
Warning: picorv32.opentimer.sdc, 1897 set_output_delay not allowed on unknown port 'pcpi_rs2[15]'.
Warning: picorv32.opentimer.sdc, 1898 set_output_delay not allowed on unknown port 'pcpi_rs2[16]'.
Warning: picorv32.opentimer.sdc, 1899 set_output_delay not allowed on unknown port 'pcpi_rs2[17]'.
Warning: picorv32.opentimer.sdc, 1900 set_output_delay not allowed on unknown port 'pcpi_rs2[18]'.
Warning: picorv32.opentimer.sdc, 1901 set_output_delay not allowed on unknown port 'pcpi_rs2[19]'.
Warning: picorv32.opentimer.sdc, 1902 set_output_delay not allowed on unknown port 'pcpi_rs2[20]'.
Warning: picorv32.opentimer.sdc, 1903 set_output_delay not allowed on unknown port 'pcpi_rs2[21]'.
Warning: picorv32.opentimer.sdc, 1904 set_output_delay not allowed on unknown port 'pcpi_rs2[22]'.
Warning: picorv32.opentimer.sdc, 1905 set_output_delay not allowed on unknown port 'pcpi_rs2[23]'.
Warning: picorv32.opentimer.sdc, 1906 set_output_delay not allowed on unknown port 'pcpi_rs2[24]'.
Warning: picorv32.opentimer.sdc, 1907 set_output_delay not allowed on unknown port 'pcpi_rs2[25]'.
Warning: picorv32.opentimer.sdc, 1908 set_output_delay not allowed on unknown port 'pcpi_rs2[26]'.
Warning: picorv32.opentimer.sdc, 1909 set_output_delay not allowed on unknown port 'pcpi_rs2[27]'.
Warning: picorv32.opentimer.sdc, 1910 set_output_delay not allowed on unknown port 'pcpi_rs2[28]'.
Warning: picorv32.opentimer.sdc, 1911 set_output_delay not allowed on unknown port 'pcpi_rs2[29]'.
Warning: picorv32.opentimer.sdc, 1912 set_output_delay not allowed on unknown port 'pcpi_rs2[30]'.
Warning: picorv32.opentimer.sdc, 1913 set_output_delay not allowed on unknown port 'pcpi_rs2[31]'.
Warning: picorv32.opentimer.sdc, 1914 set_output_delay not allowed on unknown port 'pcpi_rs2[0]'.
Warning: picorv32.opentimer.sdc, 1915 set_output_delay not allowed on unknown port 'pcpi_rs2[1]'.
Warning: picorv32.opentimer.sdc, 1916 set_output_delay not allowed on unknown port 'pcpi_rs2[2]'.
Warning: picorv32.opentimer.sdc, 1917 set_output_delay not allowed on unknown port 'pcpi_rs2[3]'.
Warning: picorv32.opentimer.sdc, 1918 set_output_delay not allowed on unknown port 'pcpi_rs2[4]'.
Warning: picorv32.opentimer.sdc, 1919 set_output_delay not allowed on unknown port 'pcpi_rs2[5]'.
Warning: picorv32.opentimer.sdc, 1920 set_output_delay not allowed on unknown port 'pcpi_rs2[6]'.
Warning: picorv32.opentimer.sdc, 1921 set_output_delay not allowed on unknown port 'pcpi_rs2[7]'.
Warning: picorv32.opentimer.sdc, 1922 set_output_delay not allowed on unknown port 'pcpi_rs2[8]'.
Warning: picorv32.opentimer.sdc, 1923 set_output_delay not allowed on unknown port 'pcpi_rs2[9]'.
Warning: picorv32.opentimer.sdc, 1924 set_output_delay not allowed on unknown port 'pcpi_rs2[10]'.
Warning: picorv32.opentimer.sdc, 1925 set_output_delay not allowed on unknown port 'pcpi_rs2[11]'.
Warning: picorv32.opentimer.sdc, 1926 set_output_delay not allowed on unknown port 'pcpi_rs2[12]'.
Warning: picorv32.opentimer.sdc, 1927 set_output_delay not allowed on unknown port 'pcpi_rs2[13]'.
Warning: picorv32.opentimer.sdc, 1928 set_output_delay not allowed on unknown port 'pcpi_rs2[14]'.
Warning: picorv32.opentimer.sdc, 1929 set_output_delay not allowed on unknown port 'pcpi_rs2[15]'.
Warning: picorv32.opentimer.sdc, 1930 set_output_delay not allowed on unknown port 'pcpi_rs2[16]'.
Warning: picorv32.opentimer.sdc, 1931 set_output_delay not allowed on unknown port 'pcpi_rs2[17]'.
Warning: picorv32.opentimer.sdc, 1932 set_output_delay not allowed on unknown port 'pcpi_rs2[18]'.
Warning: picorv32.opentimer.sdc, 1933 set_output_delay not allowed on unknown port 'pcpi_rs2[19]'.
Warning: picorv32.opentimer.sdc, 1934 set_output_delay not allowed on unknown port 'pcpi_rs2[20]'.
Warning: picorv32.opentimer.sdc, 1935 set_output_delay not allowed on unknown port 'pcpi_rs2[21]'.
Warning: picorv32.opentimer.sdc, 1936 set_output_delay not allowed on unknown port 'pcpi_rs2[22]'.
Warning: picorv32.opentimer.sdc, 1937 set_output_delay not allowed on unknown port 'pcpi_rs2[23]'.
Warning: picorv32.opentimer.sdc, 1938 set_output_delay not allowed on unknown port 'pcpi_rs2[24]'.
Warning: picorv32.opentimer.sdc, 1939 set_output_delay not allowed on unknown port 'pcpi_rs2[25]'.
Warning: picorv32.opentimer.sdc, 1940 set_output_delay not allowed on unknown port 'pcpi_rs2[26]'.
Warning: picorv32.opentimer.sdc, 1941 set_output_delay not allowed on unknown port 'pcpi_rs2[27]'.
Warning: picorv32.opentimer.sdc, 1942 set_output_delay not allowed on unknown port 'pcpi_rs2[28]'.
Warning: picorv32.opentimer.sdc, 1943 set_output_delay not allowed on unknown port 'pcpi_rs2[29]'.
Warning: picorv32.opentimer.sdc, 1944 set_output_delay not allowed on unknown port 'pcpi_rs2[30]'.
Warning: picorv32.opentimer.sdc, 1945 set_output_delay not allowed on unknown port 'pcpi_rs2[31]'.
Warning: picorv32.opentimer.sdc, 1946 set_output_delay not allowed on unknown port 'pcpi_rs2[0]'.
Warning: picorv32.opentimer.sdc, 1947 set_output_delay not allowed on unknown port 'pcpi_rs2[1]'.
Warning: picorv32.opentimer.sdc, 1948 set_output_delay not allowed on unknown port 'pcpi_rs2[2]'.
Warning: picorv32.opentimer.sdc, 1949 set_output_delay not allowed on unknown port 'pcpi_rs2[3]'.
Warning: picorv32.opentimer.sdc, 1950 set_output_delay not allowed on unknown port 'pcpi_rs2[4]'.
Warning: picorv32.opentimer.sdc, 1951 set_output_delay not allowed on unknown port 'pcpi_rs2[5]'.
Warning: picorv32.opentimer.sdc, 1952 set_output_delay not allowed on unknown port 'pcpi_rs2[6]'.
Warning: picorv32.opentimer.sdc, 1953 set_output_delay not allowed on unknown port 'pcpi_rs2[7]'.
Warning: picorv32.opentimer.sdc, 1954 set_output_delay not allowed on unknown port 'pcpi_rs2[8]'.
Warning: picorv32.opentimer.sdc, 1955 set_output_delay not allowed on unknown port 'pcpi_rs2[9]'.
Warning: picorv32.opentimer.sdc, 1956 set_output_delay not allowed on unknown port 'pcpi_rs2[10]'.
Warning: picorv32.opentimer.sdc, 1957 set_output_delay not allowed on unknown port 'pcpi_rs2[11]'.
Warning: picorv32.opentimer.sdc, 1958 set_output_delay not allowed on unknown port 'pcpi_rs2[12]'.
Warning: picorv32.opentimer.sdc, 1959 set_output_delay not allowed on unknown port 'pcpi_rs2[13]'.
Warning: picorv32.opentimer.sdc, 1960 set_output_delay not allowed on unknown port 'pcpi_rs2[14]'.
Warning: picorv32.opentimer.sdc, 1961 set_output_delay not allowed on unknown port 'pcpi_rs2[15]'.
Warning: picorv32.opentimer.sdc, 1962 set_output_delay not allowed on unknown port 'pcpi_rs2[16]'.
Warning: picorv32.opentimer.sdc, 1963 set_output_delay not allowed on unknown port 'pcpi_rs2[17]'.
Warning: picorv32.opentimer.sdc, 1964 set_output_delay not allowed on unknown port 'pcpi_rs2[18]'.
Warning: picorv32.opentimer.sdc, 1965 set_output_delay not allowed on unknown port 'pcpi_rs2[19]'.
Warning: picorv32.opentimer.sdc, 1966 set_output_delay not allowed on unknown port 'pcpi_rs2[20]'.
Warning: picorv32.opentimer.sdc, 1967 set_output_delay not allowed on unknown port 'pcpi_rs2[21]'.
Warning: picorv32.opentimer.sdc, 1968 set_output_delay not allowed on unknown port 'pcpi_rs2[22]'.
Warning: picorv32.opentimer.sdc, 1969 set_output_delay not allowed on unknown port 'pcpi_rs2[23]'.
Warning: picorv32.opentimer.sdc, 1970 set_output_delay not allowed on unknown port 'pcpi_rs2[24]'.
Warning: picorv32.opentimer.sdc, 1971 set_output_delay not allowed on unknown port 'pcpi_rs2[25]'.
Warning: picorv32.opentimer.sdc, 1972 set_output_delay not allowed on unknown port 'pcpi_rs2[26]'.
Warning: picorv32.opentimer.sdc, 1973 set_output_delay not allowed on unknown port 'pcpi_rs2[27]'.
Warning: picorv32.opentimer.sdc, 1974 set_output_delay not allowed on unknown port 'pcpi_rs2[28]'.
Warning: picorv32.opentimer.sdc, 1975 set_output_delay not allowed on unknown port 'pcpi_rs2[29]'.
Warning: picorv32.opentimer.sdc, 1976 set_output_delay not allowed on unknown port 'pcpi_rs2[30]'.
Warning: picorv32.opentimer.sdc, 1977 set_output_delay not allowed on unknown port 'pcpi_rs2[31]'.
Warning: picorv32.opentimer.sdc, 2010 set_output_delay not allowed on unknown port 'eoi[0]'.
Warning: picorv32.opentimer.sdc, 2011 set_output_delay not allowed on unknown port 'eoi[1]'.
Warning: picorv32.opentimer.sdc, 2012 set_output_delay not allowed on unknown port 'eoi[2]'.
Warning: picorv32.opentimer.sdc, 2013 set_output_delay not allowed on unknown port 'eoi[3]'.
Warning: picorv32.opentimer.sdc, 2014 set_output_delay not allowed on unknown port 'eoi[4]'.
Warning: picorv32.opentimer.sdc, 2015 set_output_delay not allowed on unknown port 'eoi[5]'.
Warning: picorv32.opentimer.sdc, 2016 set_output_delay not allowed on unknown port 'eoi[6]'.
Warning: picorv32.opentimer.sdc, 2017 set_output_delay not allowed on unknown port 'eoi[7]'.
Warning: picorv32.opentimer.sdc, 2018 set_output_delay not allowed on unknown port 'eoi[8]'.
Warning: picorv32.opentimer.sdc, 2019 set_output_delay not allowed on unknown port 'eoi[9]'.
Warning: picorv32.opentimer.sdc, 2020 set_output_delay not allowed on unknown port 'eoi[10]'.
Warning: picorv32.opentimer.sdc, 2021 set_output_delay not allowed on unknown port 'eoi[11]'.
Warning: picorv32.opentimer.sdc, 2022 set_output_delay not allowed on unknown port 'eoi[12]'.
Warning: picorv32.opentimer.sdc, 2023 set_output_delay not allowed on unknown port 'eoi[13]'.
Warning: picorv32.opentimer.sdc, 2024 set_output_delay not allowed on unknown port 'eoi[14]'.
Warning: picorv32.opentimer.sdc, 2025 set_output_delay not allowed on unknown port 'eoi[15]'.
Warning: picorv32.opentimer.sdc, 2026 set_output_delay not allowed on unknown port 'eoi[16]'.
Warning: picorv32.opentimer.sdc, 2027 set_output_delay not allowed on unknown port 'eoi[17]'.
Warning: picorv32.opentimer.sdc, 2028 set_output_delay not allowed on unknown port 'eoi[18]'.
Warning: picorv32.opentimer.sdc, 2029 set_output_delay not allowed on unknown port 'eoi[19]'.
Warning: picorv32.opentimer.sdc, 2030 set_output_delay not allowed on unknown port 'eoi[20]'.
Warning: picorv32.opentimer.sdc, 2031 set_output_delay not allowed on unknown port 'eoi[21]'.
Warning: picorv32.opentimer.sdc, 2032 set_output_delay not allowed on unknown port 'eoi[22]'.
Warning: picorv32.opentimer.sdc, 2033 set_output_delay not allowed on unknown port 'eoi[23]'.
Warning: picorv32.opentimer.sdc, 2034 set_output_delay not allowed on unknown port 'eoi[24]'.
Warning: picorv32.opentimer.sdc, 2035 set_output_delay not allowed on unknown port 'eoi[25]'.
Warning: picorv32.opentimer.sdc, 2036 set_output_delay not allowed on unknown port 'eoi[26]'.
Warning: picorv32.opentimer.sdc, 2037 set_output_delay not allowed on unknown port 'eoi[27]'.
Warning: picorv32.opentimer.sdc, 2038 set_output_delay not allowed on unknown port 'eoi[28]'.
Warning: picorv32.opentimer.sdc, 2039 set_output_delay not allowed on unknown port 'eoi[29]'.
Warning: picorv32.opentimer.sdc, 2040 set_output_delay not allowed on unknown port 'eoi[30]'.
Warning: picorv32.opentimer.sdc, 2041 set_output_delay not allowed on unknown port 'eoi[31]'.
Warning: picorv32.opentimer.sdc, 2042 set_output_delay not allowed on unknown port 'eoi[0]'.
Warning: picorv32.opentimer.sdc, 2043 set_output_delay not allowed on unknown port 'eoi[1]'.
Warning: picorv32.opentimer.sdc, 2044 set_output_delay not allowed on unknown port 'eoi[2]'.
Warning: picorv32.opentimer.sdc, 2045 set_output_delay not allowed on unknown port 'eoi[3]'.
Warning: picorv32.opentimer.sdc, 2046 set_output_delay not allowed on unknown port 'eoi[4]'.
Warning: picorv32.opentimer.sdc, 2047 set_output_delay not allowed on unknown port 'eoi[5]'.
Warning: picorv32.opentimer.sdc, 2048 set_output_delay not allowed on unknown port 'eoi[6]'.
Warning: picorv32.opentimer.sdc, 2049 set_output_delay not allowed on unknown port 'eoi[7]'.
Warning: picorv32.opentimer.sdc, 2050 set_output_delay not allowed on unknown port 'eoi[8]'.
Warning: picorv32.opentimer.sdc, 2051 set_output_delay not allowed on unknown port 'eoi[9]'.
Warning: picorv32.opentimer.sdc, 2052 set_output_delay not allowed on unknown port 'eoi[10]'.
Warning: picorv32.opentimer.sdc, 2053 set_output_delay not allowed on unknown port 'eoi[11]'.
Warning: picorv32.opentimer.sdc, 2054 set_output_delay not allowed on unknown port 'eoi[12]'.
Warning: picorv32.opentimer.sdc, 2055 set_output_delay not allowed on unknown port 'eoi[13]'.
Warning: picorv32.opentimer.sdc, 2056 set_output_delay not allowed on unknown port 'eoi[14]'.
Warning: picorv32.opentimer.sdc, 2057 set_output_delay not allowed on unknown port 'eoi[15]'.
Warning: picorv32.opentimer.sdc, 2058 set_output_delay not allowed on unknown port 'eoi[16]'.
Warning: picorv32.opentimer.sdc, 2059 set_output_delay not allowed on unknown port 'eoi[17]'.
Warning: picorv32.opentimer.sdc, 2060 set_output_delay not allowed on unknown port 'eoi[18]'.
Warning: picorv32.opentimer.sdc, 2061 set_output_delay not allowed on unknown port 'eoi[19]'.
Warning: picorv32.opentimer.sdc, 2062 set_output_delay not allowed on unknown port 'eoi[20]'.
Warning: picorv32.opentimer.sdc, 2063 set_output_delay not allowed on unknown port 'eoi[21]'.
Warning: picorv32.opentimer.sdc, 2064 set_output_delay not allowed on unknown port 'eoi[22]'.
Warning: picorv32.opentimer.sdc, 2065 set_output_delay not allowed on unknown port 'eoi[23]'.
Warning: picorv32.opentimer.sdc, 2066 set_output_delay not allowed on unknown port 'eoi[24]'.
Warning: picorv32.opentimer.sdc, 2067 set_output_delay not allowed on unknown port 'eoi[25]'.
Warning: picorv32.opentimer.sdc, 2068 set_output_delay not allowed on unknown port 'eoi[26]'.
Warning: picorv32.opentimer.sdc, 2069 set_output_delay not allowed on unknown port 'eoi[27]'.
Warning: picorv32.opentimer.sdc, 2070 set_output_delay not allowed on unknown port 'eoi[28]'.
Warning: picorv32.opentimer.sdc, 2071 set_output_delay not allowed on unknown port 'eoi[29]'.
Warning: picorv32.opentimer.sdc, 2072 set_output_delay not allowed on unknown port 'eoi[30]'.
Warning: picorv32.opentimer.sdc, 2073 set_output_delay not allowed on unknown port 'eoi[31]'.
Warning: picorv32.opentimer.sdc, 2074 set_output_delay not allowed on unknown port 'eoi[0]'.
Warning: picorv32.opentimer.sdc, 2075 set_output_delay not allowed on unknown port 'eoi[1]'.
Warning: picorv32.opentimer.sdc, 2076 set_output_delay not allowed on unknown port 'eoi[2]'.
Warning: picorv32.opentimer.sdc, 2077 set_output_delay not allowed on unknown port 'eoi[3]'.
Warning: picorv32.opentimer.sdc, 2078 set_output_delay not allowed on unknown port 'eoi[4]'.
Warning: picorv32.opentimer.sdc, 2079 set_output_delay not allowed on unknown port 'eoi[5]'.
Warning: picorv32.opentimer.sdc, 2080 set_output_delay not allowed on unknown port 'eoi[6]'.
Warning: picorv32.opentimer.sdc, 2081 set_output_delay not allowed on unknown port 'eoi[7]'.
Warning: picorv32.opentimer.sdc, 2082 set_output_delay not allowed on unknown port 'eoi[8]'.
Warning: picorv32.opentimer.sdc, 2083 set_output_delay not allowed on unknown port 'eoi[9]'.
Warning: picorv32.opentimer.sdc, 2084 set_output_delay not allowed on unknown port 'eoi[10]'.
Warning: picorv32.opentimer.sdc, 2085 set_output_delay not allowed on unknown port 'eoi[11]'.
Warning: picorv32.opentimer.sdc, 2086 set_output_delay not allowed on unknown port 'eoi[12]'.
Warning: picorv32.opentimer.sdc, 2087 set_output_delay not allowed on unknown port 'eoi[13]'.
Warning: picorv32.opentimer.sdc, 2088 set_output_delay not allowed on unknown port 'eoi[14]'.
Warning: picorv32.opentimer.sdc, 2089 set_output_delay not allowed on unknown port 'eoi[15]'.
Warning: picorv32.opentimer.sdc, 2090 set_output_delay not allowed on unknown port 'eoi[16]'.
Warning: picorv32.opentimer.sdc, 2091 set_output_delay not allowed on unknown port 'eoi[17]'.
Warning: picorv32.opentimer.sdc, 2092 set_output_delay not allowed on unknown port 'eoi[18]'.
Warning: picorv32.opentimer.sdc, 2093 set_output_delay not allowed on unknown port 'eoi[19]'.
Warning: picorv32.opentimer.sdc, 2094 set_output_delay not allowed on unknown port 'eoi[20]'.
Warning: picorv32.opentimer.sdc, 2095 set_output_delay not allowed on unknown port 'eoi[21]'.
Warning: picorv32.opentimer.sdc, 2096 set_output_delay not allowed on unknown port 'eoi[22]'.
Warning: picorv32.opentimer.sdc, 2097 set_output_delay not allowed on unknown port 'eoi[23]'.
Warning: picorv32.opentimer.sdc, 2098 set_output_delay not allowed on unknown port 'eoi[24]'.
Warning: picorv32.opentimer.sdc, 2099 set_output_delay not allowed on unknown port 'eoi[25]'.
Warning: picorv32.opentimer.sdc, 2100 set_output_delay not allowed on unknown port 'eoi[26]'.
Warning: picorv32.opentimer.sdc, 2101 set_output_delay not allowed on unknown port 'eoi[27]'.
Warning: picorv32.opentimer.sdc, 2102 set_output_delay not allowed on unknown port 'eoi[28]'.
Warning: picorv32.opentimer.sdc, 2103 set_output_delay not allowed on unknown port 'eoi[29]'.
Warning: picorv32.opentimer.sdc, 2104 set_output_delay not allowed on unknown port 'eoi[30]'.
Warning: picorv32.opentimer.sdc, 2105 set_output_delay not allowed on unknown port 'eoi[31]'.
Warning: picorv32.opentimer.sdc, 2106 set_output_delay not allowed on unknown port 'eoi[0]'.
Warning: picorv32.opentimer.sdc, 2107 set_output_delay not allowed on unknown port 'eoi[1]'.
Warning: picorv32.opentimer.sdc, 2108 set_output_delay not allowed on unknown port 'eoi[2]'.
Warning: picorv32.opentimer.sdc, 2109 set_output_delay not allowed on unknown port 'eoi[3]'.
Warning: picorv32.opentimer.sdc, 2110 set_output_delay not allowed on unknown port 'eoi[4]'.
Warning: picorv32.opentimer.sdc, 2111 set_output_delay not allowed on unknown port 'eoi[5]'.
Warning: picorv32.opentimer.sdc, 2112 set_output_delay not allowed on unknown port 'eoi[6]'.
Warning: picorv32.opentimer.sdc, 2113 set_output_delay not allowed on unknown port 'eoi[7]'.
Warning: picorv32.opentimer.sdc, 2114 set_output_delay not allowed on unknown port 'eoi[8]'.
Warning: picorv32.opentimer.sdc, 2115 set_output_delay not allowed on unknown port 'eoi[9]'.
Warning: picorv32.opentimer.sdc, 2116 set_output_delay not allowed on unknown port 'eoi[10]'.
Warning: picorv32.opentimer.sdc, 2117 set_output_delay not allowed on unknown port 'eoi[11]'.
Warning: picorv32.opentimer.sdc, 2118 set_output_delay not allowed on unknown port 'eoi[12]'.
Warning: picorv32.opentimer.sdc, 2119 set_output_delay not allowed on unknown port 'eoi[13]'.
Warning: picorv32.opentimer.sdc, 2120 set_output_delay not allowed on unknown port 'eoi[14]'.
Warning: picorv32.opentimer.sdc, 2121 set_output_delay not allowed on unknown port 'eoi[15]'.
Warning: picorv32.opentimer.sdc, 2122 set_output_delay not allowed on unknown port 'eoi[16]'.
Warning: picorv32.opentimer.sdc, 2123 set_output_delay not allowed on unknown port 'eoi[17]'.
Warning: picorv32.opentimer.sdc, 2124 set_output_delay not allowed on unknown port 'eoi[18]'.
Warning: picorv32.opentimer.sdc, 2125 set_output_delay not allowed on unknown port 'eoi[19]'.
Warning: picorv32.opentimer.sdc, 2126 set_output_delay not allowed on unknown port 'eoi[20]'.
Warning: picorv32.opentimer.sdc, 2127 set_output_delay not allowed on unknown port 'eoi[21]'.
Warning: picorv32.opentimer.sdc, 2128 set_output_delay not allowed on unknown port 'eoi[22]'.
Warning: picorv32.opentimer.sdc, 2129 set_output_delay not allowed on unknown port 'eoi[23]'.
Warning: picorv32.opentimer.sdc, 2130 set_output_delay not allowed on unknown port 'eoi[24]'.
Warning: picorv32.opentimer.sdc, 2131 set_output_delay not allowed on unknown port 'eoi[25]'.
Warning: picorv32.opentimer.sdc, 2132 set_output_delay not allowed on unknown port 'eoi[26]'.
Warning: picorv32.opentimer.sdc, 2133 set_output_delay not allowed on unknown port 'eoi[27]'.
Warning: picorv32.opentimer.sdc, 2134 set_output_delay not allowed on unknown port 'eoi[28]'.
Warning: picorv32.opentimer.sdc, 2135 set_output_delay not allowed on unknown port 'eoi[29]'.
Warning: picorv32.opentimer.sdc, 2136 set_output_delay not allowed on unknown port 'eoi[30]'.
Warning: picorv32.opentimer.sdc, 2137 set_output_delay not allowed on unknown port 'eoi[31]'.
Warning: picorv32.opentimer.sdc, 2175 set_output_delay not allowed on unknown port 'trace_data[0]'.
Warning: picorv32.opentimer.sdc, 2176 set_output_delay not allowed on unknown port 'trace_data[1]'.
Warning: picorv32.opentimer.sdc, 2177 set_output_delay not allowed on unknown port 'trace_data[2]'.
Warning: picorv32.opentimer.sdc, 2178 set_output_delay not allowed on unknown port 'trace_data[3]'.
Warning: picorv32.opentimer.sdc, 2179 set_output_delay not allowed on unknown port 'trace_data[4]'.
Warning: picorv32.opentimer.sdc, 2180 set_output_delay not allowed on unknown port 'trace_data[5]'.
Warning: picorv32.opentimer.sdc, 2181 set_output_delay not allowed on unknown port 'trace_data[6]'.
Warning: picorv32.opentimer.sdc, 2182 set_output_delay not allowed on unknown port 'trace_data[7]'.
Warning: picorv32.opentimer.sdc, 2183 set_output_delay not allowed on unknown port 'trace_data[8]'.
Warning: picorv32.opentimer.sdc, 2184 set_output_delay not allowed on unknown port 'trace_data[9]'.
Warning: picorv32.opentimer.sdc, 2185 set_output_delay not allowed on unknown port 'trace_data[10]'.
Warning: picorv32.opentimer.sdc, 2186 set_output_delay not allowed on unknown port 'trace_data[11]'.
Warning: picorv32.opentimer.sdc, 2187 set_output_delay not allowed on unknown port 'trace_data[12]'.
Warning: picorv32.opentimer.sdc, 2188 set_output_delay not allowed on unknown port 'trace_data[13]'.
Warning: picorv32.opentimer.sdc, 2189 set_output_delay not allowed on unknown port 'trace_data[14]'.
Warning: picorv32.opentimer.sdc, 2190 set_output_delay not allowed on unknown port 'trace_data[15]'.
Warning: picorv32.opentimer.sdc, 2191 set_output_delay not allowed on unknown port 'trace_data[16]'.
Warning: picorv32.opentimer.sdc, 2192 set_output_delay not allowed on unknown port 'trace_data[17]'.
Warning: picorv32.opentimer.sdc, 2193 set_output_delay not allowed on unknown port 'trace_data[18]'.
Warning: picorv32.opentimer.sdc, 2194 set_output_delay not allowed on unknown port 'trace_data[19]'.
Warning: picorv32.opentimer.sdc, 2195 set_output_delay not allowed on unknown port 'trace_data[20]'.
Warning: picorv32.opentimer.sdc, 2196 set_output_delay not allowed on unknown port 'trace_data[21]'.
Warning: picorv32.opentimer.sdc, 2197 set_output_delay not allowed on unknown port 'trace_data[22]'.
Warning: picorv32.opentimer.sdc, 2198 set_output_delay not allowed on unknown port 'trace_data[23]'.
Warning: picorv32.opentimer.sdc, 2199 set_output_delay not allowed on unknown port 'trace_data[24]'.
Warning: picorv32.opentimer.sdc, 2200 set_output_delay not allowed on unknown port 'trace_data[25]'.
Warning: picorv32.opentimer.sdc, 2201 set_output_delay not allowed on unknown port 'trace_data[26]'.
Warning: picorv32.opentimer.sdc, 2202 set_output_delay not allowed on unknown port 'trace_data[27]'.
Warning: picorv32.opentimer.sdc, 2203 set_output_delay not allowed on unknown port 'trace_data[28]'.
Warning: picorv32.opentimer.sdc, 2204 set_output_delay not allowed on unknown port 'trace_data[29]'.
Warning: picorv32.opentimer.sdc, 2205 set_output_delay not allowed on unknown port 'trace_data[30]'.
Warning: picorv32.opentimer.sdc, 2206 set_output_delay not allowed on unknown port 'trace_data[31]'.
Warning: picorv32.opentimer.sdc, 2207 set_output_delay not allowed on unknown port 'trace_data[32]'.
Warning: picorv32.opentimer.sdc, 2208 set_output_delay not allowed on unknown port 'trace_data[33]'.
Warning: picorv32.opentimer.sdc, 2209 set_output_delay not allowed on unknown port 'trace_data[34]'.
Warning: picorv32.opentimer.sdc, 2210 set_output_delay not allowed on unknown port 'trace_data[35]'.
Warning: picorv32.opentimer.sdc, 2211 set_output_delay not allowed on unknown port 'trace_data[0]'.
Warning: picorv32.opentimer.sdc, 2212 set_output_delay not allowed on unknown port 'trace_data[1]'.
Warning: picorv32.opentimer.sdc, 2213 set_output_delay not allowed on unknown port 'trace_data[2]'.
Warning: picorv32.opentimer.sdc, 2214 set_output_delay not allowed on unknown port 'trace_data[3]'.
Warning: picorv32.opentimer.sdc, 2215 set_output_delay not allowed on unknown port 'trace_data[4]'.
Warning: picorv32.opentimer.sdc, 2216 set_output_delay not allowed on unknown port 'trace_data[5]'.
Warning: picorv32.opentimer.sdc, 2217 set_output_delay not allowed on unknown port 'trace_data[6]'.
Warning: picorv32.opentimer.sdc, 2218 set_output_delay not allowed on unknown port 'trace_data[7]'.
Warning: picorv32.opentimer.sdc, 2219 set_output_delay not allowed on unknown port 'trace_data[8]'.
Warning: picorv32.opentimer.sdc, 2220 set_output_delay not allowed on unknown port 'trace_data[9]'.
Warning: picorv32.opentimer.sdc, 2221 set_output_delay not allowed on unknown port 'trace_data[10]'.
Warning: picorv32.opentimer.sdc, 2222 set_output_delay not allowed on unknown port 'trace_data[11]'.
Warning: picorv32.opentimer.sdc, 2223 set_output_delay not allowed on unknown port 'trace_data[12]'.
Warning: picorv32.opentimer.sdc, 2224 set_output_delay not allowed on unknown port 'trace_data[13]'.
Warning: picorv32.opentimer.sdc, 2225 set_output_delay not allowed on unknown port 'trace_data[14]'.
Warning: picorv32.opentimer.sdc, 2226 set_output_delay not allowed on unknown port 'trace_data[15]'.
Warning: picorv32.opentimer.sdc, 2227 set_output_delay not allowed on unknown port 'trace_data[16]'.
Warning: picorv32.opentimer.sdc, 2228 set_output_delay not allowed on unknown port 'trace_data[17]'.
Warning: picorv32.opentimer.sdc, 2229 set_output_delay not allowed on unknown port 'trace_data[18]'.
Warning: picorv32.opentimer.sdc, 2230 set_output_delay not allowed on unknown port 'trace_data[19]'.
Warning: picorv32.opentimer.sdc, 2231 set_output_delay not allowed on unknown port 'trace_data[20]'.
Warning: picorv32.opentimer.sdc, 2232 set_output_delay not allowed on unknown port 'trace_data[21]'.
Warning: picorv32.opentimer.sdc, 2233 set_output_delay not allowed on unknown port 'trace_data[22]'.
Warning: picorv32.opentimer.sdc, 2234 set_output_delay not allowed on unknown port 'trace_data[23]'.
Warning: picorv32.opentimer.sdc, 2235 set_output_delay not allowed on unknown port 'trace_data[24]'.
Warning: picorv32.opentimer.sdc, 2236 set_output_delay not allowed on unknown port 'trace_data[25]'.
Warning: picorv32.opentimer.sdc, 2237 set_output_delay not allowed on unknown port 'trace_data[26]'.
Warning: picorv32.opentimer.sdc, 2238 set_output_delay not allowed on unknown port 'trace_data[27]'.
Warning: picorv32.opentimer.sdc, 2239 set_output_delay not allowed on unknown port 'trace_data[28]'.
Warning: picorv32.opentimer.sdc, 2240 set_output_delay not allowed on unknown port 'trace_data[29]'.
Warning: picorv32.opentimer.sdc, 2241 set_output_delay not allowed on unknown port 'trace_data[30]'.
Warning: picorv32.opentimer.sdc, 2242 set_output_delay not allowed on unknown port 'trace_data[31]'.
Warning: picorv32.opentimer.sdc, 2243 set_output_delay not allowed on unknown port 'trace_data[32]'.
Warning: picorv32.opentimer.sdc, 2244 set_output_delay not allowed on unknown port 'trace_data[33]'.
Warning: picorv32.opentimer.sdc, 2245 set_output_delay not allowed on unknown port 'trace_data[34]'.
Warning: picorv32.opentimer.sdc, 2246 set_output_delay not allowed on unknown port 'trace_data[35]'.
Warning: picorv32.opentimer.sdc, 2247 set_output_delay not allowed on unknown port 'trace_data[0]'.
Warning: picorv32.opentimer.sdc, 2248 set_output_delay not allowed on unknown port 'trace_data[1]'.
Warning: picorv32.opentimer.sdc, 2249 set_output_delay not allowed on unknown port 'trace_data[2]'.
Warning: picorv32.opentimer.sdc, 2250 set_output_delay not allowed on unknown port 'trace_data[3]'.
Warning: picorv32.opentimer.sdc, 2251 set_output_delay not allowed on unknown port 'trace_data[4]'.
Warning: picorv32.opentimer.sdc, 2252 set_output_delay not allowed on unknown port 'trace_data[5]'.
Warning: picorv32.opentimer.sdc, 2253 set_output_delay not allowed on unknown port 'trace_data[6]'.
Warning: picorv32.opentimer.sdc, 2254 set_output_delay not allowed on unknown port 'trace_data[7]'.
Warning: picorv32.opentimer.sdc, 2255 set_output_delay not allowed on unknown port 'trace_data[8]'.
Warning: picorv32.opentimer.sdc, 2256 set_output_delay not allowed on unknown port 'trace_data[9]'.
Warning: picorv32.opentimer.sdc, 2257 set_output_delay not allowed on unknown port 'trace_data[10]'.
Warning: picorv32.opentimer.sdc, 2258 set_output_delay not allowed on unknown port 'trace_data[11]'.
Warning: picorv32.opentimer.sdc, 2259 set_output_delay not allowed on unknown port 'trace_data[12]'.
Warning: picorv32.opentimer.sdc, 2260 set_output_delay not allowed on unknown port 'trace_data[13]'.
Warning: picorv32.opentimer.sdc, 2261 set_output_delay not allowed on unknown port 'trace_data[14]'.
Warning: picorv32.opentimer.sdc, 2262 set_output_delay not allowed on unknown port 'trace_data[15]'.
Warning: picorv32.opentimer.sdc, 2263 set_output_delay not allowed on unknown port 'trace_data[16]'.
Warning: picorv32.opentimer.sdc, 2264 set_output_delay not allowed on unknown port 'trace_data[17]'.
Warning: picorv32.opentimer.sdc, 2265 set_output_delay not allowed on unknown port 'trace_data[18]'.
Warning: picorv32.opentimer.sdc, 2266 set_output_delay not allowed on unknown port 'trace_data[19]'.
Warning: picorv32.opentimer.sdc, 2267 set_output_delay not allowed on unknown port 'trace_data[20]'.
Warning: picorv32.opentimer.sdc, 2268 set_output_delay not allowed on unknown port 'trace_data[21]'.
Warning: picorv32.opentimer.sdc, 2269 set_output_delay not allowed on unknown port 'trace_data[22]'.
Warning: picorv32.opentimer.sdc, 2270 set_output_delay not allowed on unknown port 'trace_data[23]'.
Warning: picorv32.opentimer.sdc, 2271 set_output_delay not allowed on unknown port 'trace_data[24]'.
Warning: picorv32.opentimer.sdc, 2272 set_output_delay not allowed on unknown port 'trace_data[25]'.
Warning: picorv32.opentimer.sdc, 2273 set_output_delay not allowed on unknown port 'trace_data[26]'.
Warning: picorv32.opentimer.sdc, 2274 set_output_delay not allowed on unknown port 'trace_data[27]'.
Warning: picorv32.opentimer.sdc, 2275 set_output_delay not allowed on unknown port 'trace_data[28]'.
Warning: picorv32.opentimer.sdc, 2276 set_output_delay not allowed on unknown port 'trace_data[29]'.
Warning: picorv32.opentimer.sdc, 2277 set_output_delay not allowed on unknown port 'trace_data[30]'.
Warning: picorv32.opentimer.sdc, 2278 set_output_delay not allowed on unknown port 'trace_data[31]'.
Warning: picorv32.opentimer.sdc, 2279 set_output_delay not allowed on unknown port 'trace_data[32]'.
Warning: picorv32.opentimer.sdc, 2280 set_output_delay not allowed on unknown port 'trace_data[33]'.
Warning: picorv32.opentimer.sdc, 2281 set_output_delay not allowed on unknown port 'trace_data[34]'.
Warning: picorv32.opentimer.sdc, 2282 set_output_delay not allowed on unknown port 'trace_data[35]'.
Warning: picorv32.opentimer.sdc, 2283 set_output_delay not allowed on unknown port 'trace_data[0]'.
Warning: picorv32.opentimer.sdc, 2284 set_output_delay not allowed on unknown port 'trace_data[1]'.
Warning: picorv32.opentimer.sdc, 2285 set_output_delay not allowed on unknown port 'trace_data[2]'.
Warning: picorv32.opentimer.sdc, 2286 set_output_delay not allowed on unknown port 'trace_data[3]'.
Warning: picorv32.opentimer.sdc, 2287 set_output_delay not allowed on unknown port 'trace_data[4]'.
Warning: picorv32.opentimer.sdc, 2288 set_output_delay not allowed on unknown port 'trace_data[5]'.
Warning: picorv32.opentimer.sdc, 2289 set_output_delay not allowed on unknown port 'trace_data[6]'.
Warning: picorv32.opentimer.sdc, 2290 set_output_delay not allowed on unknown port 'trace_data[7]'.
Warning: picorv32.opentimer.sdc, 2291 set_output_delay not allowed on unknown port 'trace_data[8]'.
Warning: picorv32.opentimer.sdc, 2292 set_output_delay not allowed on unknown port 'trace_data[9]'.
Warning: picorv32.opentimer.sdc, 2293 set_output_delay not allowed on unknown port 'trace_data[10]'.
Warning: picorv32.opentimer.sdc, 2294 set_output_delay not allowed on unknown port 'trace_data[11]'.
Warning: picorv32.opentimer.sdc, 2295 set_output_delay not allowed on unknown port 'trace_data[12]'.
Warning: picorv32.opentimer.sdc, 2296 set_output_delay not allowed on unknown port 'trace_data[13]'.
Warning: picorv32.opentimer.sdc, 2297 set_output_delay not allowed on unknown port 'trace_data[14]'.
Warning: picorv32.opentimer.sdc, 2298 set_output_delay not allowed on unknown port 'trace_data[15]'.
Warning: picorv32.opentimer.sdc, 2299 set_output_delay not allowed on unknown port 'trace_data[16]'.
Warning: picorv32.opentimer.sdc, 2300 set_output_delay not allowed on unknown port 'trace_data[17]'.
Warning: picorv32.opentimer.sdc, 2301 set_output_delay not allowed on unknown port 'trace_data[18]'.
Warning: picorv32.opentimer.sdc, 2302 set_output_delay not allowed on unknown port 'trace_data[19]'.
Warning: picorv32.opentimer.sdc, 2303 set_output_delay not allowed on unknown port 'trace_data[20]'.
Warning: picorv32.opentimer.sdc, 2304 set_output_delay not allowed on unknown port 'trace_data[21]'.
Warning: picorv32.opentimer.sdc, 2305 set_output_delay not allowed on unknown port 'trace_data[22]'.
Warning: picorv32.opentimer.sdc, 2306 set_output_delay not allowed on unknown port 'trace_data[23]'.
Warning: picorv32.opentimer.sdc, 2307 set_output_delay not allowed on unknown port 'trace_data[24]'.
Warning: picorv32.opentimer.sdc, 2308 set_output_delay not allowed on unknown port 'trace_data[25]'.
Warning: picorv32.opentimer.sdc, 2309 set_output_delay not allowed on unknown port 'trace_data[26]'.
Warning: picorv32.opentimer.sdc, 2310 set_output_delay not allowed on unknown port 'trace_data[27]'.
Warning: picorv32.opentimer.sdc, 2311 set_output_delay not allowed on unknown port 'trace_data[28]'.
Warning: picorv32.opentimer.sdc, 2312 set_output_delay not allowed on unknown port 'trace_data[29]'.
Warning: picorv32.opentimer.sdc, 2313 set_output_delay not allowed on unknown port 'trace_data[30]'.
Warning: picorv32.opentimer.sdc, 2314 set_output_delay not allowed on unknown port 'trace_data[31]'.
Warning: picorv32.opentimer.sdc, 2315 set_output_delay not allowed on unknown port 'trace_data[32]'.
Warning: picorv32.opentimer.sdc, 2316 set_output_delay not allowed on unknown port 'trace_data[33]'.
Warning: picorv32.opentimer.sdc, 2317 set_output_delay not allowed on unknown port 'trace_data[34]'.
Warning: picorv32.opentimer.sdc, 2318 set_output_delay not allowed on unknown port 'trace_data[35]'.
0
read_parasitics /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/synthesis/picorv32.prelayout.spef
Warning: /home/kunalg/Desktop/work/tools/vsdflow/outdir_picorv32/synthesis/picorv32.prelayout.spef, line 15 syntax error, unexpected $end.
0
report_checks -group_count 10000 -unique_paths_to_endpoint -format full_clock_expanded
Startpoint: resetn (input port clocked by clk)
Endpoint: mem_la_write (output port clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.94       3.31 v BUFX2_1505/Y (BUFX2)                
      0.00       3.31 v mem_la_write (out)                  
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock network delay (propagated)    
      0.00       2.00   clock reconvergence pessimism       
     -1.00       1.00   output external delay               
                 1.00   data required time                  
---------------------------------------------------------------
                 1.00   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -2.31   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: mem_la_read (output port clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1288/Y (BUFX2)                
      0.12       2.06 v NOR2X1_66/Y (NOR2X1)                
      0.90       2.96 v BUFX2_1472/Y (BUFX2)                
      0.00       2.96 v mem_la_read (out)                   
                 2.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock network delay (propagated)    
      0.00       2.00   clock reconvergence pessimism       
     -1.00       1.00   output external delay               
                 1.00   data required time                  
---------------------------------------------------------------
                 1.00   data required time                  
                -2.96   data arrival time                   
---------------------------------------------------------------
                -1.96   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_17 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_475/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_459/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_17/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_17/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_17/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.36   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_18 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_476/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_461/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_18/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_18/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_18/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.36   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_19 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_477/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_463/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_19/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_19/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_19/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.36   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_20 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_478/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_465/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_20/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_20/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_20/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.36   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_21 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_475/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_467/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_21/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_21/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_21/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.36   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_22 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_476/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_469/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_22/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_22/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_22/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.36   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_29 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_475/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_483/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_29/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_29/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_29/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.36   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_30 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_476/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_485/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_30/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_30/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_30/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.36   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_31 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_477/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_487/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_31/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_31/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_31/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.36   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_32 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_478/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_489/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_32/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_32/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_32/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.36   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_28 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_478/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_481/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_28/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_28/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.36   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_15 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_477/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_455/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_15/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_15/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_15/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.32   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_13 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_475/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_451/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_13/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_13/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_13/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.32   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_14 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_476/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_453/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_14/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_14/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_14/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.32   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_16 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_478/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_457/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_16/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_16/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_16/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.32   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_23 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_477/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_471/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_23/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_23/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_23/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.32   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_25 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_475/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_475/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_25/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_25/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_25/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.32   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_26 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_476/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_477/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_26/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_26/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_26/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.32   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_27 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_477/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_479/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_27/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_27/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_27/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.32   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_24 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.11       3.74 ^ INVX1_331/Y (INVX1)                 
      0.16       3.91 ^ BUFX2_478/Y (BUFX2)                 
      0.05       3.96 v OAI21X1_473/Y (OAI21X1)             
      0.00       3.96 v DFFPOSX1_24/D (DFFPOSX1)            
                 3.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_24/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_24/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.96   data arrival time                   
---------------------------------------------------------------
                -1.32   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_97 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.20       3.72 ^ BUFX2_1327/Y (BUFX2)                
      0.06       3.78 v OAI21X1_3098/Y (OAI21X1)            
      0.00       3.78 v DFFPOSX1_97/D (DFFPOSX1)            
                 3.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_97/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_97/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.78   data arrival time                   
---------------------------------------------------------------
                -1.18   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_98 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.20       3.72 ^ BUFX2_1328/Y (BUFX2)                
      0.06       3.78 v OAI21X1_3100/Y (OAI21X1)            
      0.00       3.78 v DFFPOSX1_98/D (DFFPOSX1)            
                 3.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_98/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_98/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.78   data arrival time                   
---------------------------------------------------------------
                -1.18   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1137 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.20       3.71 ^ BUFX2_232/Y (BUFX2)                 
      0.06       3.78 v OAI21X1_4126/Y (OAI21X1)            
      0.00       3.78 v DFFPOSX1_1137/D (DFFPOSX1)          
                 3.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_41/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1137/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.78   data arrival time                   
---------------------------------------------------------------
                -1.18   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1138 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.20       3.71 ^ BUFX2_233/Y (BUFX2)                 
      0.06       3.78 v OAI21X1_4128/Y (OAI21X1)            
      0.00       3.78 v DFFPOSX1_1138/D (DFFPOSX1)          
                 3.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_42/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1138/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.78   data arrival time                   
---------------------------------------------------------------
                -1.18   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1169 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.20       3.71 ^ BUFX2_666/Y (BUFX2)                 
      0.06       3.78 v OAI21X1_3870/Y (OAI21X1)            
      0.00       3.78 v DFFPOSX1_1169/D (DFFPOSX1)          
                 3.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_73/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1169/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.78   data arrival time                   
---------------------------------------------------------------
                -1.18   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1170 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.20       3.71 ^ BUFX2_667/Y (BUFX2)                 
      0.06       3.78 v OAI21X1_3872/Y (OAI21X1)            
      0.00       3.78 v DFFPOSX1_1170/D (DFFPOSX1)          
                 3.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_74/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1170/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.78   data arrival time                   
---------------------------------------------------------------
                -1.18   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_107 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.20       3.72 ^ BUFX2_1327/Y (BUFX2)                
      0.05       3.77 v OAI21X1_3118/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_107/D (DFFPOSX1)           
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_107/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_107/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_108 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.20       3.72 ^ BUFX2_1328/Y (BUFX2)                
      0.05       3.77 v OAI21X1_3120/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_108/D (DFFPOSX1)           
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_108/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_108/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_117 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.20       3.72 ^ BUFX2_1327/Y (BUFX2)                
      0.05       3.77 v OAI21X1_3138/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_117/D (DFFPOSX1)           
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_117/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_117/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_118 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.20       3.72 ^ BUFX2_1328/Y (BUFX2)                
      0.05       3.77 v OAI21X1_3140/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_118/D (DFFPOSX1)           
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_118/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_118/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_127 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.20       3.72 ^ BUFX2_1327/Y (BUFX2)                
      0.05       3.77 v OAI21X1_3158/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_127/D (DFFPOSX1)           
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_127/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_127/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_128 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.20       3.72 ^ BUFX2_1328/Y (BUFX2)                
      0.05       3.77 v OAI21X1_3160/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_128/D (DFFPOSX1)           
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_128/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_128/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_8 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.18       3.64 v BUFX2_195/Y (BUFX2)                 
      0.07       3.72 ^ NOR2X1_257/Y (NOR2X1)               
      0.05       3.77 v AOI21X1_60/Y (AOI21X1)              
      0.00       3.77 v DFFPOSX1_8/D (DFFPOSX1)             
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_8/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_8/CLK (DFFPOSX1)           
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_10 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.18       3.64 v BUFX2_195/Y (BUFX2)                 
      0.07       3.72 ^ NOR2X1_259/Y (NOR2X1)               
      0.05       3.77 v AOI21X1_62/Y (AOI21X1)              
      0.00       3.77 v DFFPOSX1_10/D (DFFPOSX1)            
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_10/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_10/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1068 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.20       3.70 ^ BUFX2_450/Y (BUFX2)                 
      0.06       3.76 v OAI21X1_2874/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_1068/D (DFFPOSX1)          
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_109/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1068/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1069 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.20       3.70 ^ BUFX2_451/Y (BUFX2)                 
      0.06       3.76 v OAI21X1_2876/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_1069/D (DFFPOSX1)          
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_110/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1069/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1147 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.20       3.71 ^ BUFX2_232/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_4146/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1147/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_51/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1147/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1148 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.20       3.71 ^ BUFX2_233/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_4148/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1148/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_52/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1148/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1157 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.20       3.71 ^ BUFX2_232/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_4166/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1157/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_61/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1157/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1158 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.20       3.71 ^ BUFX2_233/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_4168/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1158/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_62/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1158/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1162 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.20       3.71 ^ BUFX2_232/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_4176/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1162/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_66/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1162/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1179 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.20       3.71 ^ BUFX2_666/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_3890/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1179/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_83/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1179/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1180 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.20       3.71 ^ BUFX2_667/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_3892/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1180/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_84/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1180/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1184 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.20       3.71 ^ BUFX2_666/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_3900/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1184/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_88/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1184/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1190 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.20       3.71 ^ BUFX2_667/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_3912/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1190/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_94/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1190/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1194 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.20       3.71 ^ BUFX2_666/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_3920/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1194/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_98/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1194/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1195 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.20       3.71 ^ BUFX2_667/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_3922/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1195/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_99/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1195/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_99 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1329/Y (BUFX2)                
      0.06       3.76 v OAI21X1_3102/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_99/D (DFFPOSX1)            
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_99/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_99/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1135 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_235/Y (BUFX2)                 
      0.06       3.76 v OAI21X1_4122/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_1135/D (DFFPOSX1)          
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1135/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1136 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_236/Y (BUFX2)                 
      0.06       3.76 v OAI21X1_4124/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_1136/D (DFFPOSX1)          
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_40/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1136/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1168 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_670/Y (BUFX2)                 
      0.06       3.76 v OAI21X1_3868/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_1168/D (DFFPOSX1)          
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_72/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1168/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1139 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_234/Y (BUFX2)                 
      0.06       3.76 v OAI21X1_4130/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_1139/D (DFFPOSX1)          
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_43/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1139/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1171 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_668/Y (BUFX2)                 
      0.06       3.76 v OAI21X1_3874/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_1171/D (DFFPOSX1)          
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_75/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1171/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_614 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.21       1.56 ^ BUFX2_1188/Y (BUFX2)                
      0.20       1.76 v OAI21X1_2193/Y (OAI21X1)            
      0.22       1.98 ^ INVX1_868/Y (INVX1)                 
      0.11       2.10 v NOR2X1_910/Y (NOR2X1)               
      0.27       2.37 ^ NAND3X1_59/Y (NAND3X1)              
      0.20       2.57 ^ OR2X2_24/Y (OR2X2)                  
      0.15       2.72 v NOR3X1_2/Y (NOR3X1)                 
      0.17       2.89 ^ NAND3X1_62/Y (NAND3X1)              
      0.16       3.05 v NOR3X1_3/Y (NOR3X1)                 
      0.21       3.26 ^ NAND3X1_65/Y (NAND3X1)              
      0.16       3.42 v NOR3X1_4/Y (NOR3X1)                 
      0.11       3.53 ^ NAND3X1_69/Y (NAND3X1)              
      0.08       3.61 v AOI21X1_798/Y (AOI21X1)             
      0.09       3.70 ^ OAI21X1_2388/Y (OAI21X1)            
      0.06       3.76 v AOI21X1_799/Y (AOI21X1)             
      0.00       3.76 v DFFPOSX1_614/D (DFFPOSX1)           
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_66/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_614/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_110 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1330/Y (BUFX2)                
      0.05       3.75 v OAI21X1_3124/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_110/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_110/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_110/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_116 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1331/Y (BUFX2)                
      0.05       3.75 v OAI21X1_3136/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_116/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_116/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_116/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_121 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1331/Y (BUFX2)                
      0.05       3.75 v OAI21X1_3146/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_121/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_121/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_121/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_120 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1330/Y (BUFX2)                
      0.05       3.75 v OAI21X1_3144/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_120/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_120/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_120/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1078 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.20       3.70 ^ BUFX2_450/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_2894/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1078/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_119/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1078/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1079 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.20       3.70 ^ BUFX2_451/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_2896/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1079/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_120/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1079/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1088 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.20       3.70 ^ BUFX2_450/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_2914/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1088/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_129/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1088/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1089 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.20       3.70 ^ BUFX2_451/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_2916/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1089/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_130/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1089/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_6 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.07       3.71 ^ NOR2X1_256/Y (NOR2X1)               
      0.05       3.76 v AOI21X1_59/Y (AOI21X1)              
      0.00       3.76 v DFFPOSX1_6/D (DFFPOSX1)             
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_6/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_6/CLK (DFFPOSX1)           
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_109 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1329/Y (BUFX2)                
      0.05       3.75 v OAI21X1_3122/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_109/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_109/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_109/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_119 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1329/Y (BUFX2)                
      0.05       3.75 v OAI21X1_3142/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_119/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_119/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_119/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_105 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1330/Y (BUFX2)                
      0.05       3.75 v OAI21X1_3114/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_105/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_105/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_105/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_106 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1331/Y (BUFX2)                
      0.05       3.75 v OAI21X1_3116/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_106/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_106/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_106/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1140 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_235/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_4132/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1140/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_44/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1140/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1146 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_236/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_4144/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1146/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_50/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1146/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1150 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_235/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_4152/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1150/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_54/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1150/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1151 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_236/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_4154/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1151/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_55/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1151/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1160 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_235/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_4172/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1160/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_64/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1160/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1161 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_236/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_4174/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1161/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_65/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1161/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1172 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_669/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_3876/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1172/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_76/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1172/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1182 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_669/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_3896/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1182/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_86/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1182/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1183 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_670/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_3898/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1183/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_87/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1183/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1192 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_669/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_3916/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1192/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_96/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1192/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1193 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_670/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_3918/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1193/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_97/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1193/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1173 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_670/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_3878/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1173/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_77/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1173/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1075 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_452/Y (BUFX2)                 
      0.06       3.75 v OAI21X1_2888/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1075/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_116/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1075/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1149 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_234/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_4150/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1149/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_53/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1149/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1159 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_234/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_4170/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1159/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_63/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1159/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_613 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.21       1.56 ^ BUFX2_1188/Y (BUFX2)                
      0.20       1.76 v OAI21X1_2193/Y (OAI21X1)            
      0.22       1.98 ^ INVX1_868/Y (INVX1)                 
      0.11       2.10 v NOR2X1_910/Y (NOR2X1)               
      0.27       2.37 ^ NAND3X1_59/Y (NAND3X1)              
      0.20       2.57 ^ OR2X2_24/Y (OR2X2)                  
      0.15       2.72 v NOR3X1_2/Y (NOR3X1)                 
      0.17       2.89 ^ NAND3X1_62/Y (NAND3X1)              
      0.16       3.05 v NOR3X1_3/Y (NOR3X1)                 
      0.21       3.26 ^ NAND3X1_65/Y (NAND3X1)              
      0.16       3.42 v NOR3X1_4/Y (NOR3X1)                 
      0.10       3.52 ^ OAI21X1_2376/Y (OAI21X1)            
      0.07       3.59 v AOI21X1_788/Y (AOI21X1)             
      0.10       3.69 ^ OAI21X1_2380/Y (OAI21X1)            
      0.06       3.75 v AOI21X1_791/Y (AOI21X1)             
      0.00       3.75 v DFFPOSX1_613/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_65/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_613/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1181 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_668/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_3894/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1181/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_85/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1181/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1191 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_668/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_3914/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1191/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_95/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1191/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_102 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.20       3.72 ^ BUFX2_1327/Y (BUFX2)                
      0.06       3.78 v OAI21X1_3108/Y (OAI21X1)            
      0.00       3.78 v DFFPOSX1_102/D (DFFPOSX1)           
                 3.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_102/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_102/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.78   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_103 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.20       3.72 ^ BUFX2_1328/Y (BUFX2)                
      0.06       3.78 v OAI21X1_3110/Y (OAI21X1)            
      0.00       3.78 v DFFPOSX1_103/D (DFFPOSX1)           
                 3.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_103/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_103/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.78   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_7 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_198/Y (BUFX2)                 
      0.11       3.74 v MUX2X1_58/Y (MUX2X1)                
      0.00       3.74 v DFFPOSX1_7/D (DFFPOSX1)             
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_7/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_7/CLK (DFFPOSX1)           
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_9 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.16       3.62 v BUFX2_197/Y (BUFX2)                 
      0.07       3.69 ^ NOR2X1_258/Y (NOR2X1)               
      0.05       3.74 v AOI21X1_61/Y (AOI21X1)              
      0.00       3.74 v DFFPOSX1_9/D (DFFPOSX1)             
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_9/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_9/CLK (DFFPOSX1)           
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_11 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.16       3.62 v BUFX2_197/Y (BUFX2)                 
      0.07       3.69 ^ NOR2X1_260/Y (NOR2X1)               
      0.05       3.74 v AOI21X1_63/Y (AOI21X1)              
      0.00       3.74 v DFFPOSX1_11/D (DFFPOSX1)            
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_11/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_11/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1132 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.20       3.71 ^ BUFX2_232/Y (BUFX2)                 
      0.06       3.78 v OAI21X1_4116/Y (OAI21X1)            
      0.00       3.78 v DFFPOSX1_1132/D (DFFPOSX1)          
                 3.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_36/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1132/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.78   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1133 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.20       3.71 ^ BUFX2_233/Y (BUFX2)                 
      0.06       3.78 v OAI21X1_4118/Y (OAI21X1)            
      0.00       3.78 v DFFPOSX1_1133/D (DFFPOSX1)          
                 3.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_37/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1133/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.78   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1164 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.20       3.71 ^ BUFX2_666/Y (BUFX2)                 
      0.06       3.78 v OAI21X1_3860/Y (OAI21X1)            
      0.00       3.78 v DFFPOSX1_1164/D (DFFPOSX1)          
                 3.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1164/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.78   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1165 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.20       3.71 ^ BUFX2_667/Y (BUFX2)                 
      0.06       3.78 v OAI21X1_3862/Y (OAI21X1)            
      0.00       3.78 v DFFPOSX1_1165/D (DFFPOSX1)          
                 3.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_69/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1165/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.78   data arrival time                   
---------------------------------------------------------------
                -1.15   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1076 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_453/Y (BUFX2)                 
      0.05       3.74 v OAI21X1_2890/Y (OAI21X1)            
      0.00       3.74 v DFFPOSX1_1076/D (DFFPOSX1)          
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_117/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1076/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.14   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1086 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_453/Y (BUFX2)                 
      0.05       3.74 v OAI21X1_2910/Y (OAI21X1)            
      0.00       3.74 v DFFPOSX1_1086/D (DFFPOSX1)          
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_127/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1086/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.14   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1087 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_454/Y (BUFX2)                 
      0.05       3.74 v OAI21X1_2912/Y (OAI21X1)            
      0.00       3.74 v DFFPOSX1_1087/D (DFFPOSX1)          
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_128/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1087/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.14   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1077 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_454/Y (BUFX2)                 
      0.05       3.74 v OAI21X1_2892/Y (OAI21X1)            
      0.00       3.74 v DFFPOSX1_1077/D (DFFPOSX1)          
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_118/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1077/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.14   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1091 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_453/Y (BUFX2)                 
      0.05       3.74 v OAI21X1_2920/Y (OAI21X1)            
      0.00       3.74 v DFFPOSX1_1091/D (DFFPOSX1)          
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_132/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1091/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.14   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1080 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_452/Y (BUFX2)                 
      0.05       3.73 v OAI21X1_2898/Y (OAI21X1)            
      0.00       3.73 v DFFPOSX1_1080/D (DFFPOSX1)          
                 3.73   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_121/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1080/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.73   data arrival time                   
---------------------------------------------------------------
                -1.14   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1090 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_452/Y (BUFX2)                 
      0.05       3.73 v OAI21X1_2918/Y (OAI21X1)            
      0.00       3.73 v DFFPOSX1_1090/D (DFFPOSX1)          
                 3.73   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_131/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1090/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.73   data arrival time                   
---------------------------------------------------------------
                -1.14   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_112 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.20       3.72 ^ BUFX2_1327/Y (BUFX2)                
      0.05       3.77 v OAI21X1_3128/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_112/D (DFFPOSX1)           
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_112/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_112/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.14   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_113 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.20       3.72 ^ BUFX2_1328/Y (BUFX2)                
      0.05       3.77 v OAI21X1_3130/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_113/D (DFFPOSX1)           
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_113/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_113/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.14   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_122 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.20       3.72 ^ BUFX2_1327/Y (BUFX2)                
      0.05       3.77 v OAI21X1_3148/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_122/D (DFFPOSX1)           
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_122/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_122/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.14   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_123 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.20       3.72 ^ BUFX2_1328/Y (BUFX2)                
      0.05       3.77 v OAI21X1_3150/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_123/D (DFFPOSX1)           
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_123/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_123/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.14   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1073 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.20       3.70 ^ BUFX2_450/Y (BUFX2)                 
      0.06       3.76 v OAI21X1_2884/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_1073/D (DFFPOSX1)          
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_114/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1073/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.14   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1074 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.20       3.70 ^ BUFX2_451/Y (BUFX2)                 
      0.06       3.76 v OAI21X1_2886/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_1074/D (DFFPOSX1)          
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_115/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1074/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.14   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1143 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.20       3.71 ^ BUFX2_233/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_4138/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1143/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_47/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1143/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1152 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.20       3.71 ^ BUFX2_232/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_4156/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1152/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_56/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1152/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1153 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.20       3.71 ^ BUFX2_233/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_4158/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1153/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_57/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1153/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1142 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.20       3.71 ^ BUFX2_232/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_4136/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1142/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_46/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1142/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1163 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.20       3.71 ^ BUFX2_233/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_4178/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1163/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1163/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1175 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.20       3.71 ^ BUFX2_667/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_3882/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1175/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_79/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1175/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1185 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.20       3.71 ^ BUFX2_667/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_3902/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1185/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_89/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1185/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1189 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.20       3.71 ^ BUFX2_666/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_3910/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1189/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_93/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1189/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1174 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.20       3.71 ^ BUFX2_666/Y (BUFX2)                 
      0.05       3.77 v OAI21X1_3880/Y (OAI21X1)            
      0.00       3.77 v DFFPOSX1_1174/D (DFFPOSX1)          
                 3.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_78/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1174/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.77   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_100 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1330/Y (BUFX2)                
      0.06       3.76 v OAI21X1_3104/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_100/D (DFFPOSX1)           
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_100/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_100/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_101 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1331/Y (BUFX2)                
      0.06       3.76 v OAI21X1_3106/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_101/D (DFFPOSX1)           
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_101/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_101/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_104 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1329/Y (BUFX2)                
      0.06       3.76 v OAI21X1_3112/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_104/D (DFFPOSX1)           
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_104/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_104/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1167 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_669/Y (BUFX2)                 
      0.06       3.76 v OAI21X1_3866/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_1167/D (DFFPOSX1)          
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_71/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1167/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_12 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.18       3.64 v BUFX2_195/Y (BUFX2)                 
      0.12       3.76 v MUX2X1_59/Y (MUX2X1)                
      0.00       3.76 v DFFPOSX1_12/D (DFFPOSX1)            
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_12/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.18       3.64 v BUFX2_195/Y (BUFX2)                 
      0.12       3.76 v MUX2X1_53/Y (MUX2X1)                
      0.00       3.76 v DFFPOSX1_1/D (DFFPOSX1)             
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_1/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1/CLK (DFFPOSX1)           
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_5 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.18       3.64 v BUFX2_195/Y (BUFX2)                 
      0.12       3.76 v MUX2X1_57/Y (MUX2X1)                
      0.00       3.76 v DFFPOSX1_5/D (DFFPOSX1)             
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_5/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_5/CLK (DFFPOSX1)           
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1134 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_234/Y (BUFX2)                 
      0.06       3.76 v OAI21X1_4120/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_1134/D (DFFPOSX1)          
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1134/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1166 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_668/Y (BUFX2)                 
      0.06       3.76 v OAI21X1_3864/Y (OAI21X1)            
      0.00       3.76 v DFFPOSX1_1166/D (DFFPOSX1)          
                 3.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_70/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1166/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.76   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_111 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1331/Y (BUFX2)                
      0.05       3.75 v OAI21X1_3126/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_111/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_111/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_111/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_115 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1330/Y (BUFX2)                
      0.05       3.75 v OAI21X1_3134/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_115/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_115/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_115/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_125 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1330/Y (BUFX2)                
      0.05       3.75 v OAI21X1_3154/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_125/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_125/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_125/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_126 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1331/Y (BUFX2)                
      0.05       3.75 v OAI21X1_3156/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_126/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_126/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_126/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1083 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.20       3.70 ^ BUFX2_450/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_2904/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1083/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_124/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1083/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1084 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.20       3.70 ^ BUFX2_451/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_2906/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1084/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_125/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1084/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1093 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.20       3.70 ^ BUFX2_450/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_2924/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1093/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_134/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1093/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1094 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.20       3.70 ^ BUFX2_451/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_2926/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1094/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_135/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1094/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_114 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1329/Y (BUFX2)                
      0.05       3.75 v OAI21X1_3132/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_114/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_114/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_114/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_124 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_660/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1222/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1177/Y (INVX1)                
      0.18       3.70 ^ BUFX2_1329/Y (BUFX2)                
      0.05       3.75 v OAI21X1_3152/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_124/D (DFFPOSX1)           
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_124/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_124/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1098 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.20       3.70 ^ BUFX2_450/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_2934/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1098/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_2/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1098/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1099 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.20       3.70 ^ BUFX2_451/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_2936/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1099/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_3/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1099/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1071 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_453/Y (BUFX2)                 
      0.06       3.75 v OAI21X1_2880/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1071/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_112/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1071/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1072 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_454/Y (BUFX2)                 
      0.06       3.75 v OAI21X1_2882/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1072/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_113/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1072/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1145 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_235/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_4142/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1145/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_49/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1145/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1156 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_236/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_4164/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1156/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_60/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1156/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1141 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_236/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_4134/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1141/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_45/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1141/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1155 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_235/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_4162/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1155/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_59/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1155/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1178 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_670/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_3888/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1178/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_82/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1178/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1177 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_669/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_3886/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1177/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_81/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1177/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1188 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_670/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_3908/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1188/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_92/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1188/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1187 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_669/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_3906/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1187/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_91/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1187/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1070 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_452/Y (BUFX2)                 
      0.06       3.75 v OAI21X1_2878/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1070/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_111/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1070/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1144 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_234/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_4140/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1144/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_48/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1144/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1154 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1438/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1353/Y (INVX1)                
      0.18       3.70 ^ BUFX2_234/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_4160/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1154/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_58/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1154/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1176 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_668/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_3884/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1176/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_80/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1176/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1186 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_657/Y (BUFX2)                 
      0.07       3.40 v NOR2X1_1433/Y (NOR2X1)              
      0.12       3.52 ^ INVX1_1349/Y (INVX1)                
      0.18       3.70 ^ BUFX2_668/Y (BUFX2)                 
      0.05       3.75 v OAI21X1_3904/Y (OAI21X1)            
      0.00       3.75 v DFFPOSX1_1186/D (DFFPOSX1)          
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_90/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1186/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_196/Y (BUFX2)                 
      0.12       3.75 v MUX2X1_54/Y (MUX2X1)                
      0.00       3.75 v DFFPOSX1_2/D (DFFPOSX1)             
                 3.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_2/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_2/CLK (DFFPOSX1)           
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.75   data arrival time                   
---------------------------------------------------------------
                -1.12   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_4 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.17       3.63 v BUFX2_198/Y (BUFX2)                 
      0.11       3.74 v MUX2X1_56/Y (MUX2X1)                
      0.00       3.74 v DFFPOSX1_4/D (DFFPOSX1)             
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_4/CLK (DFFPOSX1)           
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.11   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1082 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_454/Y (BUFX2)                 
      0.05       3.74 v OAI21X1_2902/Y (OAI21X1)            
      0.00       3.74 v DFFPOSX1_1082/D (DFFPOSX1)          
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_123/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1082/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.11   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1081 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_453/Y (BUFX2)                 
      0.05       3.74 v OAI21X1_2900/Y (OAI21X1)            
      0.00       3.74 v DFFPOSX1_1081/D (DFFPOSX1)          
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_122/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1081/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.11   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1092 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_454/Y (BUFX2)                 
      0.05       3.74 v OAI21X1_2922/Y (OAI21X1)            
      0.00       3.74 v DFFPOSX1_1092/D (DFFPOSX1)          
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_133/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1092/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.11   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1096 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_453/Y (BUFX2)                 
      0.05       3.74 v OAI21X1_2930/Y (OAI21X1)            
      0.00       3.74 v DFFPOSX1_1096/D (DFFPOSX1)          
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_137/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1096/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.11   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1085 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_452/Y (BUFX2)                 
      0.05       3.73 v OAI21X1_2908/Y (OAI21X1)            
      0.00       3.73 v DFFPOSX1_1085/D (DFFPOSX1)          
                 3.73   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_126/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1085/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.73   data arrival time                   
---------------------------------------------------------------
                -1.11   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1095 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_452/Y (BUFX2)                 
      0.05       3.73 v OAI21X1_2928/Y (OAI21X1)            
      0.00       3.73 v DFFPOSX1_1095/D (DFFPOSX1)          
                 3.73   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_136/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1095/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.73   data arrival time                   
---------------------------------------------------------------
                -1.11   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.30       3.33 ^ BUFX2_654/Y (BUFX2)                 
      0.14       3.46 v NOR2X1_255/Y (NOR2X1)               
      0.16       3.62 v BUFX2_197/Y (BUFX2)                 
      0.11       3.74 v MUX2X1_55/Y (MUX2X1)                
      0.00       3.74 v DFFPOSX1_3/D (DFFPOSX1)             
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_3/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_3/CLK (DFFPOSX1)           
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.11   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1097 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.23       3.03 ^ INVX1_328/Y (INVX1)                 
      0.28       3.31 ^ BUFX2_663/Y (BUFX2)                 
      0.07       3.38 v NOR2X1_1219/Y (NOR2X1)              
      0.12       3.50 ^ INVX1_1174/Y (INVX1)                
      0.18       3.68 ^ BUFX2_454/Y (BUFX2)                 
      0.05       3.74 v OAI21X1_2932/Y (OAI21X1)            
      0.00       3.74 v DFFPOSX1_1097/D (DFFPOSX1)          
                 3.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_1/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1097/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.74   data arrival time                   
---------------------------------------------------------------
                -1.10   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_404 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1275/Y (BUFX2)                
      0.05       3.67 v OAI21X1_265/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_404/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_130/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_404/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.08   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_402 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1273/Y (BUFX2)                
      0.05       3.67 v OAI21X1_261/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_402/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_128/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_402/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.08   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_403 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1274/Y (BUFX2)                
      0.05       3.67 v OAI21X1_263/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_403/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_129/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_403/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.08   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_405 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1276/Y (BUFX2)                
      0.05       3.67 v OAI21X1_267/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_405/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_131/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_405/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.08   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_406 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1273/Y (BUFX2)                
      0.05       3.67 v OAI21X1_269/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_406/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_132/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_406/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.08   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_418 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1273/Y (BUFX2)                
      0.05       3.67 v OAI21X1_293/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_418/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_7/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_418/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.07   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_419 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1274/Y (BUFX2)                
      0.05       3.67 v OAI21X1_295/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_419/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_8/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_419/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.07   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_420 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1275/Y (BUFX2)                
      0.05       3.67 v OAI21X1_297/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_420/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_9/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_420/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.07   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_421 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1276/Y (BUFX2)                
      0.05       3.67 v OAI21X1_299/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_421/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_10/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_421/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.07   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_417 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1276/Y (BUFX2)                
      0.05       3.67 v OAI21X1_291/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_417/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_6/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_417/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.07   slack (VIOLATED)                    


Startpoint: DFFPOSX1_422 (rising edge-triggered flip-flop clocked by clk)
Endpoint: trap (output port clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_11/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_422/CLK (DFFPOSX1)         
      0.29       1.15 v DFFPOSX1_422/Q (DFFPOSX1)           
      0.92       2.07 v BUFX2_1681/Y (BUFX2)                
      0.00       2.07 v trap (out)                          
                 2.07   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock network delay (propagated)    
      0.00       2.00   clock reconvergence pessimism       
     -1.00       1.00   output external delay               
                 1.00   data required time                  
---------------------------------------------------------------
                 1.00   data required time                  
                -2.07   data arrival time                   
---------------------------------------------------------------
                -1.07   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_407 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1274/Y (BUFX2)                
      0.05       3.67 v OAI21X1_271/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_407/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_133/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_407/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.04   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_408 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1275/Y (BUFX2)                
      0.05       3.67 v OAI21X1_273/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_408/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_134/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_408/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.04   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_409 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1276/Y (BUFX2)                
      0.05       3.67 v OAI21X1_275/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_409/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_135/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_409/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.04   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_410 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1273/Y (BUFX2)                
      0.05       3.67 v OAI21X1_277/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_410/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_136/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_410/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.04   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_411 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1274/Y (BUFX2)                
      0.05       3.67 v OAI21X1_279/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_411/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_137/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_411/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.04   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_412 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1275/Y (BUFX2)                
      0.05       3.67 v OAI21X1_281/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_412/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_1/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_412/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.04   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_414 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1273/Y (BUFX2)                
      0.05       3.67 v OAI21X1_285/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_414/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_3/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_414/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.04   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_415 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1274/Y (BUFX2)                
      0.05       3.67 v OAI21X1_287/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_415/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_415/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.04   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_416 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1275/Y (BUFX2)                
      0.05       3.67 v OAI21X1_289/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_416/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_5/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_416/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.04   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_413 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.20       3.45 ^ INVX1_247/Y (INVX1)                 
      0.17       3.62 ^ BUFX2_1276/Y (BUFX2)                
      0.05       3.67 v OAI21X1_283/Y (OAI21X1)             
      0.00       3.67 v DFFPOSX1_413/D (DFFPOSX1)           
                 3.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_2/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_413/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.67   data arrival time                   
---------------------------------------------------------------
                -1.04   slack (VIOLATED)                    


Startpoint: DFFPOSX1_889 (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_instr (output port clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_889/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_889/Q (DFFPOSX1)           
      0.89       1.99 v BUFX2_1439/Y (BUFX2)                
      0.00       1.99 v mem_instr (out)                     
                 1.99   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock network delay (propagated)    
      0.00       2.00   clock reconvergence pessimism       
     -1.00       1.00   output external delay               
                 1.00   data required time                  
---------------------------------------------------------------
                 1.00   data required time                  
                -1.99   data arrival time                   
---------------------------------------------------------------
                -0.99   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_633 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.16       3.03 v INVX1_644/Y (INVX1)                 
      0.19       3.22 v BUFX2_1310/Y (BUFX2)                
      0.11       3.33 v OR2X2_9/Y (OR2X2)                   
      0.09       3.42 v AND2X2_104/Y (AND2X2)               
      0.06       3.48 ^ OAI21X1_1763/Y (OAI21X1)            
      0.08       3.56 v NOR2X1_752/Y (NOR2X1)               
      0.07       3.63 ^ AOI22X1_81/Y (AOI22X1)              
      0.00       3.63 ^ DFFPOSX1_633/D (DFFPOSX1)           
                 3.63   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_85/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_633/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.63   data arrival time                   
---------------------------------------------------------------
                -0.99   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_702 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3432/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_966/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3436/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_702/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_17/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_702/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.96   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_706 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3458/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_973/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3462/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_706/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_21/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_706/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.96   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_705 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3452/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_972/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3455/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_705/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_20/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_705/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.96   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_704 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3448/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_971/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3449/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_704/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_19/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_704/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.96   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_696 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3396/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_955/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3400/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_696/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_11/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_696/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.96   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_703 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3441/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_969/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3445/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_703/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_18/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_703/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.96   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_707 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3465/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_976/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3469/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_707/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_22/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_707/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.96   slack (VIOLATED)                    


Startpoint: DFFPOSX1_888 (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_valid (output port clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_66/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_888/CLK (DFFPOSX1)         
      0.15       1.01 ^ DFFPOSX1_888/Q (DFFPOSX1)           
      0.94       1.95 ^ BUFX2_1510/Y (BUFX2)                
      0.00       1.95 ^ mem_valid (out)                     
                 1.95   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock network delay (propagated)    
      0.00       2.00   clock reconvergence pessimism       
     -1.00       1.00   output external delay               
                 1.00   data required time                  
---------------------------------------------------------------
                 1.00   data required time                  
                -1.95   data arrival time                   
---------------------------------------------------------------
                -0.95   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_625 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.16       3.03 v INVX1_644/Y (INVX1)                 
      0.18       3.21 v BUFX2_1311/Y (BUFX2)                
      0.09       3.30 ^ OAI21X1_1524/Y (OAI21X1)            
      0.06       3.36 v AOI21X1_412/Y (AOI21X1)             
      0.08       3.44 ^ OAI21X1_1525/Y (OAI21X1)            
      0.08       3.52 v NOR2X1_660/Y (NOR2X1)               
      0.07       3.59 ^ AOI22X1_63/Y (AOI22X1)              
      0.00       3.59 ^ DFFPOSX1_625/D (DFFPOSX1)           
                 3.59   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_77/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_625/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.59   data arrival time                   
---------------------------------------------------------------
                -0.94   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_698 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3407/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_958/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3411/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_698/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_13/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_698/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.93   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_710 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3485/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_981/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3489/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_710/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_25/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_710/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.93   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_709 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3479/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_979/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3483/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_709/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_24/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_709/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.93   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_700 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3420/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_963/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3424/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_700/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_15/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_700/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.93   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_701 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3427/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_965/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3430/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_701/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_16/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_701/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.93   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_708 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3472/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_977/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3476/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_708/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_23/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_708/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.93   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_699 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3414/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_961/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3418/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_699/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_14/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_699/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.93   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_697 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.44       3.35 ^ NOR2X1_1302/Y (NOR2X1)              
      0.08       3.43 v OAI21X1_3402/Y (OAI21X1)            
      0.08       3.51 ^ AOI21X1_956/Y (AOI21X1)             
      0.04       3.56 v OAI21X1_3405/Y (OAI21X1)            
      0.00       3.56 v DFFPOSX1_697/D (DFFPOSX1)           
                 3.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_697/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.56   data arrival time                   
---------------------------------------------------------------
                -0.92   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_628 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.16       3.03 v INVX1_644/Y (INVX1)                 
      0.19       3.22 v BUFX2_1310/Y (BUFX2)                
      0.09       3.32 ^ OAI21X1_1613/Y (OAI21X1)            
      0.06       3.38 v AOI21X1_449/Y (AOI21X1)             
      0.08       3.46 ^ OAI21X1_1614/Y (OAI21X1)            
      0.07       3.53 v AOI21X1_450/Y (AOI21X1)             
      0.07       3.60 ^ AOI22X1_69/Y (AOI22X1)              
      0.00       3.60 ^ DFFPOSX1_628/D (DFFPOSX1)           
                 3.60   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_80/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_628/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.60   data arrival time                   
---------------------------------------------------------------
                -0.92   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_626 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.16       3.03 v INVX1_644/Y (INVX1)                 
      0.18       3.21 v BUFX2_1312/Y (BUFX2)                
      0.09       3.30 ^ OAI21X1_1553/Y (OAI21X1)            
      0.06       3.36 v AOI21X1_425/Y (AOI21X1)             
      0.08       3.44 ^ OAI21X1_1554/Y (OAI21X1)            
      0.08       3.52 v NOR2X1_669/Y (NOR2X1)               
      0.07       3.59 ^ AOI22X1_65/Y (AOI22X1)              
      0.00       3.59 ^ DFFPOSX1_626/D (DFFPOSX1)           
                 3.59   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_78/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_626/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.59   data arrival time                   
---------------------------------------------------------------
                -0.91   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_627 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.16       3.03 v INVX1_644/Y (INVX1)                 
      0.18       3.21 v BUFX2_1313/Y (BUFX2)                
      0.09       3.30 ^ OAI21X1_1583/Y (OAI21X1)            
      0.06       3.36 v AOI21X1_432/Y (AOI21X1)             
      0.08       3.44 ^ OAI21X1_1584/Y (OAI21X1)            
      0.08       3.52 v NOR2X1_682/Y (NOR2X1)               
      0.07       3.59 ^ AOI22X1_67/Y (AOI22X1)              
      0.00       3.59 ^ DFFPOSX1_627/D (DFFPOSX1)           
                 3.59   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_79/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_627/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.59   data arrival time                   
---------------------------------------------------------------
                -0.91   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_77 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_556/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3167/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_77/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_77/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_77/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_83 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_558/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3179/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_83/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_83/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_83/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_84 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_559/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3181/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_84/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_84/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_84/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_85 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_556/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3183/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_85/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_85/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_85/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_86 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_557/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3185/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_86/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_86/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_86/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_87 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_558/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3187/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_87/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_87/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_87/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_94 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_557/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3201/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_94/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_94/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_94/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_95 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_558/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3203/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_95/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_95/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_95/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_96 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_559/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3205/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_96/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_96/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_96/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_88 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_559/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3189/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_88/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_88/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_88/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_634 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.16       3.03 v INVX1_644/Y (INVX1)                 
      0.18       3.21 v BUFX2_1311/Y (BUFX2)                
      0.09       3.30 ^ OAI21X1_1788/Y (OAI21X1)            
      0.07       3.37 v NOR2X1_761/Y (NOR2X1)               
      0.11       3.48 v AND2X2_108/Y (AND2X2)               
      0.06       3.54 ^ AOI22X1_83/Y (AOI22X1)              
      0.00       3.54 ^ DFFPOSX1_634/D (DFFPOSX1)           
                 3.54   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_86/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_634/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.54   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_629 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.16       3.03 v INVX1_644/Y (INVX1)                 
      0.18       3.21 v BUFX2_1311/Y (BUFX2)                
      0.09       3.30 ^ OAI21X1_1643/Y (OAI21X1)            
      0.06       3.36 v AOI21X1_468/Y (AOI21X1)             
      0.08       3.44 ^ OAI21X1_1644/Y (OAI21X1)            
      0.07       3.51 v AOI21X1_469/Y (AOI21X1)             
      0.07       3.58 ^ AOI22X1_72/Y (AOI22X1)              
      0.00       3.58 ^ DFFPOSX1_629/D (DFFPOSX1)           
                 3.58   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_81/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_629/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.58   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_642 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.16       3.03 v INVX1_644/Y (INVX1)                 
      0.18       3.21 v BUFX2_1311/Y (BUFX2)                
      0.09       3.30 ^ OAI21X1_2045/Y (OAI21X1)            
      0.11       3.41 ^ OR2X2_17/Y (OR2X2)                  
      0.06       3.47 v AOI21X1_656/Y (AOI21X1)             
      0.07       3.54 ^ AOI22X1_98/Y (AOI22X1)              
      0.00       3.54 ^ DFFPOSX1_642/D (DFFPOSX1)           
                 3.54   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_94/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_642/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.54   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_636 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.16       3.03 v INVX1_644/Y (INVX1)                 
      0.18       3.21 v BUFX2_1312/Y (BUFX2)                
      0.09       3.30 ^ OAI21X1_1852/Y (OAI21X1)            
      0.11       3.41 ^ OR2X2_13/Y (OR2X2)                  
      0.07       3.48 v NOR2X1_786/Y (NOR2X1)               
      0.07       3.55 ^ AOI22X1_88/Y (AOI22X1)              
      0.00       3.55 ^ DFFPOSX1_636/D (DFFPOSX1)           
                 3.55   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_88/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_636/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.55   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_644 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.16       3.03 v INVX1_644/Y (INVX1)                 
      0.18       3.21 v BUFX2_1312/Y (BUFX2)                
      0.09       3.30 ^ OAI21X1_2107/Y (OAI21X1)            
      0.11       3.41 ^ OR2X2_21/Y (OR2X2)                  
      0.06       3.47 v AOI21X1_683/Y (AOI21X1)             
      0.07       3.54 ^ AOI22X1_102/Y (AOI22X1)             
      0.00       3.54 ^ DFFPOSX1_644/D (DFFPOSX1)           
                 3.54   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_96/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_644/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.54   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_611 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.21       1.56 ^ BUFX2_1188/Y (BUFX2)                
      0.20       1.76 v OAI21X1_2193/Y (OAI21X1)            
      0.22       1.98 ^ INVX1_868/Y (INVX1)                 
      0.11       2.10 v NOR2X1_910/Y (NOR2X1)               
      0.27       2.37 ^ NAND3X1_59/Y (NAND3X1)              
      0.20       2.57 ^ OR2X2_24/Y (OR2X2)                  
      0.15       2.72 v NOR3X1_2/Y (NOR3X1)                 
      0.17       2.89 ^ NAND3X1_62/Y (NAND3X1)              
      0.16       3.05 v NOR3X1_3/Y (NOR3X1)                 
      0.21       3.26 ^ NAND3X1_65/Y (NAND3X1)              
      0.09       3.34 v AOI21X1_783/Y (AOI21X1)             
      0.10       3.44 ^ OAI21X1_2367/Y (OAI21X1)            
      0.06       3.50 v AOI21X1_784/Y (AOI21X1)             
      0.00       3.50 v DFFPOSX1_611/D (DFFPOSX1)           
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_63/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_611/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_645 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.16       3.03 v INVX1_644/Y (INVX1)                 
      0.18       3.21 v BUFX2_1313/Y (BUFX2)                
      0.09       3.30 ^ OAI21X1_2135/Y (OAI21X1)            
      0.10       3.40 ^ OR2X2_22/Y (OR2X2)                  
      0.06       3.46 v AOI21X1_694/Y (AOI21X1)             
      0.07       3.53 ^ AOI22X1_104/Y (AOI22X1)             
      0.00       3.53 ^ DFFPOSX1_645/D (DFFPOSX1)           
                 3.53   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_97/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_645/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.22       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.53   data arrival time                   
---------------------------------------------------------------
                -0.90   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_641 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.16       3.03 v INVX1_644/Y (INVX1)                 
      0.19       3.22 v BUFX2_1310/Y (BUFX2)                
      0.09       3.32 ^ OAI21X1_2015/Y (OAI21X1)            
      0.06       3.37 v AOI21X1_642/Y (AOI21X1)             
      0.12       3.49 v AND2X2_134/Y (AND2X2)               
      0.06       3.55 ^ AOI22X1_96/Y (AOI22X1)              
      0.00       3.55 ^ DFFPOSX1_641/D (DFFPOSX1)           
                 3.55   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_93/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_641/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.22       2.67   library setup time                  
                 2.67   data required time                  
---------------------------------------------------------------
                 2.67   data required time                  
                -3.55   data arrival time                   
---------------------------------------------------------------
                -0.88   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_610 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.21       1.56 ^ BUFX2_1188/Y (BUFX2)                
      0.20       1.76 v OAI21X1_2193/Y (OAI21X1)            
      0.22       1.98 ^ INVX1_868/Y (INVX1)                 
      0.11       2.10 v NOR2X1_910/Y (NOR2X1)               
      0.27       2.37 ^ NAND3X1_59/Y (NAND3X1)              
      0.20       2.57 ^ OR2X2_24/Y (OR2X2)                  
      0.15       2.72 v NOR3X1_2/Y (NOR3X1)                 
      0.17       2.89 ^ NAND3X1_62/Y (NAND3X1)              
      0.16       3.05 v NOR3X1_3/Y (NOR3X1)                 
      0.10       3.15 ^ NAND2X1_726/Y (NAND2X1)             
      0.07       3.23 v AOI21X1_780/Y (AOI21X1)             
      0.07       3.30 ^ AOI21X1_781/Y (AOI21X1)             
      0.05       3.35 v OAI21X1_2357/Y (OAI21X1)            
      0.07       3.42 ^ OAI21X1_2358/Y (OAI21X1)            
      0.06       3.48 v AOI21X1_782/Y (AOI21X1)             
      0.00       3.48 v DFFPOSX1_610/D (DFFPOSX1)           
                 3.48   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_62/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_610/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.48   data arrival time                   
---------------------------------------------------------------
                -0.88   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_79 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_558/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3171/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_79/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_79/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_79/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.87   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_78 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_557/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3169/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_78/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_78/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_78/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.87   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_80 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_559/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3173/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_80/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_80/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_80/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.87   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_81 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_556/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3175/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_81/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_81/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_81/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.87   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_82 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_557/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3177/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_82/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_82/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_82/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.87   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_89 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_556/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3191/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_89/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_89/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_89/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.87   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_91 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_558/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3195/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_91/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_91/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_91/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.87   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_90 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_557/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3193/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_90/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_90/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_90/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.87   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_93 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_556/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3199/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_93/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_93/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_93/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.87   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_92 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 ^ INVX1_1181/Y (INVX1)                
      0.17       3.45 ^ BUFX2_559/Y (BUFX2)                 
      0.05       3.50 v OAI21X1_3197/Y (OAI21X1)            
      0.00       3.50 v DFFPOSX1_92/D (DFFPOSX1)            
                 3.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_92/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_92/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.50   data arrival time                   
---------------------------------------------------------------
                -0.87   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_637 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.16       3.03 v INVX1_644/Y (INVX1)                 
      0.18       3.21 v BUFX2_1313/Y (BUFX2)                
      0.09       3.30 ^ OAI21X1_1882/Y (OAI21X1)            
      0.11       3.41 ^ OR2X2_14/Y (OR2X2)                  
      0.07       3.47 v NOR2X1_796/Y (NOR2X1)               
      0.07       3.54 ^ AOI22X1_90/Y (AOI22X1)              
      0.00       3.54 ^ DFFPOSX1_637/D (DFFPOSX1)           
                 3.54   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_89/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_637/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.54   data arrival time                   
---------------------------------------------------------------
                -0.87   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_630 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.16       3.03 v INVX1_644/Y (INVX1)                 
      0.18       3.21 v BUFX2_1312/Y (BUFX2)                
      0.09       3.30 ^ OAI21X1_1673/Y (OAI21X1)            
      0.07       3.37 v NOR2X1_713/Y (NOR2X1)               
      0.11       3.48 v AND2X2_92/Y (AND2X2)                
      0.06       3.54 ^ AOI22X1_74/Y (AOI22X1)              
      0.00       3.54 ^ DFFPOSX1_630/D (DFFPOSX1)           
                 3.54   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_82/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_630/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.54   data arrival time                   
---------------------------------------------------------------
                -0.86   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_401 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.19       3.44 v MUX2X1_18/Y (MUX2X1)                
      0.00       3.44 v DFFPOSX1_401/D (DFFPOSX1)           
                 3.44   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_127/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_401/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.44   data arrival time                   
---------------------------------------------------------------
                -0.85   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_395 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.12       3.37 ^ NOR2X1_228/Y (NOR2X1)               
      0.06       3.43 v AOI21X1_22/Y (AOI21X1)              
      0.00       3.43 v DFFPOSX1_395/D (DFFPOSX1)           
                 3.43   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_121/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_395/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.43   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_166 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_833/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3070/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_166/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_29/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_166/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_167 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_835/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3071/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_167/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_30/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_167/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_169 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_831/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3073/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_169/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_32/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_169/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_168 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_837/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3072/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_168/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_31/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_168/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_176 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_837/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3080/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_176/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_176/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_177 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_831/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3081/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_177/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_40/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_177/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_178 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_833/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3082/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_178/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_41/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_178/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_179 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_835/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3083/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_179/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_42/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_179/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_180 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_837/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3084/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_180/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_43/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_180/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_181 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_831/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3085/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_181/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_44/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_181/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_187 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_835/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3091/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_187/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_50/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_187/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_189 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_831/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3093/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_189/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_52/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_189/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_190 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_833/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3094/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_190/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_53/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_190/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_170 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_833/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3074/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_170/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_170/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_191 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_835/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3095/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_191/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_54/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_191/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_192 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_837/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3096/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_192/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_55/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_192/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_188 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_837/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3092/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_188/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_51/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_188/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_165 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_831/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3069/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_165/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_165/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.83   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_717 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.22       1.07 v DFFPOSX1_713/Q (DFFPOSX1)           
      0.09       1.17 ^ NOR2X1_50/Y (NOR2X1)                
      0.14       1.30 v INVX1_50/Y (INVX1)                  
      0.14       1.44 ^ NOR2X1_51/Y (NOR2X1)                
      0.17       1.61 ^ BUFX2_1024/Y (BUFX2)                
      0.11       1.73 v INVX1_51/Y (INVX1)                  
      0.17       1.90 v BUFX2_587/Y (BUFX2)                 
      0.13       2.03 ^ NOR2X1_52/Y (NOR2X1)                
      0.20       2.22 v NAND2X1_24/Y (NAND2X1)              
      0.16       2.39 ^ INVX1_52/Y (INVX1)                  
      0.44       2.83 v NOR2X1_53/Y (NOR2X1)                
      0.21       3.03 ^ INVX1_644/Y (INVX1)                 
      0.17       3.20 ^ BUFX2_1310/Y (BUFX2)                
      0.08       3.28 v AOI21X1_1099/Y (AOI21X1)            
      0.10       3.38 ^ OAI21X1_4348/Y (OAI21X1)            
      0.04       3.42 v OAI21X1_4349/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_717/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_32/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_717/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1360 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_66/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_559/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1360/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_127/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1360/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1362 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_70/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_561/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1362/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_129/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1362/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1363 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_72/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_562/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1363/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_130/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1363/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1364 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_66/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_563/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1364/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_131/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1364/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1365 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_68/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_564/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1365/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_132/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1365/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1361 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_68/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_560/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1361/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_128/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1361/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_382 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1214/Y (BUFX2)                
      0.05       3.41 v OAI21X1_324/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_382/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_108/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_382/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_384 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1218/Y (BUFX2)                
      0.05       3.41 v OAI21X1_326/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_384/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_110/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_384/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_383 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1216/Y (BUFX2)                
      0.05       3.41 v OAI21X1_325/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_383/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_109/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_383/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1066 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_796/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3300/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1066/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_107/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1066/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1067 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_798/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3301/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1067/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_108/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1067/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_381 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1220/Y (BUFX2)                
      0.05       3.41 v OAI21X1_323/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_381/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_107/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_381/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1228 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1315/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2841/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1228/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_132/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1228/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1340 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1010/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4099/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1340/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_107/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1340/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1350 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1014/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4109/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1350/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_117/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1350/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1341 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1012/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4100/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1341/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_108/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1341/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1342 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1014/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4101/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1342/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_109/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1342/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1343 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1016/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4102/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1343/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_110/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1343/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1349 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1012/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4108/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1349/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_116/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1349/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1352 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1010/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4111/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1352/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_119/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1352/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1353 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1012/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4112/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1353/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_120/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1353/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1354 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1014/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4113/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1354/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_121/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1354/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1351 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1016/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4110/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1351/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_118/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1351/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.82   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1524 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_827/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4249/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1524/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_17/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1524/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1525 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_829/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4250/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1525/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_18/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1525/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1526 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_823/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4251/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1526/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_19/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1526/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1518 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_823/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4243/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1518/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_11/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1518/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1376 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_66/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_575/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1376/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_6/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1376/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1377 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_68/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_576/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1377/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_7/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1377/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1378 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_70/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_577/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1378/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_8/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1378/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1380 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_66/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_579/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1380/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_10/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1380/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1381 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_68/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_580/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1381/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_11/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1381/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1387 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_72/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_586/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1387/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_17/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1387/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1379 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_72/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_578/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1379/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_9/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1379/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_372 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1218/Y (BUFX2)                
      0.05       3.41 v OAI21X1_314/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_372/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_98/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_372/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1043 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_798/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3277/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1043/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_84/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1043/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1045 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_794/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3279/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1045/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_86/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1045/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1046 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_796/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3280/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1046/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_87/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1046/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1047 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_798/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3281/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1047/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_88/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1047/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1053 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_794/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3287/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1053/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_94/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1053/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1054 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_796/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3288/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1054/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_95/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1054/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1055 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_798/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3289/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1055/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_96/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1055/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1056 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_792/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3290/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1056/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_97/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1056/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1057 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_794/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3291/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1057/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_98/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1057/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1058 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_796/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3292/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1058/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_99/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1058/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1064 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_792/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3298/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1064/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_105/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_1064/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1065 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_794/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3299/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1065/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_106/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_1065/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_368 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1218/Y (BUFX2)                
      0.05       3.41 v OAI21X1_310/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_368/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_94/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_368/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_369 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1220/Y (BUFX2)                
      0.05       3.41 v OAI21X1_311/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_369/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_95/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_369/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_370 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1214/Y (BUFX2)                
      0.05       3.41 v OAI21X1_312/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_370/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_96/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_370/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_371 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1216/Y (BUFX2)                
      0.05       3.41 v OAI21X1_313/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_371/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_97/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_371/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_373 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1220/Y (BUFX2)                
      0.05       3.41 v OAI21X1_315/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_373/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_99/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_373/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_379 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1216/Y (BUFX2)                
      0.05       3.41 v OAI21X1_321/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_379/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_105/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_379/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_380 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1218/Y (BUFX2)                
      0.05       3.41 v OAI21X1_322/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_380/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_106/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_380/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1042 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_796/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3276/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1042/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_83/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1042/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1044 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_792/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3278/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1044/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_85/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1044/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_362 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1214/Y (BUFX2)                
      0.05       3.41 v OAI21X1_304/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_362/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_88/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_362/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1036 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_792/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3270/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1036/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_77/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1036/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_358 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1214/Y (BUFX2)                
      0.05       3.41 v OAI21X1_300/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_358/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_84/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_358/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_360 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1218/Y (BUFX2)                
      0.05       3.41 v OAI21X1_302/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_360/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_86/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_360/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_361 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1220/Y (BUFX2)                
      0.05       3.41 v OAI21X1_303/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_361/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_87/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_361/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_359 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1216/Y (BUFX2)                
      0.05       3.41 v OAI21X1_301/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_359/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_85/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_359/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1527 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_825/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4252/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1527/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_20/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1527/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1528 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_827/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4253/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1528/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_21/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1528/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1540 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_827/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4265/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1540/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1540/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1529 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_829/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4254/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1529/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_22/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1529/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1535 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_825/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4260/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1535/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1535/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1536 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_827/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4261/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1536/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_29/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1536/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1537 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_829/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4262/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1537/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_30/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1537/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1538 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_823/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4263/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1538/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_31/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1538/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1539 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_825/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4264/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1539/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_32/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1539/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1546 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_823/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4271/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1546/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1546/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1547 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_825/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4272/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1547/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_40/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1547/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1548 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_827/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4273/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1548/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_41/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1548/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1549 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_829/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4274/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1549/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_42/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1549/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1328 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1010/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4087/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1328/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_95/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1328/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1329 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1012/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4088/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1329/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_96/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1329/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1330 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1014/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4089/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1330/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_97/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1330/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1332 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1010/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4091/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1332/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_99/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1332/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1338 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1014/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4097/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1338/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_105/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_1338/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1339 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1016/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4098/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1339/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_106/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_1339/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1331 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1016/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4090/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1331/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_98/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1331/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1242 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1319/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2855/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1242/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_9/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1242/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1250 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1319/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2863/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1250/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_17/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1250/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1239 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1321/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2852/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1239/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_6/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1239/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1240 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1315/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2853/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1240/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_7/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1240/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1241 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1317/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2854/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1241/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_8/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1241/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1243 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1321/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2856/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1243/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_10/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1243/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1244 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1315/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2857/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1244/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_11/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1244/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1252 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1315/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2865/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1252/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_19/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1252/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1253 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1317/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2866/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1253/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_20/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1253/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1254 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1319/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2867/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1254/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_21/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1254/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1251 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1321/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2864/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1251/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_18/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1251/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1255 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1321/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2868/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1255/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_22/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1255/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1327 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1016/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4086/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1327/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_94/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1327/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.81   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_396 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.12       3.37 ^ NOR2X1_229/Y (NOR2X1)               
      0.06       3.43 v AOI21X1_23/Y (AOI21X1)              
      0.00       3.43 v DFFPOSX1_396/D (DFFPOSX1)           
                 3.43   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_122/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_396/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.43   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_397 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.12       3.37 ^ NOR2X1_230/Y (NOR2X1)               
      0.06       3.43 v AOI21X1_24/Y (AOI21X1)              
      0.00       3.43 v DFFPOSX1_397/D (DFFPOSX1)           
                 3.43   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_123/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_397/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.43   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_398 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.12       3.37 ^ NOR2X1_231/Y (NOR2X1)               
      0.06       3.43 v AOI21X1_25/Y (AOI21X1)              
      0.00       3.43 v DFFPOSX1_398/D (DFFPOSX1)           
                 3.43   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_124/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_398/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.43   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_399 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.12       3.37 ^ NOR2X1_232/Y (NOR2X1)               
      0.06       3.43 v AOI21X1_26/Y (AOI21X1)              
      0.00       3.43 v DFFPOSX1_399/D (DFFPOSX1)           
                 3.43   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_125/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_399/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.43   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_400 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.30       2.81 ^ BUFX2_1332/Y (BUFX2)                
      0.44       3.25 v NOR2X1_227/Y (NOR2X1)               
      0.12       3.37 ^ NOR2X1_233/Y (NOR2X1)               
      0.06       3.43 v AOI21X1_27/Y (AOI21X1)              
      0.00       3.43 v DFFPOSX1_400/D (DFFPOSX1)           
                 3.43   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_126/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_400/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.43   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1490 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1034/Y (BUFX2)                
      0.05       3.39 v OAI21X1_495/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1490/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_120/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1490/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1491 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1036/Y (BUFX2)                
      0.05       3.39 v OAI21X1_496/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1491/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_121/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1491/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1486 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1034/Y (BUFX2)                
      0.05       3.39 v OAI21X1_491/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1486/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_116/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1486/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1488 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1038/Y (BUFX2)                
      0.05       3.39 v OAI21X1_493/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1488/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_118/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1488/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1489 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1040/Y (BUFX2)                
      0.05       3.39 v OAI21X1_494/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1489/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_119/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1489/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1487 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1036/Y (BUFX2)                
      0.05       3.39 v OAI21X1_492/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1487/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_117/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1487/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1500 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1038/Y (BUFX2)                
      0.05       3.39 v OAI21X1_505/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1500/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_130/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1500/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1497 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1040/Y (BUFX2)                
      0.05       3.39 v OAI21X1_502/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1497/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_127/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1497/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1498 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1034/Y (BUFX2)                
      0.05       3.39 v OAI21X1_503/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1498/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_128/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1498/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1499 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1036/Y (BUFX2)                
      0.05       3.39 v OAI21X1_504/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1499/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_129/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1499/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1501 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1040/Y (BUFX2)                
      0.05       3.39 v OAI21X1_506/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1501/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_131/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1501/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1502 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1034/Y (BUFX2)                
      0.05       3.39 v OAI21X1_507/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1502/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_132/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1502/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.80   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1264 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_347/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4183/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1264/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_31/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1264/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1274 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_351/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4193/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1274/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_41/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1274/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1272 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_347/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4191/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1272/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1272/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1273 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_349/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4192/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1273/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_40/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1273/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1275 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_353/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4194/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1275/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_42/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1275/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1276 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_347/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4195/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1276/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_43/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1276/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1277 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_349/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4196/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1277/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_44/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1277/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1284 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_347/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4203/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1284/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_51/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1284/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1285 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_349/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4204/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1285/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_52/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1285/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1286 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_351/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4205/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1286/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_53/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1286/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1288 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_347/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4207/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1288/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_55/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1288/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1283 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_353/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4202/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1283/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_50/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1283/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1287 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_353/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4206/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1287/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_54/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1287/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1266 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_351/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4185/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1266/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1266/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1262 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_351/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4181/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1262/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_29/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1262/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1263 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_353/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4182/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1263/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_30/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1263/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1261 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_349/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4180/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1261/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1261/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1265 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_349/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4184/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1265/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_32/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1265/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1514 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1034/Y (BUFX2)                
      0.05       3.39 v OAI21X1_519/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1514/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_7/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1514/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1515 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1036/Y (BUFX2)                
      0.05       3.39 v OAI21X1_520/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1515/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_8/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1515/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1516 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1038/Y (BUFX2)                
      0.05       3.39 v OAI21X1_521/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1516/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_9/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1516/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1517 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1040/Y (BUFX2)                
      0.05       3.39 v OAI21X1_522/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1517/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_10/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1517/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1513 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1040/Y (BUFX2)                
      0.05       3.39 v OAI21X1_518/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1513/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_6/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1513/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_175 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_835/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3079/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_175/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_175/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_172 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_837/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3076/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_172/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_172/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_173 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_831/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3077/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_173/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_36/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_173/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_182 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_833/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3086/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_182/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_45/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_182/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_174 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_833/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3078/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_174/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_37/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_174/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_183 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_835/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3087/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_183/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_46/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_183/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_185 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_831/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3089/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_185/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_48/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_185/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_186 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_833/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3090/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_186/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_49/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_186/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_171 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_835/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3075/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_171/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_34/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_171/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_184 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_837/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3088/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_184/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_47/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_184/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_161 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_831/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3065/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_161/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_24/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_161/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_163 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_835/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3067/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_163/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_26/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_163/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_164 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_837/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3068/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_164/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_27/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_164/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_162 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.14 ^ NAND3X1_93/Y (NAND3X1)              
      0.23       3.37 ^ BUFX2_833/Y (BUFX2)                 
      0.05       3.42 v OAI21X1_3066/Y (OAI21X1)            
      0.00       3.42 v DFFPOSX1_162/D (DFFPOSX1)           
                 3.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_25/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_162/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.42   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_486 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.11       2.66 ^ NAND2X1_1453/Y (NAND2X1)            
      0.13       2.79 v NOR2X1_1515/Y (NOR2X1)              
      0.18       2.96 ^ NAND3X1_119/Y (NAND3X1)             
      0.15       3.12 v NOR2X1_1520/Y (NOR2X1)              
      0.14       3.25 v AND2X2_286/Y (AND2X2)               
      0.07       3.33 ^ NAND3X1_121/Y (NAND3X1)             
      0.06       3.39 v AOI21X1_1091/Y (AOI21X1)            
      0.00       3.39 v DFFPOSX1_486/D (DFFPOSX1)           
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_75/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_486/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_484 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.11       2.66 ^ NAND2X1_1453/Y (NAND2X1)            
      0.13       2.79 v NOR2X1_1515/Y (NOR2X1)              
      0.18       2.96 ^ NAND3X1_119/Y (NAND3X1)             
      0.15       3.12 v NOR2X1_1520/Y (NOR2X1)              
      0.11       3.23 ^ NAND2X1_1462/Y (NAND2X1)            
      0.11       3.33 ^ OR2X2_54/Y (OR2X2)                  
      0.05       3.38 v AOI21X1_1089/Y (AOI21X1)            
      0.00       3.38 v DFFPOSX1_484/D (DFFPOSX1)           
                 3.38   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_73/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_484/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.38   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1356 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_66/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_555/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1356/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_123/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1356/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1370 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_70/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_569/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1370/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_137/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1370/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1367 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_72/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_566/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1367/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_134/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1367/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1368 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_66/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_567/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1368/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_135/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1368/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1369 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_68/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_568/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1369/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_136/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1369/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1366 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_70/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_565/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1366/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_133/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1366/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_386 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1214/Y (BUFX2)                
      0.05       3.41 v OAI21X1_328/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_386/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_112/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_386/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_387 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1216/Y (BUFX2)                
      0.05       3.41 v OAI21X1_329/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_387/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_113/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_387/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_388 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1218/Y (BUFX2)                
      0.05       3.41 v OAI21X1_330/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_388/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_114/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_388/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_389 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1220/Y (BUFX2)                
      0.05       3.41 v OAI21X1_331/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_389/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_115/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_389/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1358 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_70/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_557/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1358/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_125/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1358/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1359 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_72/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_558/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1359/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_126/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1359/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_385 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1220/Y (BUFX2)                
      0.05       3.41 v OAI21X1_327/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_385/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_111/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_385/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1357 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_68/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_556/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1357/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_124/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1357/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1232 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1315/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2845/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1232/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_136/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1232/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1233 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1317/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2846/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1233/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_137/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1233/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1230 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1319/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2843/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1230/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_134/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1230/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1231 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1321/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2844/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1231/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_135/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1231/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1229 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1317/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2842/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1229/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_133/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1229/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1344 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1010/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4103/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1344/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_111/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1344/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1345 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1012/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4104/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1345/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_112/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1345/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1346 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1014/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4105/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1346/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_113/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1346/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1348 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1010/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4107/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1348/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_115/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1348/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1355 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1016/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4114/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1355/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_122/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1355/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1347 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1016/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4106/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1347/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_114/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1347/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_609 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.21       1.56 ^ BUFX2_1188/Y (BUFX2)                
      0.20       1.76 v OAI21X1_2193/Y (OAI21X1)            
      0.22       1.98 ^ INVX1_868/Y (INVX1)                 
      0.11       2.10 v NOR2X1_910/Y (NOR2X1)               
      0.27       2.37 ^ NAND3X1_59/Y (NAND3X1)              
      0.20       2.57 ^ OR2X2_24/Y (OR2X2)                  
      0.15       2.72 v NOR3X1_2/Y (NOR3X1)                 
      0.17       2.89 ^ NAND3X1_62/Y (NAND3X1)              
      0.16       3.05 v NOR3X1_3/Y (NOR3X1)                 
      0.12       3.17 ^ XNOR2X1_39/Y (XNOR2X1)              
      0.07       3.24 v OAI21X1_2352/Y (OAI21X1)            
      0.09       3.33 ^ OAI21X1_2353/Y (OAI21X1)            
      0.06       3.38 v AOI21X1_778/Y (AOI21X1)             
      0.00       3.38 v DFFPOSX1_609/D (DFFPOSX1)           
                 3.38   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_61/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_609/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.38   data arrival time                   
---------------------------------------------------------------
                -0.79   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_253 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.09       2.93 ^ AOI21X1_10/Y (AOI21X1)              
      0.06       2.99 v OAI21X1_129/Y (OAI21X1)             
      0.12       3.12 ^ OAI21X1_130/Y (OAI21X1)             
      0.20       3.31 ^ BUFX2_1289/Y (BUFX2)                
      0.06       3.38 v OAI21X1_3820/Y (OAI21X1)            
      0.00       3.38 v DFFPOSX1_253/D (DFFPOSX1)           
                 3.38   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_116/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_253/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.38   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1520 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_827/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4245/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1520/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_13/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1520/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1521 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_829/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4246/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1521/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_14/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1521/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1522 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_823/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4247/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1522/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_15/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1522/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1519 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_825/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4244/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1519/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1519/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1523 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_825/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4248/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1523/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_16/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1523/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1371 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_72/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_570/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1371/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_1/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1371/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1372 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_66/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_571/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1372/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_2/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1372/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1382 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_70/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_581/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1382/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1382/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1373 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_68/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_572/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1373/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_3/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1373/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1374 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_70/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_573/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1374/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1374/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1375 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_72/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_574/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1375/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_5/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1375/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1384 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_66/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_583/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1384/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_14/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1384/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1385 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_68/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_584/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1385/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_15/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1385/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1386 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_70/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_585/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1386/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_16/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1386/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1383 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_293/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_72/Y (BUFX2)                  
      0.05       3.41 v OAI21X1_582/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_1383/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_13/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1383/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1040 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_792/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3274/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1040/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_81/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1040/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1050 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_796/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3284/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1050/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_91/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1050/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1048 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_792/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3282/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1048/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_89/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1048/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1062 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_796/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3296/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1062/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_103/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1062/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_365 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1220/Y (BUFX2)                
      0.05       3.41 v OAI21X1_307/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_365/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_91/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_365/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1049 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_794/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3283/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1049/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_90/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1049/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1051 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_798/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3285/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1051/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_92/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1051/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1052 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_792/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3286/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1052/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_93/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1052/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1060 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_792/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3294/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1060/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_101/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1060/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1061 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_794/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3295/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1061/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_102/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1061/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_364 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1218/Y (BUFX2)                
      0.05       3.41 v OAI21X1_306/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_364/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_90/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_364/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_366 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1214/Y (BUFX2)                
      0.05       3.41 v OAI21X1_308/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_366/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_92/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_366/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_367 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1216/Y (BUFX2)                
      0.05       3.41 v OAI21X1_309/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_367/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_93/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_367/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_374 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1214/Y (BUFX2)                
      0.05       3.41 v OAI21X1_316/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_374/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_100/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_374/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_375 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1216/Y (BUFX2)                
      0.05       3.41 v OAI21X1_317/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_375/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_101/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_375/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_376 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1218/Y (BUFX2)                
      0.05       3.41 v OAI21X1_318/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_376/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_102/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_376/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_377 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1220/Y (BUFX2)                
      0.05       3.41 v OAI21X1_319/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_377/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_103/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_377/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_378 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1214/Y (BUFX2)                
      0.05       3.41 v OAI21X1_320/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_378/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_104/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_378/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1059 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_798/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3293/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1059/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_100/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1059/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1063 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_798/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3297/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1063/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_104/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1063/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1041 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_794/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3275/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1041/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_82/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1041/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1038 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_796/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3272/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1038/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_79/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1038/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1039 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_798/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3273/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1039/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_80/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1039/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_363 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_125/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1216/Y (BUFX2)                
      0.05       3.41 v OAI21X1_305/Y (OAI21X1)             
      0.00       3.41 v DFFPOSX1_363/D (DFFPOSX1)           
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_89/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_363/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1037 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_965/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_794/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_3271/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1037/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_78/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1037/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1532 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_827/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4257/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1532/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_25/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1532/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1530 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_823/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4255/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1530/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_23/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1530/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1531 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_825/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4256/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1531/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_24/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1531/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1533 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_829/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4258/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1533/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_26/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1533/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1534 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_823/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4259/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1534/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_27/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1534/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1542 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_823/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4267/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1542/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1542/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1543 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_825/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4268/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1543/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_36/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1543/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1544 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_827/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4269/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1544/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_37/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1544/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1541 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_829/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4266/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1541/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_34/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1541/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1545 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1388/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_829/Y (BUFX2)                 
      0.05       3.41 v OAI21X1_4270/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1545/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1545/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1234 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1319/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2847/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1234/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_1/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1234/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1236 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1315/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2849/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1236/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_3/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1236/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1235 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1321/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2848/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1235/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_2/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1235/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1334 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1014/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4093/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1334/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_101/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1334/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1335 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1016/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4094/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1335/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_102/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1335/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1336 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1010/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4095/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1336/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_103/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1336/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1337 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1012/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4096/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1337/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_104/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1337/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1333 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1012/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4092/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1333/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_100/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1333/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1324 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1010/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4083/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1324/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_91/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1324/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1256 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1315/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2869/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1256/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_23/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1256/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1257 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1317/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2870/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1257/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_24/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1257/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1237 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1317/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2850/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1237/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1237/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1238 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1319/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2851/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1238/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_5/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1238/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1245 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1317/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2858/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1245/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1245/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1246 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1319/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2859/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1246/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_13/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1246/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1247 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1321/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2860/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1247/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_14/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1247/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1248 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1315/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2861/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1248/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_15/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1248/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1249 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1317/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2862/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1249/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_16/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1249/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1258 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1319/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2871/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1258/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_25/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1258/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1259 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_893/Y (NAND2X1)             
      0.23       3.36 ^ BUFX2_1321/Y (BUFX2)                
      0.05       3.41 v OAI21X1_2872/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1259/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_26/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1259/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1326 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1014/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4085/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1326/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_93/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1326/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1325 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1134/Y (BUFX2)                
      0.22       2.92 v NOR2X1_235/Y (NOR2X1)               
      0.22       3.13 ^ NAND2X1_1289/Y (NAND2X1)            
      0.23       3.36 ^ BUFX2_1012/Y (BUFX2)                
      0.05       3.41 v OAI21X1_4084/Y (OAI21X1)            
      0.00       3.41 v DFFPOSX1_1325/D (DFFPOSX1)          
                 3.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_92/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1325/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.41   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_485 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.11       2.66 ^ NAND2X1_1453/Y (NAND2X1)            
      0.13       2.79 v NOR2X1_1515/Y (NOR2X1)              
      0.18       2.96 ^ NAND3X1_119/Y (NAND3X1)             
      0.15       3.12 v NOR2X1_1520/Y (NOR2X1)              
      0.14       3.25 v AND2X2_286/Y (AND2X2)               
      0.07       3.32 ^ NAND2X1_1466/Y (NAND2X1)            
      0.06       3.38 v AOI21X1_1090/Y (AOI21X1)            
      0.00       3.38 v DFFPOSX1_485/D (DFFPOSX1)           
                 3.38   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_74/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_485/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.38   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_256 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ NAND2X1_72/Y (NAND2X1)              
      0.07       2.97 v AOI21X1_12/Y (AOI21X1)              
      0.14       3.11 ^ AOI22X1_5/Y (AOI22X1)               
      0.20       3.31 ^ BUFX2_367/Y (BUFX2)                 
      0.06       3.37 v OAI21X1_3826/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_256/D (DFFPOSX1)           
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_119/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_256/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1032 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.09       2.93 ^ AOI21X1_10/Y (AOI21X1)              
      0.06       2.99 v OAI21X1_129/Y (OAI21X1)             
      0.12       3.12 ^ OAI21X1_130/Y (OAI21X1)             
      0.20       3.31 ^ BUFX2_1289/Y (BUFX2)                
      0.06       3.38 v OAI21X1_131/Y (OAI21X1)             
      0.00       3.38 v DFFPOSX1_1032/D (DFFPOSX1)          
                 3.38   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_73/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1032/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.38   data arrival time                   
---------------------------------------------------------------
                -0.78   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_632 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.22       1.07 v DFFPOSX1_713/Q (DFFPOSX1)           
      0.09       1.17 ^ NOR2X1_50/Y (NOR2X1)                
      0.14       1.30 v INVX1_50/Y (INVX1)                  
      0.14       1.44 ^ NOR2X1_51/Y (NOR2X1)                
      0.17       1.61 ^ BUFX2_1024/Y (BUFX2)                
      0.11       1.73 v INVX1_51/Y (INVX1)                  
      0.17       1.90 v BUFX2_587/Y (BUFX2)                 
      0.13       2.03 ^ NOR2X1_52/Y (NOR2X1)                
      0.20       2.22 v NAND2X1_24/Y (NAND2X1)              
      0.16       2.39 ^ INVX1_52/Y (INVX1)                  
      0.44       2.83 v NOR2X1_53/Y (NOR2X1)                
      0.21       3.03 ^ INVX1_644/Y (INVX1)                 
      0.15       3.19 ^ BUFX2_1313/Y (BUFX2)                
      0.07       3.25 v NOR2X1_741/Y (NOR2X1)               
      0.07       3.32 ^ NOR2X1_742/Y (NOR2X1)               
      0.05       3.37 v AOI22X1_79/Y (AOI22X1)              
      0.00       3.37 v DFFPOSX1_632/D (DFFPOSX1)           
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_84/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_632/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1035 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ NAND2X1_72/Y (NAND2X1)              
      0.07       2.97 v AOI21X1_12/Y (AOI21X1)              
      0.14       3.11 ^ AOI22X1_5/Y (AOI22X1)               
      0.20       3.31 ^ BUFX2_367/Y (BUFX2)                 
      0.06       3.37 v OAI21X1_143/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1035/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_76/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1035/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1421 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ NAND2X1_72/Y (NAND2X1)              
      0.07       2.97 v AOI21X1_12/Y (AOI21X1)              
      0.14       3.11 ^ AOI22X1_5/Y (AOI22X1)               
      0.20       3.31 ^ BUFX2_367/Y (BUFX2)                 
      0.06       3.37 v OAI21X1_4082/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1421/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_51/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1421/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.22       1.07 v DFFPOSX1_713/Q (DFFPOSX1)           
      0.09       1.17 ^ NOR2X1_50/Y (NOR2X1)                
      0.14       1.30 v INVX1_50/Y (INVX1)                  
      0.14       1.44 ^ NOR2X1_51/Y (NOR2X1)                
      0.17       1.61 ^ BUFX2_1024/Y (BUFX2)                
      0.11       1.73 v INVX1_51/Y (INVX1)                  
      0.17       1.90 v BUFX2_587/Y (BUFX2)                 
      0.13       2.03 ^ NOR2X1_52/Y (NOR2X1)                
      0.20       2.22 v NAND2X1_24/Y (NAND2X1)              
      0.16       2.39 ^ INVX1_52/Y (INVX1)                  
      0.44       2.83 v NOR2X1_53/Y (NOR2X1)                
      0.21       3.03 ^ INVX1_644/Y (INVX1)                 
      0.17       3.20 ^ BUFX2_1310/Y (BUFX2)                
      0.07       3.27 v OAI21X1_1258/Y (OAI21X1)            
      0.08       3.36 ^ OAI21X1_1259/Y (OAI21X1)            
      0.05       3.40 v OAI21X1_1260/Y (OAI21X1)            
      0.00       3.40 v DFFPOSX1_616/D (DFFPOSX1)           
                 3.40   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.40   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1306 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1248/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4225/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1306/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_73/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1306/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1299 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1250/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4218/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1299/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_66/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1299/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1305 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1246/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4224/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1305/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_72/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1305/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1307 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1250/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4226/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1307/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_74/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1307/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1308 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1244/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4227/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1308/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_75/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1308/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1309 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1246/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4228/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1309/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_76/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1309/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1310 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1248/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4229/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1310/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_77/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1310/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1316 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1244/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4235/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1316/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_83/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1316/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1317 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1246/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4236/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1317/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_84/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1317/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1318 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1248/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4237/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1318/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_85/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1318/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1320 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1244/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4239/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1320/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_87/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1320/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1321 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1246/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4240/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1321/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_88/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1321/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1298 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1248/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4217/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1298/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_65/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1298/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1319 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1250/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4238/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1319/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_86/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1319/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1294 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1248/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4213/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1294/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_61/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1294/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1295 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1250/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4214/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1295/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_62/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1295/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1297 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1246/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4216/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1297/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_64/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1297/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1296 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1244/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4215/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1296/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_63/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1296/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1436 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_282/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_537/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1436/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_66/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1436/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1432 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_282/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_533/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1432/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_62/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1432/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1433 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_284/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_534/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1433/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_63/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1433/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1434 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_278/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_535/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1434/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_64/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1434/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1435 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_280/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_536/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1435/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_65/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1435/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1442 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_278/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_543/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1442/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_72/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1442/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1443 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_280/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_544/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1443/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_73/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1443/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1444 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_282/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_545/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1444/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_74/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1444/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1446 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_278/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_547/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1446/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_76/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1446/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1447 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_280/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_548/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1447/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_77/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1447/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1431 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_280/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_532/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1431/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_61/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1431/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1453 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_284/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_554/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1453/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_83/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1453/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1445 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_284/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_546/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1445/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_75/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1445/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1422 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_278/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_523/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1422/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_52/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1422/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1424 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_282/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_525/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1424/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_54/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1424/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1425 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_284/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_526/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1425/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_55/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1425/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1423 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_280/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_524/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1423/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_53/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1423/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1224 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.09       2.93 ^ AOI21X1_10/Y (AOI21X1)              
      0.06       2.99 v OAI21X1_129/Y (OAI21X1)             
      0.12       3.12 ^ OAI21X1_130/Y (OAI21X1)             
      0.18       3.30 ^ BUFX2_1291/Y (BUFX2)                
      0.06       3.36 v OAI21X1_2994/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_1224/D (DFFPOSX1)          
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_128/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1224/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.77   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1492 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1038/Y (BUFX2)                
      0.05       3.39 v OAI21X1_497/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1492/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_122/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1492/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1494 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1034/Y (BUFX2)                
      0.05       3.39 v OAI21X1_499/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1494/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_124/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1494/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1493 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1040/Y (BUFX2)                
      0.05       3.39 v OAI21X1_498/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1493/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_123/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1493/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1495 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1036/Y (BUFX2)                
      0.05       3.39 v OAI21X1_500/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1495/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_125/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1495/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1496 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1038/Y (BUFX2)                
      0.05       3.39 v OAI21X1_501/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1496/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_126/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1496/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1503 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1036/Y (BUFX2)                
      0.05       3.39 v OAI21X1_508/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1503/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_133/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1503/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1504 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1038/Y (BUFX2)                
      0.05       3.39 v OAI21X1_509/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1504/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_134/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1504/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1505 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1040/Y (BUFX2)                
      0.05       3.39 v OAI21X1_510/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1505/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_135/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1505/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1506 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1034/Y (BUFX2)                
      0.05       3.39 v OAI21X1_511/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1506/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_136/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1506/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1507 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1036/Y (BUFX2)                
      0.05       3.39 v OAI21X1_512/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1507/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_137/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1507/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1227 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ NAND2X1_72/Y (NAND2X1)              
      0.07       2.97 v AOI21X1_12/Y (AOI21X1)              
      0.14       3.11 ^ AOI22X1_5/Y (AOI22X1)               
      0.18       3.29 ^ BUFX2_369/Y (BUFX2)                 
      0.06       3.36 v OAI21X1_3000/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_1227/D (DFFPOSX1)          
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_131/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1227/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_157 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.09       2.93 ^ AOI21X1_10/Y (AOI21X1)              
      0.06       2.99 v OAI21X1_129/Y (OAI21X1)             
      0.12       3.12 ^ OAI21X1_130/Y (OAI21X1)             
      0.18       3.30 ^ BUFX2_1293/Y (BUFX2)                
      0.06       3.36 v OAI21X1_4015/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_157/D (DFFPOSX1)           
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_20/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_157/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_221 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.09       2.93 ^ AOI21X1_10/Y (AOI21X1)              
      0.06       2.99 v OAI21X1_129/Y (OAI21X1)             
      0.12       3.12 ^ OAI21X1_130/Y (OAI21X1)             
      0.18       3.30 ^ BUFX2_1290/Y (BUFX2)                
      0.06       3.36 v OAI21X1_3855/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_221/D (DFFPOSX1)           
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_84/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_221/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_285 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.09       2.93 ^ AOI21X1_10/Y (AOI21X1)              
      0.06       2.99 v OAI21X1_129/Y (OAI21X1)             
      0.12       3.12 ^ OAI21X1_130/Y (OAI21X1)             
      0.18       3.30 ^ BUFX2_1292/Y (BUFX2)                
      0.06       3.36 v OAI21X1_3058/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_285/D (DFFPOSX1)           
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_11/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_285/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_317 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.09       2.93 ^ AOI21X1_10/Y (AOI21X1)              
      0.06       2.99 v OAI21X1_129/Y (OAI21X1)             
      0.12       3.12 ^ OAI21X1_130/Y (OAI21X1)             
      0.18       3.30 ^ BUFX2_1293/Y (BUFX2)                
      0.06       3.36 v OAI21X1_2834/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_317/D (DFFPOSX1)           
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_43/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_317/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_349 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.09       2.93 ^ AOI21X1_10/Y (AOI21X1)              
      0.06       2.99 v OAI21X1_129/Y (OAI21X1)             
      0.12       3.12 ^ OAI21X1_130/Y (OAI21X1)             
      0.18       3.30 ^ BUFX2_1292/Y (BUFX2)                
      0.06       3.36 v OAI21X1_2770/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_349/D (DFFPOSX1)           
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_75/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_349/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_61 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.09       2.93 ^ AOI21X1_10/Y (AOI21X1)              
      0.06       2.99 v OAI21X1_129/Y (OAI21X1)             
      0.12       3.12 ^ OAI21X1_130/Y (OAI21X1)             
      0.18       3.30 ^ BUFX2_1292/Y (BUFX2)                
      0.06       3.36 v OAI21X1_3980/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_61/D (DFFPOSX1)            
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_61/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_61/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1268 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_347/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4187/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1268/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1268/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1269 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_349/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4188/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1269/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_36/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1269/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1270 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_351/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4189/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1270/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_37/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1270/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1271 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_353/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4190/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1271/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1271/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1278 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_351/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4197/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1278/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_45/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1278/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1279 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_353/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4198/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1279/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_46/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1279/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1280 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_347/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4199/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1280/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_47/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1280/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1281 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_349/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4200/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1281/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_48/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1281/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1282 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_351/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4201/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1282/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_49/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1282/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1289 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_349/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4208/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1289/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_56/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1289/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1267 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_353/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4186/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1267/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_34/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1267/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1290 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_351/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4209/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1290/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_57/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1290/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1291 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_353/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4210/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1291/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_58/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1291/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1260 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_1322/Y (NAND2X1)            
      0.23       3.34 ^ BUFX2_347/Y (BUFX2)                 
      0.05       3.39 v OAI21X1_4179/Y (OAI21X1)            
      0.00       3.39 v DFFPOSX1_1260/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_27/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1260/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1508 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1038/Y (BUFX2)                
      0.05       3.39 v OAI21X1_513/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1508/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_1/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1508/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1510 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1034/Y (BUFX2)                
      0.05       3.39 v OAI21X1_515/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1510/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_3/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1510/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1511 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1036/Y (BUFX2)                
      0.05       3.39 v OAI21X1_516/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1511/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1511/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1512 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1038/Y (BUFX2)                
      0.05       3.39 v OAI21X1_517/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1512/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_5/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1512/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1509 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.19       3.11 ^ NAND2X1_227/Y (NAND2X1)             
      0.23       3.34 ^ BUFX2_1040/Y (BUFX2)                
      0.05       3.39 v OAI21X1_514/Y (OAI21X1)             
      0.00       3.39 v DFFPOSX1_1509/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_2/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1509/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1581 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ NAND2X1_72/Y (NAND2X1)              
      0.07       2.97 v AOI21X1_12/Y (AOI21X1)              
      0.14       3.11 ^ AOI22X1_5/Y (AOI22X1)               
      0.18       3.29 ^ BUFX2_371/Y (BUFX2)                 
      0.06       3.36 v OAI21X1_3782/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_1581/D (DFFPOSX1)          
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_74/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1581/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1613 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ NAND2X1_72/Y (NAND2X1)              
      0.07       2.97 v AOI21X1_12/Y (AOI21X1)              
      0.14       3.11 ^ AOI22X1_5/Y (AOI22X1)               
      0.18       3.29 ^ BUFX2_369/Y (BUFX2)                 
      0.06       3.36 v OAI21X1_3269/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_1613/D (DFFPOSX1)          
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_106/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_1613/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_224 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ NAND2X1_72/Y (NAND2X1)              
      0.07       2.97 v AOI21X1_12/Y (AOI21X1)              
      0.14       3.11 ^ AOI22X1_5/Y (AOI22X1)               
      0.18       3.29 ^ BUFX2_368/Y (BUFX2)                 
      0.06       3.36 v OAI21X1_3858/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_224/D (DFFPOSX1)           
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_87/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_224/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_64 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ NAND2X1_72/Y (NAND2X1)              
      0.07       2.97 v AOI21X1_12/Y (AOI21X1)              
      0.14       3.11 ^ AOI22X1_5/Y (AOI22X1)               
      0.18       3.29 ^ BUFX2_370/Y (BUFX2)                 
      0.06       3.36 v OAI21X1_3986/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_64/D (DFFPOSX1)            
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_64/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_64/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1031 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.12       2.95 v XOR2X1_1/Y (XOR2X1)                 
      0.14       3.09 ^ OAI21X1_125/Y (OAI21X1)             
      0.20       3.29 ^ BUFX2_489/Y (BUFX2)                 
      0.06       3.35 v OAI21X1_126/Y (OAI21X1)             
      0.00       3.35 v DFFPOSX1_1031/D (DFFPOSX1)          
                 3.35   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_72/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1031/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.35   data arrival time                   
---------------------------------------------------------------
                -0.76   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1021 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.07       2.92 ^ NOR2X1_96/Y (NOR2X1)                
      0.05       2.97 v OAI21X1_76/Y (OAI21X1)              
      0.12       3.09 ^ OAI21X1_77/Y (OAI21X1)              
      0.20       3.29 ^ BUFX2_301/Y (BUFX2)                 
      0.06       3.35 v OAI21X1_78/Y (OAI21X1)              
      0.00       3.35 v DFFPOSX1_1021/D (DFFPOSX1)          
                 3.35   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_62/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1021/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.35   data arrival time                   
---------------------------------------------------------------
                -0.75   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_242 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.07       2.92 ^ NOR2X1_96/Y (NOR2X1)                
      0.05       2.97 v OAI21X1_76/Y (OAI21X1)              
      0.12       3.09 ^ OAI21X1_77/Y (OAI21X1)              
      0.20       3.29 ^ BUFX2_301/Y (BUFX2)                 
      0.06       3.35 v OAI21X1_3798/Y (OAI21X1)            
      0.00       3.35 v DFFPOSX1_242/D (DFFPOSX1)           
                 3.35   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_105/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_242/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.35   data arrival time                   
---------------------------------------------------------------
                -0.75   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1213 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.10       2.95 v AND2X2_10/Y (AND2X2)                
      0.08       3.03 ^ OAI21X1_76/Y (OAI21X1)              
      0.09       3.12 v OAI21X1_77/Y (OAI21X1)              
      0.19       3.31 v BUFX2_303/Y (BUFX2)                 
      0.08       3.39 ^ OAI21X1_2972/Y (OAI21X1)            
      0.00       3.39 ^ DFFPOSX1_1213/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_117/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1213/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.75   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1223 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.12       2.95 v XOR2X1_1/Y (XOR2X1)                 
      0.14       3.09 ^ OAI21X1_125/Y (OAI21X1)             
      0.19       3.28 ^ BUFX2_491/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_2992/Y (OAI21X1)            
      0.00       3.34 v DFFPOSX1_1223/D (DFFPOSX1)          
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_127/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1223/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1418 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.09       2.93 ^ AOI21X1_10/Y (AOI21X1)              
      0.06       2.99 v OAI21X1_129/Y (OAI21X1)             
      0.12       3.12 ^ OAI21X1_130/Y (OAI21X1)             
      0.20       3.31 ^ BUFX2_1289/Y (BUFX2)                
      0.06       3.38 v OAI21X1_4076/Y (OAI21X1)            
      0.00       3.38 v DFFPOSX1_1418/D (DFFPOSX1)          
                 3.38   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_48/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1418/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.38   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_156 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.12       2.95 v XOR2X1_1/Y (XOR2X1)                 
      0.14       3.09 ^ OAI21X1_125/Y (OAI21X1)             
      0.19       3.28 ^ BUFX2_493/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_4014/Y (OAI21X1)            
      0.00       3.34 v DFFPOSX1_156/D (DFFPOSX1)           
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_19/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_156/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_220 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.12       2.95 v XOR2X1_1/Y (XOR2X1)                 
      0.14       3.09 ^ OAI21X1_125/Y (OAI21X1)             
      0.19       3.28 ^ BUFX2_490/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_3854/Y (OAI21X1)            
      0.00       3.34 v DFFPOSX1_220/D (DFFPOSX1)           
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_83/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_220/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_284 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.12       2.95 v XOR2X1_1/Y (XOR2X1)                 
      0.14       3.09 ^ OAI21X1_125/Y (OAI21X1)             
      0.19       3.28 ^ BUFX2_492/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_3056/Y (OAI21X1)            
      0.00       3.34 v DFFPOSX1_284/D (DFFPOSX1)           
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_10/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_284/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_316 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.12       2.95 v XOR2X1_1/Y (XOR2X1)                 
      0.14       3.09 ^ OAI21X1_125/Y (OAI21X1)             
      0.19       3.28 ^ BUFX2_493/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_2832/Y (OAI21X1)            
      0.00       3.34 v DFFPOSX1_316/D (DFFPOSX1)           
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_42/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_316/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_348 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.12       2.95 v XOR2X1_1/Y (XOR2X1)                 
      0.14       3.09 ^ OAI21X1_125/Y (OAI21X1)             
      0.19       3.28 ^ BUFX2_492/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_2768/Y (OAI21X1)            
      0.00       3.34 v DFFPOSX1_348/D (DFFPOSX1)           
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_74/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_348/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_612 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.15       1.30 ^ INVX1_856/Y (INVX1)                 
      0.18       1.48 ^ BUFX2_1041/Y (BUFX2)                
      0.09       1.57 v OAI21X1_2199/Y (OAI21X1)            
      0.17       1.74 ^ OAI21X1_2200/Y (OAI21X1)            
      0.25       1.99 v INVX1_869/Y (INVX1)                 
      0.12       2.11 ^ NAND2X1_644/Y (NAND2X1)             
      0.09       2.19 v AOI21X1_726/Y (AOI21X1)             
      0.11       2.30 ^ NAND2X1_646/Y (NAND2X1)             
      0.10       2.40 v AOI21X1_727/Y (AOI21X1)             
      0.12       2.53 ^ OAI21X1_2282/Y (OAI21X1)            
      0.10       2.63 v AOI21X1_770/Y (AOI21X1)             
      0.19       2.82 ^ NOR2X1_966/Y (NOR2X1)               
      0.13       2.95 v OAI21X1_2365/Y (OAI21X1)            
      0.11       3.06 ^ AOI21X1_785/Y (AOI21X1)             
      0.09       3.15 ^ AND2X2_177/Y (AND2X2)               
      0.06       3.21 v OAI21X1_2371/Y (OAI21X1)            
      0.07       3.28 ^ OAI21X1_2372/Y (OAI21X1)            
      0.06       3.34 v AOI21X1_787/Y (AOI21X1)             
      0.00       3.34 v DFFPOSX1_612/D (DFFPOSX1)           
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_64/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_612/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_146 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.10       2.95 v AND2X2_10/Y (AND2X2)                
      0.08       3.03 ^ OAI21X1_76/Y (OAI21X1)              
      0.09       3.12 v OAI21X1_77/Y (OAI21X1)              
      0.19       3.31 v BUFX2_305/Y (BUFX2)                 
      0.08       3.39 ^ OAI21X1_4004/Y (OAI21X1)            
      0.00       3.39 ^ DFFPOSX1_146/D (DFFPOSX1)           
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_9/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_146/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_210 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.10       2.95 v AND2X2_10/Y (AND2X2)                
      0.08       3.03 ^ OAI21X1_76/Y (OAI21X1)              
      0.09       3.12 v OAI21X1_77/Y (OAI21X1)              
      0.19       3.31 v BUFX2_302/Y (BUFX2)                 
      0.08       3.39 ^ OAI21X1_3844/Y (OAI21X1)            
      0.00       3.39 ^ DFFPOSX1_210/D (DFFPOSX1)           
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_73/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_210/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_306 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.07       2.92 ^ NOR2X1_96/Y (NOR2X1)                
      0.05       2.97 v OAI21X1_76/Y (OAI21X1)              
      0.12       3.09 ^ OAI21X1_77/Y (OAI21X1)              
      0.18       3.27 ^ BUFX2_305/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_2812/Y (OAI21X1)            
      0.00       3.34 v DFFPOSX1_306/D (DFFPOSX1)           
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_32/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_306/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_338 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.07       2.92 ^ NOR2X1_96/Y (NOR2X1)                
      0.05       2.97 v OAI21X1_76/Y (OAI21X1)              
      0.12       3.09 ^ OAI21X1_77/Y (OAI21X1)              
      0.18       3.27 ^ BUFX2_304/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_2748/Y (OAI21X1)            
      0.00       3.34 v DFFPOSX1_338/D (DFFPOSX1)           
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_64/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_338/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_50 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.07       2.92 ^ NOR2X1_96/Y (NOR2X1)                
      0.05       2.97 v OAI21X1_76/Y (OAI21X1)              
      0.12       3.09 ^ OAI21X1_77/Y (OAI21X1)              
      0.18       3.27 ^ BUFX2_304/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_3958/Y (OAI21X1)            
      0.00       3.34 v DFFPOSX1_50/D (DFFPOSX1)            
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_50/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_50/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1303 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1250/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4222/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1303/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_70/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1303/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1304 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1244/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4223/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1304/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_71/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1304/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1311 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1250/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4230/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1311/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_78/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1311/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1312 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1244/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4231/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1312/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_79/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1312/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1313 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1246/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4232/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1313/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_80/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1313/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1314 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1248/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4233/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1314/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_81/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1314/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1300 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1244/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4219/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1300/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1300/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1301 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1246/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4220/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1301/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1301/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1302 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1248/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4221/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1302/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_69/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1302/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1322 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1248/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4241/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1322/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_89/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1322/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1323 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1250/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4242/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1323/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_90/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1323/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1315 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1250/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4234/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1315/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_82/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1315/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1292 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1244/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4211/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1292/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_59/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1292/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1293 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_1355/Y (NAND2X1)            
      0.23       3.31 ^ BUFX2_1246/Y (BUFX2)                
      0.05       3.37 v OAI21X1_4212/Y (OAI21X1)            
      0.00       3.37 v DFFPOSX1_1293/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_60/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1293/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1429 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_284/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_530/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1429/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_59/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1429/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1430 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_278/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_531/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1430/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_60/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1430/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1437 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_284/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_538/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1437/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1437/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1438 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_278/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_539/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1438/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1438/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1439 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_280/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_540/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1439/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_69/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1439/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1440 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_282/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_541/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1440/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_70/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1440/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1441 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_284/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_542/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1441/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_71/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1441/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1448 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_282/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_549/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1448/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_78/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1448/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1450 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_278/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_551/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1450/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_80/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1450/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1451 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_280/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_552/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1451/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_81/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1451/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1452 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_282/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_553/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1452/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_82/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1452/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1449 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_284/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_550/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1449/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_79/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1449/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1428 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_282/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_529/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1428/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_58/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1428/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.74   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1427 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_280/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_528/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1427/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_57/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1427/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.73   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1426 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.29       2.80 ^ BUFX2_1333/Y (BUFX2)                
      0.10       2.91 v INVX1_339/Y (INVX1)                 
      0.18       3.09 ^ NAND2X1_260/Y (NAND2X1)             
      0.23       3.31 ^ BUFX2_278/Y (BUFX2)                 
      0.05       3.37 v OAI21X1_527/Y (OAI21X1)             
      0.00       3.37 v DFFPOSX1_1426/D (DFFPOSX1)          
                 3.37   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_56/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1426/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.37   data arrival time                   
---------------------------------------------------------------
                -0.73   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1482 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.09       2.93 ^ AOI21X1_10/Y (AOI21X1)              
      0.06       2.99 v OAI21X1_129/Y (OAI21X1)             
      0.12       3.12 ^ OAI21X1_130/Y (OAI21X1)             
      0.18       3.30 ^ BUFX2_1290/Y (BUFX2)                
      0.06       3.36 v OAI21X1_215/Y (OAI21X1)             
      0.00       3.36 v DFFPOSX1_1482/D (DFFPOSX1)          
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_112/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1482/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.73   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_526 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.16       2.65 ^ INVX1_979/Y (INVX1)                 
      0.16       2.81 v NOR2X1_1055/Y (NOR2X1)              
      0.15       2.96 ^ NAND2X1_774/Y (NAND2X1)             
      0.13       3.09 v NOR2X1_1061/Y (NOR2X1)              
      0.11       3.20 ^ NAND2X1_775/Y (NAND2X1)             
      0.11       3.31 ^ XNOR2X1_48/Y (XNOR2X1)              
      0.05       3.36 v NOR2X1_1062/Y (NOR2X1)              
      0.00       3.36 v DFFPOSX1_526/D (DFFPOSX1)           
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_115/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_526/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.73   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1485 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ NAND2X1_72/Y (NAND2X1)              
      0.07       2.97 v AOI21X1_12/Y (AOI21X1)              
      0.14       3.11 ^ AOI22X1_5/Y (AOI22X1)               
      0.18       3.29 ^ BUFX2_368/Y (BUFX2)                 
      0.06       3.36 v OAI21X1_221/Y (OAI21X1)             
      0.00       3.36 v DFFPOSX1_1485/D (DFFPOSX1)          
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_115/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1485/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.73   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1578 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.09       2.93 ^ AOI21X1_10/Y (AOI21X1)              
      0.06       2.99 v OAI21X1_129/Y (OAI21X1)             
      0.12       3.12 ^ OAI21X1_130/Y (OAI21X1)             
      0.18       3.30 ^ BUFX2_1293/Y (BUFX2)                
      0.06       3.36 v OAI21X1_3779/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_1578/D (DFFPOSX1)          
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_71/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1578/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.73   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1610 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.09       2.93 ^ AOI21X1_10/Y (AOI21X1)              
      0.06       2.99 v OAI21X1_129/Y (OAI21X1)             
      0.12       3.12 ^ OAI21X1_130/Y (OAI21X1)             
      0.18       3.30 ^ BUFX2_1291/Y (BUFX2)                
      0.06       3.36 v OAI21X1_3263/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_1610/D (DFFPOSX1)          
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_103/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1610/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.73   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_326 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.20       3.26 ^ BUFX2_905/Y (BUFX2)                 
      0.06       3.33 v OAI21X1_2724/Y (OAI21X1)            
      0.00       3.33 v DFFPOSX1_326/D (DFFPOSX1)           
                 3.33   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_52/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_326/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.33   data arrival time                   
---------------------------------------------------------------
                -0.73   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1009 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1128/Y (BUFX2)                
      0.40       3.12 v NOR2X1_73/Y (NOR2X1)                
      0.16       3.28 ^ NAND2X1_36/Y (NAND2X1)              
      0.05       3.33 v OAI21X1_37/Y (OAI21X1)              
      0.00       3.33 v DFFPOSX1_1009/D (DFFPOSX1)          
                 3.33   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_50/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1009/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.33   data arrival time                   
---------------------------------------------------------------
                -0.73   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1010 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1128/Y (BUFX2)                
      0.40       3.12 v NOR2X1_73/Y (NOR2X1)                
      0.16       3.28 ^ NAND2X1_37/Y (NAND2X1)              
      0.05       3.33 v OAI21X1_40/Y (OAI21X1)              
      0.00       3.33 v DFFPOSX1_1010/D (DFFPOSX1)          
                 3.33   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_51/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1010/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.33   data arrival time                   
---------------------------------------------------------------
                -0.73   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1012 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1128/Y (BUFX2)                
      0.40       3.12 v NOR2X1_73/Y (NOR2X1)                
      0.16       3.28 ^ NAND2X1_40/Y (NAND2X1)              
      0.05       3.33 v OAI21X1_45/Y (OAI21X1)              
      0.00       3.33 v DFFPOSX1_1012/D (DFFPOSX1)          
                 3.33   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_53/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1012/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.33   data arrival time                   
---------------------------------------------------------------
                -0.73   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_252 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.12       2.95 v XOR2X1_1/Y (XOR2X1)                 
      0.14       3.09 ^ OAI21X1_125/Y (OAI21X1)             
      0.20       3.29 ^ BUFX2_489/Y (BUFX2)                 
      0.06       3.35 v OAI21X1_3818/Y (OAI21X1)            
      0.00       3.35 v DFFPOSX1_252/D (DFFPOSX1)           
                 3.35   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_115/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_252/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.35   data arrival time                   
---------------------------------------------------------------
                -0.73   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_606 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.15       1.30 ^ INVX1_856/Y (INVX1)                 
      0.18       1.48 ^ BUFX2_1041/Y (BUFX2)                
      0.09       1.57 v OAI21X1_2199/Y (OAI21X1)            
      0.17       1.74 ^ OAI21X1_2200/Y (OAI21X1)            
      0.25       1.99 v INVX1_869/Y (INVX1)                 
      0.12       2.11 ^ NAND2X1_644/Y (NAND2X1)             
      0.09       2.19 v AOI21X1_726/Y (AOI21X1)             
      0.11       2.30 ^ NAND2X1_646/Y (NAND2X1)             
      0.10       2.40 v AOI21X1_727/Y (AOI21X1)             
      0.16       2.57 ^ NOR2X1_916/Y (NOR2X1)               
      0.11       2.67 v OAI21X1_2285/Y (OAI21X1)            
      0.17       2.84 ^ AOI21X1_760/Y (AOI21X1)             
      0.12       2.97 v OAI21X1_2321/Y (OAI21X1)            
      0.11       3.08 ^ AOI21X1_767/Y (AOI21X1)             
      0.09       3.17 ^ AND2X2_175/Y (AND2X2)               
      0.06       3.23 v OAI21X1_2329/Y (OAI21X1)            
      0.07       3.30 ^ OAI21X1_2330/Y (OAI21X1)            
      0.06       3.36 v AOI21X1_769/Y (AOI21X1)             
      0.00       3.36 v DFFPOSX1_606/D (DFFPOSX1)           
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_58/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_606/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.73   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_160 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ NAND2X1_72/Y (NAND2X1)              
      0.07       2.97 v AOI21X1_12/Y (AOI21X1)              
      0.14       3.11 ^ AOI22X1_5/Y (AOI22X1)               
      0.18       3.29 ^ BUFX2_371/Y (BUFX2)                 
      0.06       3.36 v OAI21X1_4018/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_160/D (DFFPOSX1)           
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_23/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_160/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.72   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_288 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ NAND2X1_72/Y (NAND2X1)              
      0.07       2.97 v AOI21X1_12/Y (AOI21X1)              
      0.14       3.11 ^ AOI22X1_5/Y (AOI22X1)               
      0.18       3.29 ^ BUFX2_370/Y (BUFX2)                 
      0.06       3.36 v OAI21X1_3064/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_288/D (DFFPOSX1)           
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_14/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_288/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.72   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_320 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ NAND2X1_72/Y (NAND2X1)              
      0.07       2.97 v AOI21X1_12/Y (AOI21X1)              
      0.14       3.11 ^ AOI22X1_5/Y (AOI22X1)               
      0.18       3.29 ^ BUFX2_371/Y (BUFX2)                 
      0.06       3.36 v OAI21X1_2840/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_320/D (DFFPOSX1)           
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_46/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_320/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.72   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_352 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ NAND2X1_72/Y (NAND2X1)              
      0.07       2.97 v AOI21X1_12/Y (AOI21X1)              
      0.14       3.11 ^ AOI22X1_5/Y (AOI22X1)               
      0.18       3.29 ^ BUFX2_370/Y (BUFX2)                 
      0.06       3.36 v OAI21X1_2776/Y (OAI21X1)            
      0.00       3.36 v DFFPOSX1_352/D (DFFPOSX1)           
                 3.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_78/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_352/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.36   data arrival time                   
---------------------------------------------------------------
                -0.72   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1417 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.12       2.95 v XOR2X1_1/Y (XOR2X1)                 
      0.14       3.09 ^ OAI21X1_125/Y (OAI21X1)             
      0.20       3.29 ^ BUFX2_489/Y (BUFX2)                 
      0.06       3.35 v OAI21X1_4074/Y (OAI21X1)            
      0.00       3.35 v DFFPOSX1_1417/D (DFFPOSX1)          
                 3.35   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_47/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1417/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.35   data arrival time                   
---------------------------------------------------------------
                -0.72   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1407 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.07       2.92 ^ NOR2X1_96/Y (NOR2X1)                
      0.05       2.97 v OAI21X1_76/Y (OAI21X1)              
      0.12       3.09 ^ OAI21X1_77/Y (OAI21X1)              
      0.20       3.29 ^ BUFX2_301/Y (BUFX2)                 
      0.06       3.35 v OAI21X1_4054/Y (OAI21X1)            
      0.00       3.35 v DFFPOSX1_1407/D (DFFPOSX1)          
                 3.35   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_37/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1407/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.35   data arrival time                   
---------------------------------------------------------------
                -0.72   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_327 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.20       3.26 ^ BUFX2_906/Y (BUFX2)                 
      0.05       3.32 v OAI21X1_2726/Y (OAI21X1)            
      0.00       3.32 v DFFPOSX1_327/D (DFFPOSX1)           
                 3.32   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_53/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_327/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.32   data arrival time                   
---------------------------------------------------------------
                -0.72   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_337 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.20       3.26 ^ BUFX2_906/Y (BUFX2)                 
      0.05       3.32 v OAI21X1_2746/Y (OAI21X1)            
      0.00       3.32 v DFFPOSX1_337/D (DFFPOSX1)           
                 3.32   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_63/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_337/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.32   data arrival time                   
---------------------------------------------------------------
                -0.72   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_347 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.20       3.26 ^ BUFX2_906/Y (BUFX2)                 
      0.05       3.32 v OAI21X1_2766/Y (OAI21X1)            
      0.00       3.32 v DFFPOSX1_347/D (DFFPOSX1)           
                 3.32   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_73/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_347/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.32   data arrival time                   
---------------------------------------------------------------
                -0.72   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_336 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.20       3.26 ^ BUFX2_905/Y (BUFX2)                 
      0.05       3.32 v OAI21X1_2744/Y (OAI21X1)            
      0.00       3.32 v DFFPOSX1_336/D (DFFPOSX1)           
                 3.32   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_62/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_336/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.32   data arrival time                   
---------------------------------------------------------------
                -0.72   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_346 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.20       3.26 ^ BUFX2_905/Y (BUFX2)                 
      0.05       3.32 v OAI21X1_2764/Y (OAI21X1)            
      0.00       3.32 v DFFPOSX1_346/D (DFFPOSX1)           
                 3.32   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_72/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_346/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.32   data arrival time                   
---------------------------------------------------------------
                -0.72   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_351 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.20       3.26 ^ BUFX2_905/Y (BUFX2)                 
      0.05       3.32 v OAI21X1_2774/Y (OAI21X1)            
      0.00       3.32 v DFFPOSX1_351/D (DFFPOSX1)           
                 3.32   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_77/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_351/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.32   data arrival time                   
---------------------------------------------------------------
                -0.72   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_602 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.21       1.56 ^ BUFX2_1188/Y (BUFX2)                
      0.20       1.76 v OAI21X1_2193/Y (OAI21X1)            
      0.22       1.98 ^ INVX1_868/Y (INVX1)                 
      0.11       2.10 v NOR2X1_910/Y (NOR2X1)               
      0.27       2.37 ^ NAND3X1_59/Y (NAND3X1)              
      0.20       2.57 ^ OR2X2_24/Y (OR2X2)                  
      0.15       2.72 v NOR3X1_2/Y (NOR3X1)                 
      0.15       2.87 ^ NAND2X1_687/Y (NAND2X1)             
      0.07       2.94 v OAI21X1_2303/Y (OAI21X1)            
      0.08       3.02 ^ NAND2X1_696/Y (NAND2X1)             
      0.07       3.09 v OAI21X1_2304/Y (OAI21X1)            
      0.08       3.17 ^ OAI21X1_2306/Y (OAI21X1)            
      0.05       3.22 v OAI21X1_2307/Y (OAI21X1)            
      0.10       3.31 v AND2X2_168/Y (AND2X2)               
      0.00       3.31 v DFFPOSX1_602/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_54/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_602/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.72   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_863 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.34       3.26 ^ NAND2X1_824/Y (NAND2X1)             
      0.06       3.31 v OAI21X1_2465/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_863/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_41/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_863/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_864 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.34       3.26 ^ NAND2X1_824/Y (NAND2X1)             
      0.06       3.31 v OAI21X1_2466/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_864/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_42/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_864/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_865 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.34       3.26 ^ NAND2X1_824/Y (NAND2X1)             
      0.06       3.31 v OAI21X1_2467/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_865/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_43/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_865/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_866 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.34       3.26 ^ NAND2X1_824/Y (NAND2X1)             
      0.06       3.31 v OAI21X1_2468/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_866/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_44/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_866/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_872 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.34       3.26 ^ NAND2X1_824/Y (NAND2X1)             
      0.06       3.31 v OAI21X1_2474/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_872/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_50/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_872/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_873 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.34       3.26 ^ NAND2X1_824/Y (NAND2X1)             
      0.06       3.31 v OAI21X1_2475/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_873/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_51/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_873/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_874 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.34       3.26 ^ NAND2X1_824/Y (NAND2X1)             
      0.06       3.31 v OAI21X1_2476/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_874/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_52/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_874/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_274 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.10       2.95 v AND2X2_10/Y (AND2X2)                
      0.08       3.03 ^ OAI21X1_76/Y (OAI21X1)              
      0.09       3.12 v OAI21X1_77/Y (OAI21X1)              
      0.19       3.31 v BUFX2_304/Y (BUFX2)                 
      0.08       3.39 ^ OAI21X1_3036/Y (OAI21X1)            
      0.00       3.39 ^ DFFPOSX1_274/D (DFFPOSX1)           
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_137/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_274/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_324 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_908/Y (BUFX2)                 
      0.06       3.31 v OAI21X1_2720/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_324/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_50/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_324/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_325 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_909/Y (BUFX2)                 
      0.06       3.31 v OAI21X1_2722/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_325/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_51/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_325/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_760 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.10       2.69 v OAI21X1_3713/Y (OAI21X1)            
      0.16       2.85 v AND2X2_259/Y (AND2X2)               
      0.12       2.97 ^ OAI21X1_3721/Y (OAI21X1)            
      0.08       3.05 v AOI21X1_1044/Y (AOI21X1)            
      0.11       3.16 ^ MUX2X1_292/Y (MUX2X1)               
      0.09       3.25 ^ AND2X2_263/Y (AND2X2)               
      0.05       3.31 v OAI21X1_3730/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_760/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_75/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_760/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1481 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.12       2.95 v XOR2X1_1/Y (XOR2X1)                 
      0.14       3.09 ^ OAI21X1_125/Y (OAI21X1)             
      0.19       3.28 ^ BUFX2_490/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_213/Y (OAI21X1)             
      0.00       3.34 v DFFPOSX1_1481/D (DFFPOSX1)          
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_111/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1481/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_604 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.15       1.30 ^ INVX1_856/Y (INVX1)                 
      0.18       1.48 ^ BUFX2_1041/Y (BUFX2)                
      0.09       1.57 v OAI21X1_2199/Y (OAI21X1)            
      0.17       1.74 ^ OAI21X1_2200/Y (OAI21X1)            
      0.25       1.99 v INVX1_869/Y (INVX1)                 
      0.12       2.11 ^ NAND2X1_644/Y (NAND2X1)             
      0.09       2.19 v AOI21X1_726/Y (AOI21X1)             
      0.11       2.30 ^ NAND2X1_646/Y (NAND2X1)             
      0.10       2.40 v AOI21X1_727/Y (AOI21X1)             
      0.16       2.57 ^ NOR2X1_916/Y (NOR2X1)               
      0.11       2.67 v OAI21X1_2285/Y (OAI21X1)            
      0.17       2.84 ^ AOI21X1_760/Y (AOI21X1)             
      0.11       2.95 v OAI21X1_2313/Y (OAI21X1)            
      0.09       3.04 ^ OAI21X1_2315/Y (OAI21X1)            
      0.07       3.11 v AOI21X1_764/Y (AOI21X1)             
      0.08       3.19 ^ OAI21X1_2318/Y (OAI21X1)            
      0.05       3.24 v OAI21X1_2319/Y (OAI21X1)            
      0.10       3.34 v AND2X2_171/Y (AND2X2)               
      0.00       3.34 v DFFPOSX1_604/D (DFFPOSX1)           
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_56/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_604/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_762 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.10       2.69 v OAI21X1_3713/Y (OAI21X1)            
      0.16       2.85 v AND2X2_259/Y (AND2X2)               
      0.12       2.97 ^ OAI21X1_3734/Y (OAI21X1)            
      0.08       3.04 v AOI21X1_1048/Y (AOI21X1)            
      0.11       3.16 ^ MUX2X1_293/Y (MUX2X1)               
      0.09       3.25 ^ AND2X2_267/Y (AND2X2)               
      0.05       3.30 v OAI21X1_3741/Y (OAI21X1)            
      0.00       3.30 v DFFPOSX1_762/D (DFFPOSX1)           
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_77/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_762/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1577 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.12       2.95 v XOR2X1_1/Y (XOR2X1)                 
      0.14       3.09 ^ OAI21X1_125/Y (OAI21X1)             
      0.19       3.28 ^ BUFX2_493/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_3778/Y (OAI21X1)            
      0.00       3.34 v DFFPOSX1_1577/D (DFFPOSX1)          
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_70/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1577/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1609 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.12       2.95 v XOR2X1_1/Y (XOR2X1)                 
      0.14       3.09 ^ OAI21X1_125/Y (OAI21X1)             
      0.19       3.28 ^ BUFX2_491/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_3261/Y (OAI21X1)            
      0.00       3.34 v DFFPOSX1_1609/D (DFFPOSX1)          
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_102/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1609/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_60 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.14       2.84 v NOR2X1_110/Y (NOR2X1)               
      0.12       2.95 v XOR2X1_1/Y (XOR2X1)                 
      0.14       3.09 ^ OAI21X1_125/Y (OAI21X1)             
      0.19       3.28 ^ BUFX2_492/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_3978/Y (OAI21X1)            
      0.00       3.34 v DFFPOSX1_60/D (DFFPOSX1)            
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_60/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_60/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1567 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.10       2.95 v AND2X2_10/Y (AND2X2)                
      0.08       3.03 ^ OAI21X1_76/Y (OAI21X1)              
      0.09       3.12 v OAI21X1_77/Y (OAI21X1)              
      0.19       3.31 v BUFX2_305/Y (BUFX2)                 
      0.08       3.39 ^ OAI21X1_3768/Y (OAI21X1)            
      0.00       3.39 ^ DFFPOSX1_1567/D (DFFPOSX1)          
                 3.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_60/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1567/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.39   data arrival time                   
---------------------------------------------------------------
                -0.71   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1471 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.07       2.92 ^ NOR2X1_96/Y (NOR2X1)                
      0.05       2.97 v OAI21X1_76/Y (OAI21X1)              
      0.12       3.09 ^ OAI21X1_77/Y (OAI21X1)              
      0.18       3.27 ^ BUFX2_302/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_193/Y (OAI21X1)             
      0.00       3.34 v DFFPOSX1_1471/D (DFFPOSX1)          
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_101/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1471/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.70   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1599 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.07       2.92 ^ NOR2X1_96/Y (NOR2X1)                
      0.05       2.97 v OAI21X1_76/Y (OAI21X1)              
      0.12       3.09 ^ OAI21X1_77/Y (OAI21X1)              
      0.18       3.27 ^ BUFX2_303/Y (BUFX2)                 
      0.06       3.34 v OAI21X1_3241/Y (OAI21X1)            
      0.00       3.34 v DFFPOSX1_1599/D (DFFPOSX1)          
                 3.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_92/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1599/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.34   data arrival time                   
---------------------------------------------------------------
                -0.70   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_335 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_909/Y (BUFX2)                 
      0.05       3.30 v OAI21X1_2742/Y (OAI21X1)            
      0.00       3.30 v DFFPOSX1_335/D (DFFPOSX1)           
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_61/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_335/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.70   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_328 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_907/Y (BUFX2)                 
      0.05       3.30 v OAI21X1_2728/Y (OAI21X1)            
      0.00       3.30 v DFFPOSX1_328/D (DFFPOSX1)           
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_54/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_328/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.70   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_329 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_908/Y (BUFX2)                 
      0.05       3.30 v OAI21X1_2730/Y (OAI21X1)            
      0.00       3.30 v DFFPOSX1_329/D (DFFPOSX1)           
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_55/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_329/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.70   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_339 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_908/Y (BUFX2)                 
      0.05       3.30 v OAI21X1_2750/Y (OAI21X1)            
      0.00       3.30 v DFFPOSX1_339/D (DFFPOSX1)           
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_65/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_339/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.70   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_340 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_909/Y (BUFX2)                 
      0.05       3.30 v OAI21X1_2752/Y (OAI21X1)            
      0.00       3.30 v DFFPOSX1_340/D (DFFPOSX1)           
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_66/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_340/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.70   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_350 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_909/Y (BUFX2)                 
      0.05       3.30 v OAI21X1_2772/Y (OAI21X1)            
      0.00       3.30 v DFFPOSX1_350/D (DFFPOSX1)           
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_76/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_350/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.70   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.07       2.66 v OAI21X1_241/Y (OAI21X1)             
      0.14       2.79 v AND2X2_17/Y (AND2X2)                
      0.10       2.89 ^ AOI21X1_20/Y (AOI21X1)              
      0.07       2.96 v NAND2X1_118/Y (NAND2X1)             
      0.08       3.04 ^ NAND2X1_120/Y (NAND2X1)             
      0.13       3.16 v NOR3X1_1/Y (NOR3X1)                 
      0.10       3.27 ^ OAI21X1_257/Y (OAI21X1)             
      0.06       3.33 v AOI21X1_21/Y (AOI21X1)              
      0.00       3.33 v DFFPOSX1_720/D (DFFPOSX1)           
                 3.33   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.33   data arrival time                   
---------------------------------------------------------------
                -0.70   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_482 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.11       2.66 ^ NAND2X1_1453/Y (NAND2X1)            
      0.13       2.79 v NOR2X1_1515/Y (NOR2X1)              
      0.18       2.96 ^ NAND3X1_119/Y (NAND3X1)             
      0.11       3.07 v NOR2X1_1519/Y (NOR2X1)              
      0.10       3.17 ^ NAND2X1_1459/Y (NAND2X1)            
      0.11       3.28 ^ OR2X2_53/Y (OR2X2)                  
      0.05       3.33 v AOI21X1_1087/Y (AOI21X1)            
      0.00       3.33 v DFFPOSX1_482/D (DFFPOSX1)           
                 3.33   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_71/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_482/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.33   data arrival time                   
---------------------------------------------------------------
                -0.70   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_322 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.20       3.26 ^ BUFX2_906/Y (BUFX2)                 
      0.06       3.33 v OAI21X1_2716/Y (OAI21X1)            
      0.00       3.33 v DFFPOSX1_322/D (DFFPOSX1)           
                 3.33   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_48/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_322/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.33   data arrival time                   
---------------------------------------------------------------
                -0.70   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_321 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.20       3.26 ^ BUFX2_905/Y (BUFX2)                 
      0.06       3.33 v OAI21X1_2714/Y (OAI21X1)            
      0.00       3.33 v DFFPOSX1_321/D (DFFPOSX1)           
                 3.33   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_47/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_321/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.33   data arrival time                   
---------------------------------------------------------------
                -0.69   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1008 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1128/Y (BUFX2)                
      0.40       3.12 v NOR2X1_73/Y (NOR2X1)                
      0.16       3.28 ^ NAND2X1_1468/Y (NAND2X1)            
      0.05       3.33 v OAI21X1_4335/Y (OAI21X1)            
      0.00       3.33 v DFFPOSX1_1008/D (DFFPOSX1)          
                 3.33   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_49/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1008/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.33   data arrival time                   
---------------------------------------------------------------
                -0.69   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_615 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.16       2.33 ^ OAI21X1_1229/Y (OAI21X1)            
      0.19       2.53 ^ BUFX2_410/Y (BUFX2)                 
      0.12       2.65 v INVX1_636/Y (INVX1)                 
      0.18       2.83 v BUFX2_1294/Y (BUFX2)                
      0.15       2.98 ^ AOI22X1_47/Y (AOI22X1)              
      0.10       3.08 v INVX1_640/Y (INVX1)                 
      0.09       3.16 ^ AOI22X1_48/Y (AOI22X1)              
      0.06       3.22 v OAI21X1_1231/Y (OAI21X1)            
      0.06       3.28 ^ NAND2X1_466/Y (NAND2X1)             
      0.04       3.32 v OAI21X1_1234/Y (OAI21X1)            
      0.00       3.32 v DFFPOSX1_615/D (DFFPOSX1)           
                 3.32   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_615/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.32   data arrival time                   
---------------------------------------------------------------
                -0.69   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.07       2.66 v OAI21X1_241/Y (OAI21X1)             
      0.14       2.79 v AND2X2_17/Y (AND2X2)                
      0.10       2.89 ^ AOI21X1_20/Y (AOI21X1)              
      0.10       2.99 v NOR2X1_219/Y (NOR2X1)               
      0.07       3.07 ^ NOR2X1_1522/Y (NOR2X1)              
      0.07       3.14 v NAND3X1_122/Y (NAND3X1)             
      0.09       3.23 ^ NAND3X1_123/Y (NAND3X1)             
      0.06       3.29 v AOI21X1_1096/Y (AOI21X1)            
      0.00       3.29 v DFFPOSX1_724/D (DFFPOSX1)           
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.69   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_624 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.12       2.99 v AOI21X1_395/Y (AOI21X1)             
      0.09       3.08 ^ OAI21X1_1494/Y (OAI21X1)            
      0.06       3.15 v AOI21X1_396/Y (AOI21X1)             
      0.12       3.26 v AND2X2_65/Y (AND2X2)                
      0.06       3.33 ^ AOI22X1_61/Y (AOI22X1)              
      0.00       3.33 ^ DFFPOSX1_624/D (DFFPOSX1)           
                 3.33   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_76/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_624/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.33   data arrival time                   
---------------------------------------------------------------
                -0.69   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_332 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.20       3.26 ^ BUFX2_906/Y (BUFX2)                 
      0.05       3.32 v OAI21X1_2736/Y (OAI21X1)            
      0.00       3.32 v DFFPOSX1_332/D (DFFPOSX1)           
                 3.32   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_58/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_332/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.32   data arrival time                   
---------------------------------------------------------------
                -0.69   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_342 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.20       3.26 ^ BUFX2_906/Y (BUFX2)                 
      0.05       3.32 v OAI21X1_2756/Y (OAI21X1)            
      0.00       3.32 v DFFPOSX1_342/D (DFFPOSX1)           
                 3.32   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_342/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.32   data arrival time                   
---------------------------------------------------------------
                -0.69   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_622 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.12       2.99 v AOI21X1_369/Y (AOI21X1)             
      0.09       3.08 ^ OAI21X1_1434/Y (OAI21X1)            
      0.06       3.15 v AOI21X1_370/Y (AOI21X1)             
      0.12       3.26 v AND2X2_59/Y (AND2X2)                
      0.06       3.33 ^ AOI22X1_57/Y (AOI22X1)              
      0.00       3.33 ^ DFFPOSX1_622/D (DFFPOSX1)           
                 3.33   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_74/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_622/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.33   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_331 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.20       3.26 ^ BUFX2_905/Y (BUFX2)                 
      0.05       3.32 v OAI21X1_2734/Y (OAI21X1)            
      0.00       3.32 v DFFPOSX1_331/D (DFFPOSX1)           
                 3.32   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_57/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_331/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.32   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_341 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.20       3.26 ^ BUFX2_905/Y (BUFX2)                 
      0.05       3.32 v OAI21X1_2754/Y (OAI21X1)            
      0.00       3.32 v DFFPOSX1_341/D (DFFPOSX1)           
                 3.32   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_341/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.32   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_75 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 v MUX2X1_259/Y (MUX2X1)               
      0.00       3.28 v DFFPOSX1_75/D (DFFPOSX1)            
                 3.28   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_75/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_75/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.28   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_76 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.16       3.28 v MUX2X1_260/Y (MUX2X1)               
      0.00       3.28 v DFFPOSX1_76/D (DFFPOSX1)            
                 3.28   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_76/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_76/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.28   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1480 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.07       2.85 ^ NOR2X1_109/Y (NOR2X1)               
      0.06       2.91 v OAI21X1_120/Y (OAI21X1)             
      0.12       3.03 ^ OAI21X1_121/Y (OAI21X1)             
      0.18       3.21 ^ BUFX2_223/Y (BUFX2)                 
      0.06       3.27 v OAI21X1_211/Y (OAI21X1)             
      0.00       3.27 v DFFPOSX1_1480/D (DFFPOSX1)          
                 3.27   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_110/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1480/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.27   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_620 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.12       2.99 v AOI21X1_349/Y (AOI21X1)             
      0.09       3.08 ^ OAI21X1_1377/Y (OAI21X1)            
      0.07       3.15 v AOI21X1_350/Y (AOI21X1)             
      0.11       3.25 v AND2X2_55/Y (AND2X2)                
      0.06       3.32 ^ AOI22X1_52/Y (AOI22X1)              
      0.00       3.32 ^ DFFPOSX1_620/D (DFFPOSX1)           
                 3.32   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_72/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_620/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.22       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.32   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_867 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.34       3.26 ^ NAND2X1_824/Y (NAND2X1)             
      0.06       3.31 v OAI21X1_2469/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_867/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_45/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_867/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_868 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.34       3.26 ^ NAND2X1_824/Y (NAND2X1)             
      0.06       3.31 v OAI21X1_2470/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_868/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_46/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_868/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_869 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.34       3.26 ^ NAND2X1_824/Y (NAND2X1)             
      0.06       3.31 v OAI21X1_2471/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_869/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_47/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_869/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_870 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.34       3.26 ^ NAND2X1_824/Y (NAND2X1)             
      0.06       3.31 v OAI21X1_2472/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_870/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_48/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_870/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_871 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.34       3.26 ^ NAND2X1_824/Y (NAND2X1)             
      0.06       3.31 v OAI21X1_2473/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_871/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_49/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_871/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_323 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_907/Y (BUFX2)                 
      0.06       3.31 v OAI21X1_2718/Y (OAI21X1)            
      0.00       3.31 v DFFPOSX1_323/D (DFFPOSX1)           
                 3.31   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_49/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_323/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.31   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_74 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.11       3.22 ^ NOR2X1_1229/Y (NOR2X1)              
      0.05       3.28 v AOI21X1_915/Y (AOI21X1)             
      0.00       3.28 v DFFPOSX1_74/D (DFFPOSX1)            
                 3.28   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_74/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_74/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.28   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_65 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.11       3.22 ^ NOR2X1_1226/Y (NOR2X1)              
      0.05       3.28 v AOI21X1_913/Y (AOI21X1)             
      0.00       3.28 v DFFPOSX1_65/D (DFFPOSX1)            
                 3.28   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_65/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_65/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.28   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_155 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.07       2.85 ^ NOR2X1_109/Y (NOR2X1)               
      0.06       2.91 v OAI21X1_120/Y (OAI21X1)             
      0.12       3.03 ^ OAI21X1_121/Y (OAI21X1)             
      0.18       3.21 ^ BUFX2_226/Y (BUFX2)                 
      0.06       3.27 v OAI21X1_4013/Y (OAI21X1)            
      0.00       3.27 v DFFPOSX1_155/D (DFFPOSX1)           
                 3.27   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_18/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_155/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.27   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_283 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.07       2.85 ^ NOR2X1_109/Y (NOR2X1)               
      0.06       2.91 v OAI21X1_120/Y (OAI21X1)             
      0.12       3.03 ^ OAI21X1_121/Y (OAI21X1)             
      0.18       3.21 ^ BUFX2_225/Y (BUFX2)                 
      0.06       3.27 v OAI21X1_3054/Y (OAI21X1)            
      0.00       3.27 v DFFPOSX1_283/D (DFFPOSX1)           
                 3.27   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_9/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_283/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.27   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_315 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.07       2.85 ^ NOR2X1_109/Y (NOR2X1)               
      0.06       2.91 v OAI21X1_120/Y (OAI21X1)             
      0.12       3.03 ^ OAI21X1_121/Y (OAI21X1)             
      0.18       3.21 ^ BUFX2_226/Y (BUFX2)                 
      0.06       3.27 v OAI21X1_2830/Y (OAI21X1)            
      0.00       3.27 v DFFPOSX1_315/D (DFFPOSX1)           
                 3.27   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_41/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_315/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.27   data arrival time                   
---------------------------------------------------------------
                -0.68   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1006 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1128/Y (BUFX2)                
      0.40       3.12 v NOR2X1_73/Y (NOR2X1)                
      0.19       3.30 v MUX2X1_299/Y (MUX2X1)               
      0.00       3.30 v DFFPOSX1_1006/D (DFFPOSX1)          
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_47/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1006/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.67   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1007 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1128/Y (BUFX2)                
      0.40       3.12 v NOR2X1_73/Y (NOR2X1)                
      0.19       3.30 v MUX2X1_300/Y (MUX2X1)               
      0.00       3.30 v DFFPOSX1_1007/D (DFFPOSX1)          
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_48/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1007/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.67   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1005 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1128/Y (BUFX2)                
      0.40       3.12 v NOR2X1_73/Y (NOR2X1)                
      0.19       3.30 v MUX2X1_298/Y (MUX2X1)               
      0.00       3.30 v DFFPOSX1_1005/D (DFFPOSX1)          
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_46/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1005/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.67   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_761 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.10       2.69 v OAI21X1_3713/Y (OAI21X1)            
      0.16       2.85 v AND2X2_259/Y (AND2X2)               
      0.12       2.97 ^ OAI21X1_3734/Y (OAI21X1)            
      0.07       3.03 v NOR2X1_1423/Y (NOR2X1)              
      0.09       3.12 ^ AOI21X1_1046/Y (AOI21X1)            
      0.09       3.21 ^ AND2X2_265/Y (AND2X2)               
      0.05       3.27 v OAI21X1_3737/Y (OAI21X1)            
      0.00       3.27 v DFFPOSX1_761/D (DFFPOSX1)           
                 3.27   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_76/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_761/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.27   data arrival time                   
---------------------------------------------------------------
                -0.67   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1004 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1128/Y (BUFX2)                
      0.40       3.12 v NOR2X1_73/Y (NOR2X1)                
      0.14       3.26 ^ NAND2X1_1467/Y (NAND2X1)            
      0.05       3.30 v OAI21X1_4334/Y (OAI21X1)            
      0.00       3.30 v DFFPOSX1_1004/D (DFFPOSX1)          
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_45/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1004/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.67   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_330 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_909/Y (BUFX2)                 
      0.05       3.30 v OAI21X1_2732/Y (OAI21X1)            
      0.00       3.30 v DFFPOSX1_330/D (DFFPOSX1)           
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_56/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_330/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.67   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_333 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_907/Y (BUFX2)                 
      0.05       3.30 v OAI21X1_2738/Y (OAI21X1)            
      0.00       3.30 v DFFPOSX1_333/D (DFFPOSX1)           
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_59/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_333/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.67   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_334 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_908/Y (BUFX2)                 
      0.05       3.30 v OAI21X1_2740/Y (OAI21X1)            
      0.00       3.30 v DFFPOSX1_334/D (DFFPOSX1)           
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_60/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_334/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.67   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_343 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_907/Y (BUFX2)                 
      0.05       3.30 v OAI21X1_2758/Y (OAI21X1)            
      0.00       3.30 v DFFPOSX1_343/D (DFFPOSX1)           
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_69/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_343/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.67   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_345 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_909/Y (BUFX2)                 
      0.05       3.30 v OAI21X1_2762/Y (OAI21X1)            
      0.00       3.30 v DFFPOSX1_345/D (DFFPOSX1)           
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_71/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_345/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.67   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_344 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.13       2.92 v INVX1_338/Y (INVX1)                 
      0.14       3.06 ^ NAND2X1_892/Y (NAND2X1)             
      0.18       3.25 ^ BUFX2_908/Y (BUFX2)                 
      0.05       3.30 v OAI21X1_2760/Y (OAI21X1)            
      0.00       3.30 v DFFPOSX1_344/D (DFFPOSX1)           
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_70/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_344/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.67   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_72 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1136/Y (BUFX2)                
      0.36       3.06 v NOR2X1_1227/Y (NOR2X1)              
      0.15       3.22 ^ NAND2X1_963/Y (NAND2X1)             
      0.05       3.26 v OAI21X1_3164/Y (OAI21X1)            
      0.00       3.26 v DFFPOSX1_72/D (DFFPOSX1)            
                 3.26   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_72/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_72/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.26   data arrival time                   
---------------------------------------------------------------
                -0.67   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_73 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1136/Y (BUFX2)                
      0.36       3.06 v NOR2X1_1227/Y (NOR2X1)              
      0.15       3.22 ^ NAND2X1_964/Y (NAND2X1)             
      0.05       3.26 v OAI21X1_3165/Y (OAI21X1)            
      0.00       3.26 v DFFPOSX1_73/D (DFFPOSX1)            
                 3.26   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_73/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_73/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.26   data arrival time                   
---------------------------------------------------------------
                -0.67   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_483 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.11       2.66 ^ NAND2X1_1453/Y (NAND2X1)            
      0.13       2.79 v NOR2X1_1515/Y (NOR2X1)              
      0.18       2.96 ^ NAND3X1_119/Y (NAND3X1)             
      0.15       3.12 v NOR2X1_1520/Y (NOR2X1)              
      0.09       3.21 ^ NAND2X1_1461/Y (NAND2X1)            
      0.06       3.26 v AOI21X1_1088/Y (AOI21X1)            
      0.00       3.26 v DFFPOSX1_483/D (DFFPOSX1)           
                 3.26   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_72/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_483/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.26   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_251 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.07       2.85 ^ NOR2X1_109/Y (NOR2X1)               
      0.06       2.91 v OAI21X1_120/Y (OAI21X1)             
      0.12       3.03 ^ OAI21X1_121/Y (OAI21X1)             
      0.20       3.23 ^ BUFX2_222/Y (BUFX2)                 
      0.06       3.29 v OAI21X1_3816/Y (OAI21X1)            
      0.00       3.29 v DFFPOSX1_251/D (DFFPOSX1)           
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_114/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_251/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_254 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.09       2.74 v INVX1_137/Y (INVX1)                 
      0.07       2.81 ^ NOR2X1_113/Y (NOR2X1)               
      0.06       2.87 v OAI21X1_134/Y (OAI21X1)             
      0.12       3.00 ^ OAI21X1_135/Y (OAI21X1)             
      0.20       3.19 ^ BUFX2_1203/Y (BUFX2)                
      0.06       3.25 v OAI21X1_3822/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_254/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_117/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_254/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_131 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_719/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_3989/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_131/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_131/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_131/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_129 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_715/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_3987/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_129/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_129/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_129/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_132 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_721/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_3990/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_132/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_132/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_132/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_130 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_717/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_3988/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_130/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_130/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_130/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1030 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.07       2.85 ^ NOR2X1_109/Y (NOR2X1)               
      0.06       2.91 v OAI21X1_120/Y (OAI21X1)             
      0.12       3.03 ^ OAI21X1_121/Y (OAI21X1)             
      0.20       3.23 ^ BUFX2_222/Y (BUFX2)                 
      0.06       3.29 v OAI21X1_122/Y (OAI21X1)             
      0.00       3.29 v DFFPOSX1_1030/D (DFFPOSX1)          
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_71/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1030/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1416 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.07       2.85 ^ NOR2X1_109/Y (NOR2X1)               
      0.06       2.91 v OAI21X1_120/Y (OAI21X1)             
      0.12       3.03 ^ OAI21X1_121/Y (OAI21X1)             
      0.20       3.23 ^ BUFX2_222/Y (BUFX2)                 
      0.06       3.29 v OAI21X1_4072/Y (OAI21X1)            
      0.00       3.29 v DFFPOSX1_1416/D (DFFPOSX1)          
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_46/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1416/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1033 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.09       2.74 v INVX1_137/Y (INVX1)                 
      0.07       2.81 ^ NOR2X1_113/Y (NOR2X1)               
      0.06       2.87 v OAI21X1_134/Y (OAI21X1)             
      0.12       3.00 ^ OAI21X1_135/Y (OAI21X1)             
      0.20       3.19 ^ BUFX2_1203/Y (BUFX2)                
      0.06       3.25 v OAI21X1_136/Y (OAI21X1)             
      0.00       3.25 v DFFPOSX1_1033/D (DFFPOSX1)          
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_74/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1033/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_143 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_719/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_4001/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_143/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_6/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_143/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_144 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_721/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_4002/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_144/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_7/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_144/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_145 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_715/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_4003/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_145/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_8/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_145/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_147 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_719/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_4005/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_147/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_10/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_147/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_148 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_721/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_4006/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_148/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_11/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_148/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_154 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_717/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_4012/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_154/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_17/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_154/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_158 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_717/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_4016/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_158/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_21/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_158/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_159 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_719/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_4017/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_159/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_22/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_159/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.66   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_617 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.22       1.07 v DFFPOSX1_713/Q (DFFPOSX1)           
      0.09       1.17 ^ NOR2X1_50/Y (NOR2X1)                
      0.14       1.30 v INVX1_50/Y (INVX1)                  
      0.14       1.44 ^ NOR2X1_51/Y (NOR2X1)                
      0.17       1.61 ^ BUFX2_1024/Y (BUFX2)                
      0.11       1.73 v INVX1_51/Y (INVX1)                  
      0.17       1.90 v BUFX2_587/Y (BUFX2)                 
      0.13       2.03 ^ NOR2X1_52/Y (NOR2X1)                
      0.20       2.22 v NAND2X1_24/Y (NAND2X1)              
      0.16       2.39 ^ INVX1_52/Y (INVX1)                  
      0.44       2.83 v NOR2X1_53/Y (NOR2X1)                
      0.16       2.98 ^ OAI21X1_1288/Y (OAI21X1)            
      0.06       3.04 v OAI21X1_1289/Y (OAI21X1)            
      0.07       3.11 ^ AOI21X1_322/Y (AOI21X1)             
      0.06       3.17 v OAI21X1_1290/Y (OAI21X1)            
      0.07       3.24 ^ NOR2X1_545/Y (NOR2X1)               
      0.05       3.29 v AOI22X1_49/Y (AOI22X1)              
      0.00       3.29 v DFFPOSX1_617/D (DFFPOSX1)           
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_69/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_617/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.65   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_255 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ AOI21X1_11/Y (AOI21X1)              
      0.10       3.00 v AOI22X1_4/Y (AOI22X1)               
      0.21       3.21 v BUFX2_415/Y (BUFX2)                 
      0.08       3.29 ^ OAI21X1_3824/Y (OAI21X1)            
      0.00       3.29 ^ DFFPOSX1_255/D (DFFPOSX1)           
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_118/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_255/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.65   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1020 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.08       2.93 ^ OAI21X1_71/Y (OAI21X1)              
      0.09       3.02 v OAI21X1_72/Y (OAI21X1)              
      0.20       3.22 v BUFX2_1221/Y (BUFX2)                
      0.08       3.30 ^ OAI21X1_73/Y (OAI21X1)              
      0.00       3.30 ^ DFFPOSX1_1020/D (DFFPOSX1)          
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_61/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1020/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.20       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.65   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_756 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.11       2.70 v NOR2X1_1407/Y (NOR2X1)              
      0.15       2.85 ^ OAI21X1_3695/Y (OAI21X1)            
      0.10       2.95 v AOI21X1_1033/Y (AOI21X1)            
      0.09       3.05 ^ OAI21X1_3707/Y (OAI21X1)            
      0.09       3.14 v MUX2X1_289/Y (MUX2X1)               
      0.09       3.23 ^ OAI21X1_3708/Y (OAI21X1)            
      0.05       3.28 v OAI21X1_3710/Y (OAI21X1)            
      0.00       3.28 v DFFPOSX1_756/D (DFFPOSX1)           
                 3.28   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_71/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_756/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.28   data arrival time                   
---------------------------------------------------------------
                -0.65   slack (VIOLATED)                    


Startpoint: DFFPOSX1_615 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_638 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_615/CLK (DFFPOSX1)         
      0.31       1.20 v DFFPOSX1_615/Q (DFFPOSX1)           
      0.31       1.51 ^ INVX1_23/Y (INVX1)                  
      0.22       1.72 v NOR2X1_503/Y (NOR2X1)               
      0.11       1.83 ^ NAND2X1_472/Y (NAND2X1)             
      0.11       1.94 v OAI21X1_1283/Y (OAI21X1)            
      0.18       2.13 ^ AOI21X1_332/Y (AOI21X1)             
      0.14       2.26 v OAI21X1_1438/Y (OAI21X1)            
      0.11       2.38 ^ NAND3X1_38/Y (NAND3X1)              
      0.15       2.53 ^ AND2X2_93/Y (AND2X2)                
      0.12       2.65 v OAI21X1_1791/Y (OAI21X1)            
      0.14       2.79 v AND2X2_115/Y (AND2X2)               
      0.13       2.92 ^ OAI21X1_1854/Y (OAI21X1)            
      0.06       2.98 v OAI21X1_1883/Y (OAI21X1)            
      0.11       3.09 ^ OAI21X1_1884/Y (OAI21X1)            
      0.06       3.14 v NAND2X1_574/Y (NAND2X1)             
      0.09       3.23 ^ OAI21X1_1885/Y (OAI21X1)            
      0.05       3.28 v AOI22X1_92/Y (AOI22X1)              
      0.00       3.28 v DFFPOSX1_638/D (DFFPOSX1)           
                 3.28   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_90/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_638/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.28   data arrival time                   
---------------------------------------------------------------
                -0.65   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1201 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.20       3.18 ^ BUFX2_479/Y (BUFX2)                 
      0.06       3.25 v OAI21X1_2948/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_1201/D (DFFPOSX1)          
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_105/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_1201/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.65   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_722 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.07       2.66 v OAI21X1_241/Y (OAI21X1)             
      0.14       2.79 v AND2X2_17/Y (AND2X2)                
      0.10       2.89 ^ AOI21X1_20/Y (AOI21X1)              
      0.10       2.99 v NOR2X1_219/Y (NOR2X1)               
      0.07       3.07 ^ NOR2X1_1522/Y (NOR2X1)              
      0.07       3.14 v NAND3X1_122/Y (NAND3X1)             
      0.09       3.22 ^ AOI21X1_1097/Y (AOI21X1)            
      0.06       3.28 v AOI21X1_1098/Y (AOI21X1)            
      0.00       3.28 v DFFPOSX1_722/D (DFFPOSX1)           
                 3.28   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_37/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_722/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.28   data arrival time                   
---------------------------------------------------------------
                -0.65   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_758 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.10       2.69 v OAI21X1_3713/Y (OAI21X1)            
      0.16       2.85 v AND2X2_259/Y (AND2X2)               
      0.07       2.92 ^ NOR2X1_1418/Y (NOR2X1)              
      0.06       2.98 v NOR2X1_1419/Y (NOR2X1)              
      0.12       3.10 ^ MUX2X1_291/Y (MUX2X1)               
      0.09       3.19 ^ AND2X2_262/Y (AND2X2)               
      0.05       3.24 v OAI21X1_3720/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_758/D (DFFPOSX1)           
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_73/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_758/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.65   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1455 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.20       3.18 ^ BUFX2_228/Y (BUFX2)                 
      0.06       3.25 v OAI21X1_152/Y (OAI21X1)             
      0.00       3.25 v DFFPOSX1_1455/D (DFFPOSX1)          
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_85/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1455/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.65   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1222 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.07       2.85 ^ NOR2X1_109/Y (NOR2X1)               
      0.06       2.91 v OAI21X1_120/Y (OAI21X1)             
      0.12       3.03 ^ OAI21X1_121/Y (OAI21X1)             
      0.18       3.21 ^ BUFX2_224/Y (BUFX2)                 
      0.06       3.27 v OAI21X1_2990/Y (OAI21X1)            
      0.00       3.27 v DFFPOSX1_1222/D (DFFPOSX1)          
                 3.27   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_126/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1222/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.27   data arrival time                   
---------------------------------------------------------------
                -0.65   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1212 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.08       2.93 ^ OAI21X1_71/Y (OAI21X1)              
      0.09       3.02 v OAI21X1_72/Y (OAI21X1)              
      0.19       3.20 v BUFX2_1223/Y (BUFX2)                
      0.08       3.29 ^ OAI21X1_2970/Y (OAI21X1)            
      0.00       3.29 ^ DFFPOSX1_1212/D (DFFPOSX1)          
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_116/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1212/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.65   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1454 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.20       3.18 ^ BUFX2_227/Y (BUFX2)                 
      0.06       3.24 v OAI21X1_148/Y (OAI21X1)             
      0.00       3.24 v DFFPOSX1_1454/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_84/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1454/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.65   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1225 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.09       2.74 v INVX1_137/Y (INVX1)                 
      0.07       2.81 ^ NOR2X1_113/Y (NOR2X1)               
      0.06       2.87 v OAI21X1_134/Y (OAI21X1)             
      0.12       3.00 ^ OAI21X1_135/Y (OAI21X1)             
      0.18       3.18 ^ BUFX2_1205/Y (BUFX2)                
      0.06       3.24 v OAI21X1_2996/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1225/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_129/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1225/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.65   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1217 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.20       3.19 ^ BUFX2_480/Y (BUFX2)                 
      0.05       3.24 v OAI21X1_2980/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1217/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_121/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1217/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_33 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.20       3.18 ^ BUFX2_242/Y (BUFX2)                 
      0.06       3.24 v OAI21X1_3924/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_33/D (DFFPOSX1)            
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_33/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_258 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1265/Y (BUFX2)                
      0.06       3.24 v OAI21X1_3004/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_258/D (DFFPOSX1)           
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_121/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_258/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_66 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1136/Y (BUFX2)                
      0.36       3.06 v NOR2X1_1227/Y (NOR2X1)              
      0.18       3.24 v MUX2X1_257/Y (MUX2X1)               
      0.00       3.24 v DFFPOSX1_66/D (DFFPOSX1)            
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_66/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_66/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_67 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.32       3.12 v NOR2X1_1225/Y (NOR2X1)              
      0.11       3.22 ^ NOR2X1_1228/Y (NOR2X1)              
      0.05       3.28 v AOI21X1_914/Y (AOI21X1)             
      0.00       3.28 v DFFPOSX1_67/D (DFFPOSX1)            
                 3.28   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_67/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.28   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_605 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.15       1.30 ^ INVX1_856/Y (INVX1)                 
      0.18       1.48 ^ BUFX2_1041/Y (BUFX2)                
      0.09       1.57 v OAI21X1_2199/Y (OAI21X1)            
      0.17       1.74 ^ OAI21X1_2200/Y (OAI21X1)            
      0.25       1.99 v INVX1_869/Y (INVX1)                 
      0.12       2.11 ^ NAND2X1_644/Y (NAND2X1)             
      0.09       2.19 v AOI21X1_726/Y (AOI21X1)             
      0.11       2.30 ^ NAND2X1_646/Y (NAND2X1)             
      0.10       2.40 v AOI21X1_727/Y (AOI21X1)             
      0.16       2.57 ^ NOR2X1_916/Y (NOR2X1)               
      0.11       2.67 v OAI21X1_2285/Y (OAI21X1)            
      0.17       2.84 ^ AOI21X1_760/Y (AOI21X1)             
      0.12       2.97 v OAI21X1_2321/Y (OAI21X1)            
      0.10       3.07 ^ OAI21X1_2322/Y (OAI21X1)            
      0.06       3.13 v OAI21X1_2324/Y (OAI21X1)            
      0.09       3.22 ^ OAI21X1_2325/Y (OAI21X1)            
      0.06       3.28 v AOI21X1_766/Y (AOI21X1)             
      0.00       3.28 v DFFPOSX1_605/D (DFFPOSX1)           
                 3.28   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_57/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_605/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.28   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1216 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.20       3.18 ^ BUFX2_479/Y (BUFX2)                 
      0.05       3.24 v OAI21X1_2978/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1216/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_120/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1216/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1206 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.20       3.18 ^ BUFX2_479/Y (BUFX2)                 
      0.05       3.24 v OAI21X1_2958/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1206/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_110/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1206/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1226 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.20       3.18 ^ BUFX2_479/Y (BUFX2)                 
      0.05       3.24 v OAI21X1_2998/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1226/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_130/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1226/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_257 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1264/Y (BUFX2)                
      0.06       3.24 v OAI21X1_3002/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_257/D (DFFPOSX1)           
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_120/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_257/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1420 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ AOI21X1_11/Y (AOI21X1)              
      0.10       3.00 v AOI22X1_4/Y (AOI22X1)               
      0.21       3.21 v BUFX2_415/Y (BUFX2)                 
      0.08       3.29 ^ OAI21X1_4080/Y (OAI21X1)            
      0.00       3.29 ^ DFFPOSX1_1420/D (DFFPOSX1)          
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_50/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1420/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.20       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1576 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.07       2.85 ^ NOR2X1_109/Y (NOR2X1)               
      0.06       2.91 v OAI21X1_120/Y (OAI21X1)             
      0.12       3.03 ^ OAI21X1_121/Y (OAI21X1)             
      0.18       3.21 ^ BUFX2_226/Y (BUFX2)                 
      0.06       3.27 v OAI21X1_3777/Y (OAI21X1)            
      0.00       3.27 v DFFPOSX1_1576/D (DFFPOSX1)          
                 3.27   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_69/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1576/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.27   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1608 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.07       2.85 ^ NOR2X1_109/Y (NOR2X1)               
      0.06       2.91 v OAI21X1_120/Y (OAI21X1)             
      0.12       3.03 ^ OAI21X1_121/Y (OAI21X1)             
      0.18       3.21 ^ BUFX2_224/Y (BUFX2)                 
      0.06       3.27 v OAI21X1_3259/Y (OAI21X1)            
      0.00       3.27 v DFFPOSX1_1608/D (DFFPOSX1)          
                 3.27   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_101/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1608/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.27   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_219 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.07       2.85 ^ NOR2X1_109/Y (NOR2X1)               
      0.06       2.91 v OAI21X1_120/Y (OAI21X1)             
      0.12       3.03 ^ OAI21X1_121/Y (OAI21X1)             
      0.18       3.21 ^ BUFX2_223/Y (BUFX2)                 
      0.06       3.27 v OAI21X1_3853/Y (OAI21X1)            
      0.00       3.27 v DFFPOSX1_219/D (DFFPOSX1)           
                 3.27   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_82/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_219/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.27   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_59 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.07       2.85 ^ NOR2X1_109/Y (NOR2X1)               
      0.06       2.91 v OAI21X1_120/Y (OAI21X1)             
      0.12       3.03 ^ OAI21X1_121/Y (OAI21X1)             
      0.18       3.21 ^ BUFX2_225/Y (BUFX2)                 
      0.06       3.27 v OAI21X1_3976/Y (OAI21X1)            
      0.00       3.27 v DFFPOSX1_59/D (DFFPOSX1)            
                 3.27   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_59/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_59/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.27   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1579 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.09       2.74 v INVX1_137/Y (INVX1)                 
      0.07       2.81 ^ NOR2X1_113/Y (NOR2X1)               
      0.06       2.87 v OAI21X1_134/Y (OAI21X1)             
      0.12       3.00 ^ OAI21X1_135/Y (OAI21X1)             
      0.18       3.18 ^ BUFX2_1207/Y (BUFX2)                
      0.06       3.24 v OAI21X1_3780/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1579/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_72/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1579/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_222 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.09       2.74 v INVX1_137/Y (INVX1)                 
      0.07       2.81 ^ NOR2X1_113/Y (NOR2X1)               
      0.06       2.87 v OAI21X1_134/Y (OAI21X1)             
      0.12       3.00 ^ OAI21X1_135/Y (OAI21X1)             
      0.18       3.18 ^ BUFX2_1204/Y (BUFX2)                
      0.06       3.24 v OAI21X1_3856/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_222/D (DFFPOSX1)           
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_85/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_222/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_318 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.09       2.74 v INVX1_137/Y (INVX1)                 
      0.07       2.81 ^ NOR2X1_113/Y (NOR2X1)               
      0.06       2.87 v OAI21X1_134/Y (OAI21X1)             
      0.12       3.00 ^ OAI21X1_135/Y (OAI21X1)             
      0.18       3.18 ^ BUFX2_1207/Y (BUFX2)                
      0.06       3.24 v OAI21X1_2836/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_318/D (DFFPOSX1)           
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_44/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_318/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_62 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.09       2.74 v INVX1_137/Y (INVX1)                 
      0.07       2.81 ^ NOR2X1_113/Y (NOR2X1)               
      0.06       2.87 v OAI21X1_134/Y (OAI21X1)             
      0.12       3.00 ^ OAI21X1_135/Y (OAI21X1)             
      0.18       3.18 ^ BUFX2_1206/Y (BUFX2)                
      0.06       3.24 v OAI21X1_3982/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_62/D (DFFPOSX1)            
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_62/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_62/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1479 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.20       3.18 ^ BUFX2_227/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_209/Y (OAI21X1)             
      0.00       3.23 v DFFPOSX1_1479/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_109/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1479/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1034 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ AOI21X1_11/Y (AOI21X1)              
      0.10       3.00 v AOI22X1_4/Y (AOI22X1)               
      0.21       3.21 v BUFX2_415/Y (BUFX2)                 
      0.08       3.29 ^ OAI21X1_140/Y (OAI21X1)             
      0.00       3.29 ^ DFFPOSX1_1034/D (DFFPOSX1)          
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_75/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1034/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.20       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1202 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.20       3.19 ^ BUFX2_480/Y (BUFX2)                 
      0.05       3.24 v OAI21X1_2950/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1202/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_106/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_1202/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1391 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.20       3.17 ^ BUFX2_128/Y (BUFX2)                 
      0.06       3.24 v OAI21X1_4022/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1391/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_21/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1391/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_294 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.20       3.17 ^ BUFX2_186/Y (BUFX2)                 
      0.06       3.24 v OAI21X1_2788/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_294/D (DFFPOSX1)           
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_20/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_294/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1390 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.20       3.17 ^ BUFX2_127/Y (BUFX2)                 
      0.06       3.24 v OAI21X1_4020/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1390/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_20/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1390/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_209 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.08       2.93 ^ OAI21X1_71/Y (OAI21X1)              
      0.09       3.02 v OAI21X1_72/Y (OAI21X1)              
      0.19       3.20 v BUFX2_1222/Y (BUFX2)                
      0.08       3.29 ^ OAI21X1_3843/Y (OAI21X1)            
      0.00       3.29 ^ DFFPOSX1_209/D (DFFPOSX1)           
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_72/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_209/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1583 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1209/Y (BUFX2)                
      0.06       3.24 v OAI21X1_3209/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1583/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_76/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1583/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1475 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.20       3.18 ^ BUFX2_228/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_201/Y (OAI21X1)             
      0.00       3.23 v DFFPOSX1_1475/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_105/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_1475/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1465 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.20       3.18 ^ BUFX2_228/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_181/Y (OAI21X1)             
      0.00       3.23 v DFFPOSX1_1465/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_95/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1465/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1582 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1208/Y (BUFX2)                
      0.06       3.23 v OAI21X1_3207/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1582/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_75/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1582/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_305 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.08       2.93 ^ OAI21X1_71/Y (OAI21X1)              
      0.09       3.02 v OAI21X1_72/Y (OAI21X1)              
      0.19       3.20 v BUFX2_1225/Y (BUFX2)                
      0.08       3.29 ^ OAI21X1_2810/Y (OAI21X1)            
      0.00       3.29 ^ DFFPOSX1_305/D (DFFPOSX1)           
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_31/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_305/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.20       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1464 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.20       3.18 ^ BUFX2_227/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_179/Y (OAI21X1)             
      0.00       3.23 v DFFPOSX1_1464/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_94/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1464/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1469 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.20       3.18 ^ BUFX2_227/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_189/Y (OAI21X1)             
      0.00       3.23 v DFFPOSX1_1469/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_99/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1469/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.64   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_44 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.20       3.18 ^ BUFX2_243/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_3946/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_44/D (DFFPOSX1)            
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_44/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_44/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_54 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.20       3.18 ^ BUFX2_243/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_3966/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_54/D (DFFPOSX1)            
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_54/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_54/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_39 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.20       3.18 ^ BUFX2_243/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_3936/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_39/D (DFFPOSX1)            
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_39/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_43 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.20       3.18 ^ BUFX2_242/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_3944/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_43/D (DFFPOSX1)            
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_43/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_43/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_53 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.20       3.18 ^ BUFX2_242/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_3964/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_53/D (DFFPOSX1)            
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_53/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_53/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_63 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.20       3.18 ^ BUFX2_242/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_3984/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_63/D (DFFPOSX1)            
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_63/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_63/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_268 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1265/Y (BUFX2)                
      0.05       3.23 v OAI21X1_3024/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_268/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_131/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_268/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_267 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1264/Y (BUFX2)                
      0.05       3.23 v OAI21X1_3022/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_267/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_130/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_267/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_69 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1136/Y (BUFX2)                
      0.36       3.06 v NOR2X1_1227/Y (NOR2X1)              
      0.15       3.22 ^ NAND2X1_960/Y (NAND2X1)             
      0.05       3.26 v OAI21X1_3161/Y (OAI21X1)            
      0.00       3.26 v DFFPOSX1_69/D (DFFPOSX1)            
                 3.26   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_69/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_69/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.26   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_70 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1136/Y (BUFX2)                
      0.36       3.06 v NOR2X1_1227/Y (NOR2X1)              
      0.15       3.22 ^ NAND2X1_961/Y (NAND2X1)             
      0.05       3.26 v OAI21X1_3162/Y (OAI21X1)            
      0.00       3.26 v DFFPOSX1_70/D (DFFPOSX1)            
                 3.26   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_70/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_70/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.26   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_71 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1136/Y (BUFX2)                
      0.36       3.06 v NOR2X1_1227/Y (NOR2X1)              
      0.15       3.22 ^ NAND2X1_962/Y (NAND2X1)             
      0.05       3.26 v OAI21X1_3163/Y (OAI21X1)            
      0.00       3.26 v DFFPOSX1_71/D (DFFPOSX1)            
                 3.26   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_71/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_71/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.26   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1456 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.18       3.17 ^ BUFX2_229/Y (BUFX2)                 
      0.06       3.23 v OAI21X1_157/Y (OAI21X1)             
      0.00       3.23 v DFFPOSX1_1456/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_86/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1456/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1457 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.18       3.17 ^ BUFX2_230/Y (BUFX2)                 
      0.06       3.23 v OAI21X1_162/Y (OAI21X1)             
      0.00       3.23 v DFFPOSX1_1457/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_87/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1457/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1458 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.18       3.17 ^ BUFX2_231/Y (BUFX2)                 
      0.06       3.23 v OAI21X1_167/Y (OAI21X1)             
      0.00       3.23 v DFFPOSX1_1458/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_88/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1458/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_759 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.33       1.22 ^ DFFPOSX1_616/Q (DFFPOSX1)           
      0.34       1.55 v INVX1_22/Y (INVX1)                  
      0.17       1.73 ^ NAND2X1_104/Y (NAND2X1)             
      0.14       1.87 v NAND2X1_105/Y (NAND2X1)             
      0.09       1.96 ^ OAI21X1_227/Y (OAI21X1)             
      0.12       2.07 ^ AND2X2_14/Y (AND2X2)                
      0.09       2.16 v NOR2X1_196/Y (NOR2X1)               
      0.09       2.25 ^ OAI21X1_231/Y (OAI21X1)             
      0.15       2.40 ^ AND2X2_15/Y (AND2X2)                
      0.15       2.55 v NOR2X1_206/Y (NOR2X1)               
      0.13       2.67 ^ OAI21X1_3713/Y (OAI21X1)            
      0.14       2.81 ^ AND2X2_259/Y (AND2X2)               
      0.10       2.91 v OAI21X1_3721/Y (OAI21X1)            
      0.12       3.04 ^ OAI21X1_3723/Y (OAI21X1)            
      0.07       3.11 v AOI21X1_1042/Y (AOI21X1)            
      0.08       3.19 ^ OAI21X1_3724/Y (OAI21X1)            
      0.04       3.23 v NAND3X1_114/Y (NAND3X1)             
      0.00       3.23 v DFFPOSX1_759/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_74/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_759/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_295 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.20       3.17 ^ BUFX2_187/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_2790/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_295/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_21/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_295/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1411 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.20       3.17 ^ BUFX2_128/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_4062/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1411/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_41/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1411/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1401 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.20       3.17 ^ BUFX2_128/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_4042/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1401/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_31/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1401/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1580 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ AOI21X1_11/Y (AOI21X1)              
      0.10       3.00 v AOI22X1_4/Y (AOI22X1)               
      0.20       3.20 v BUFX2_419/Y (BUFX2)                 
      0.08       3.28 ^ OAI21X1_3781/Y (OAI21X1)            
      0.00       3.28 ^ DFFPOSX1_1580/D (DFFPOSX1)          
                 3.28   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_73/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1580/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.28   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_223 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ AOI21X1_11/Y (AOI21X1)              
      0.10       3.00 v AOI22X1_4/Y (AOI22X1)               
      0.20       3.20 v BUFX2_416/Y (BUFX2)                 
      0.08       3.28 ^ OAI21X1_3857/Y (OAI21X1)            
      0.00       3.28 ^ DFFPOSX1_223/D (DFFPOSX1)           
                 3.28   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_86/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_223/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.28   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_282 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1264/Y (BUFX2)                
      0.05       3.23 v OAI21X1_3052/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_282/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_8/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_282/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_304 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.20       3.17 ^ BUFX2_186/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_2808/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_304/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_30/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_304/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_314 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.20       3.17 ^ BUFX2_186/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_2828/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_314/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_40/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_314/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1214 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.18       3.17 ^ BUFX2_482/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_2974/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1214/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_118/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1214/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1215 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.18       3.17 ^ BUFX2_483/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_2976/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1215/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_119/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1215/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1203 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.18       3.17 ^ BUFX2_481/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_2952/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1203/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_107/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1203/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1204 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.18       3.17 ^ BUFX2_482/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_2954/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1204/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_108/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1204/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1205 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.18       3.17 ^ BUFX2_483/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_2956/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1205/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_109/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1205/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1400 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.20       3.17 ^ BUFX2_127/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_4040/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1400/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_30/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1400/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1410 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.20       3.17 ^ BUFX2_127/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_4060/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1410/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_40/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1410/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1603 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1209/Y (BUFX2)                
      0.05       3.23 v OAI21X1_3249/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1603/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_96/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1603/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1593 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1209/Y (BUFX2)                
      0.05       3.23 v OAI21X1_3229/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1593/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_86/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1593/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_136 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_721/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_3994/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_136/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_136/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_136/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_135 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_719/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_3993/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_135/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_135/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_135/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_137 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_715/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_3995/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_137/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_137/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_137/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_134 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_717/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_3992/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_134/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_134/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_134/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_133 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_715/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_3991/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_133/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_133/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_133/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1612 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.15       2.80 v NOR2X1_114/Y (NOR2X1)               
      0.10       2.89 ^ AOI21X1_11/Y (AOI21X1)              
      0.10       3.00 v AOI22X1_4/Y (AOI22X1)               
      0.20       3.20 v BUFX2_417/Y (BUFX2)                 
      0.08       3.28 ^ OAI21X1_3267/Y (OAI21X1)            
      0.00       3.28 ^ DFFPOSX1_1612/D (DFFPOSX1)          
                 3.28   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_105/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_1612/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.20       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.28   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1602 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1208/Y (BUFX2)                
      0.05       3.22 v OAI21X1_3247/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1602/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_95/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1602/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1592 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1208/Y (BUFX2)                
      0.05       3.22 v OAI21X1_3227/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1592/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_85/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1592/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_764 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.33       1.22 ^ DFFPOSX1_616/Q (DFFPOSX1)           
      0.34       1.55 v INVX1_22/Y (INVX1)                  
      0.17       1.73 ^ NAND2X1_104/Y (NAND2X1)             
      0.14       1.87 v NAND2X1_105/Y (NAND2X1)             
      0.09       1.96 ^ OAI21X1_227/Y (OAI21X1)             
      0.12       2.07 ^ AND2X2_14/Y (AND2X2)                
      0.09       2.16 v NOR2X1_196/Y (NOR2X1)               
      0.09       2.25 ^ OAI21X1_231/Y (OAI21X1)             
      0.15       2.40 ^ AND2X2_15/Y (AND2X2)                
      0.15       2.55 v NOR2X1_206/Y (NOR2X1)               
      0.13       2.67 ^ OAI21X1_3713/Y (OAI21X1)            
      0.08       2.75 v AOI21X1_1050/Y (AOI21X1)            
      0.11       2.87 ^ OAI21X1_3742/Y (OAI21X1)            
      0.08       2.94 v AOI21X1_1055/Y (AOI21X1)            
      0.11       3.05 ^ OAI21X1_3747/Y (OAI21X1)            
      0.06       3.11 v NAND2X1_1184/Y (NAND2X1)            
      0.09       3.20 ^ OAI21X1_3748/Y (OAI21X1)            
      0.06       3.26 v OAI21X1_3750/Y (OAI21X1)            
      0.00       3.26 v DFFPOSX1_764/D (DFFPOSX1)           
                 3.26   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_79/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_764/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.26   data arrival time                   
---------------------------------------------------------------
                -0.63   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1478 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.18       3.17 ^ BUFX2_231/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_207/Y (OAI21X1)             
      0.00       3.22 v DFFPOSX1_1478/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_108/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1478/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1477 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.18       3.17 ^ BUFX2_230/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_205/Y (OAI21X1)             
      0.00       3.22 v DFFPOSX1_1477/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_107/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_1477/CLK (DFFPOSX1)        
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1419 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.09       2.74 v INVX1_137/Y (INVX1)                 
      0.07       2.81 ^ NOR2X1_113/Y (NOR2X1)               
      0.06       2.87 v OAI21X1_134/Y (OAI21X1)             
      0.12       3.00 ^ OAI21X1_135/Y (OAI21X1)             
      0.20       3.19 ^ BUFX2_1203/Y (BUFX2)                
      0.06       3.25 v OAI21X1_4078/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_1419/D (DFFPOSX1)          
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_49/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1419/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_291 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.18       3.16 ^ BUFX2_188/Y (BUFX2)                 
      0.06       3.22 v OAI21X1_2782/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_291/D (DFFPOSX1)           
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_17/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_291/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_292 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.18       3.16 ^ BUFX2_189/Y (BUFX2)                 
      0.06       3.22 v OAI21X1_2784/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_292/D (DFFPOSX1)           
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_18/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_292/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_293 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.18       3.16 ^ BUFX2_190/Y (BUFX2)                 
      0.06       3.22 v OAI21X1_2786/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_293/D (DFFPOSX1)           
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_19/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_293/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1392 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.18       3.16 ^ BUFX2_129/Y (BUFX2)                 
      0.06       3.22 v OAI21X1_4024/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1392/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_22/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1392/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_140 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_721/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_3998/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_140/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_3/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_140/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_141 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_715/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_3999/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_141/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_141/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_151 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_719/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_4009/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_151/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_14/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_151/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_142 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_717/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_4000/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_142/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_5/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_142/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_149 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_715/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_4007/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_149/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_149/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_150 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_717/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_4008/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_150/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_13/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_150/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_153 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_715/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_4011/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_153/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_16/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_153/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_138 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_717/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_3996/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_138/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_1/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_138/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_139 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_719/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_3997/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_139/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_2/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_139/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_152 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1135/Y (BUFX2)                
      0.10       2.80 v NOR2X1_254/Y (NOR2X1)               
      0.18       2.97 ^ NAND2X1_1256/Y (NAND2X1)            
      0.23       3.20 ^ BUFX2_721/Y (BUFX2)                 
      0.05       3.25 v OAI21X1_4010/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_152/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_15/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_152/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_755 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.11       2.70 v NOR2X1_1407/Y (NOR2X1)              
      0.15       2.85 ^ OAI21X1_3695/Y (OAI21X1)            
      0.10       2.95 v AOI21X1_1033/Y (AOI21X1)            
      0.07       3.02 ^ NAND2X1_1177/Y (NAND2X1)            
      0.07       3.09 v NAND2X1_1179/Y (NAND2X1)            
      0.11       3.20 ^ XNOR2X1_58/Y (XNOR2X1)              
      0.06       3.25 v OAI21X1_3706/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_755/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_70/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_755/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1584 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1210/Y (BUFX2)                
      0.06       3.22 v OAI21X1_3211/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1584/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_77/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1584/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1468 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.18       3.17 ^ BUFX2_231/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_187/Y (OAI21X1)             
      0.00       3.22 v DFFPOSX1_1468/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_98/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1468/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1466 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.18       3.17 ^ BUFX2_229/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_183/Y (OAI21X1)             
      0.00       3.22 v DFFPOSX1_1466/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_96/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1466/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1467 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.18       3.17 ^ BUFX2_230/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_185/Y (OAI21X1)             
      0.00       3.22 v DFFPOSX1_1467/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_97/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1467/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1476 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.18       3.17 ^ BUFX2_229/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_203/Y (OAI21X1)             
      0.00       3.22 v DFFPOSX1_1476/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_106/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_1476/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1406 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.08       2.93 ^ OAI21X1_71/Y (OAI21X1)              
      0.09       3.02 v OAI21X1_72/Y (OAI21X1)              
      0.20       3.22 v BUFX2_1221/Y (BUFX2)                
      0.08       3.30 ^ OAI21X1_4052/Y (OAI21X1)            
      0.00       3.30 ^ DFFPOSX1_1406/D (DFFPOSX1)          
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_36/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1406/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_41 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.18       3.16 ^ BUFX2_245/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_3940/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_41/D (DFFPOSX1)            
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_41/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_41/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_42 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.18       3.16 ^ BUFX2_246/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_3942/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_42/D (DFFPOSX1)            
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_42/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_42/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_51 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.18       3.16 ^ BUFX2_245/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_3960/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_51/D (DFFPOSX1)            
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_51/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_51/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_52 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.18       3.16 ^ BUFX2_246/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_3962/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_52/D (DFFPOSX1)            
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_52/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_52/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_55 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.18       3.16 ^ BUFX2_244/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_3968/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_55/D (DFFPOSX1)            
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_55/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_55/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_40 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.18       3.16 ^ BUFX2_244/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_3938/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_40/D (DFFPOSX1)            
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_40/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_40/CLK (DFFPOSX1)          
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1197 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.20       3.19 ^ BUFX2_480/Y (BUFX2)                 
      0.06       3.25 v OAI21X1_2940/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_1197/D (DFFPOSX1)          
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_101/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1197/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_264 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1266/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3016/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_264/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_127/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_264/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_265 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1267/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3018/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_265/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_128/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_265/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_266 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1268/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3020/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_266/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_129/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_266/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_269 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1266/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3026/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_269/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_132/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_269/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_241 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.08       2.93 ^ OAI21X1_71/Y (OAI21X1)              
      0.09       3.02 v OAI21X1_72/Y (OAI21X1)              
      0.20       3.22 v BUFX2_1221/Y (BUFX2)                
      0.08       3.30 ^ OAI21X1_3796/Y (OAI21X1)            
      0.00       3.30 ^ DFFPOSX1_241/D (DFFPOSX1)           
                 3.30   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_104/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_241/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.69   library setup time                  
                 2.69   data required time                  
---------------------------------------------------------------
                 2.69   data required time                  
                -3.30   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1196 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.20       3.18 ^ BUFX2_479/Y (BUFX2)                 
      0.06       3.25 v OAI21X1_2938/Y (OAI21X1)            
      0.00       3.25 v DFFPOSX1_1196/D (DFFPOSX1)          
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_100/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1196/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.62   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_273 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.08       2.93 ^ OAI21X1_71/Y (OAI21X1)              
      0.09       3.02 v OAI21X1_72/Y (OAI21X1)              
      0.19       3.20 v BUFX2_1224/Y (BUFX2)                
      0.08       3.29 ^ OAI21X1_3034/Y (OAI21X1)            
      0.00       3.29 ^ DFFPOSX1_273/D (DFFPOSX1)           
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_136/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_273/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.67   library setup time                  
                 2.67   data required time                  
---------------------------------------------------------------
                 2.67   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1459 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.20       3.18 ^ BUFX2_227/Y (BUFX2)                 
      0.06       3.24 v OAI21X1_169/Y (OAI21X1)             
      0.00       3.24 v DFFPOSX1_1459/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_89/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1459/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_303 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.18       3.16 ^ BUFX2_190/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_2806/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_303/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_29/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_303/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_281 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1268/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3050/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_281/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_7/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_281/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_296 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.18       3.16 ^ BUFX2_188/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_2792/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_296/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_22/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_296/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_302 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.18       3.16 ^ BUFX2_189/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_2804/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_302/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_302/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_307 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.18       3.16 ^ BUFX2_189/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_2814/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_307/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_307/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_313 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.18       3.16 ^ BUFX2_190/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_2826/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_313/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_313/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1398 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.18       3.16 ^ BUFX2_130/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_4036/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1398/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1398/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_280 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1267/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3048/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_280/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_6/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_280/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: DFFPOSX1_615 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_643 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_615/CLK (DFFPOSX1)         
      0.31       1.20 v DFFPOSX1_615/Q (DFFPOSX1)           
      0.31       1.51 ^ INVX1_23/Y (INVX1)                  
      0.22       1.72 v NOR2X1_503/Y (NOR2X1)               
      0.11       1.83 ^ NAND2X1_472/Y (NAND2X1)             
      0.11       1.94 v OAI21X1_1283/Y (OAI21X1)            
      0.18       2.13 ^ AOI21X1_332/Y (AOI21X1)             
      0.14       2.26 v OAI21X1_1438/Y (OAI21X1)            
      0.11       2.38 ^ NAND3X1_38/Y (NAND3X1)              
      0.15       2.53 ^ AND2X2_93/Y (AND2X2)                
      0.14       2.66 v OAI21X1_1916/Y (OAI21X1)            
      0.11       2.78 ^ AOI21X1_659/Y (AOI21X1)             
      0.05       2.83 v OAI21X1_2048/Y (OAI21X1)            
      0.09       2.92 ^ NAND2X1_596/Y (NAND2X1)             
      0.05       2.97 v NAND2X1_597/Y (NAND2X1)             
      0.06       3.03 ^ NAND2X1_598/Y (NAND2X1)             
      0.05       3.09 v NAND3X1_52/Y (NAND3X1)              
      0.08       3.17 ^ OAI21X1_2076/Y (OAI21X1)            
      0.05       3.21 v OAI21X1_2077/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_643/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_95/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_643/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1402 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.18       3.16 ^ BUFX2_129/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_4044/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1402/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_32/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1402/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1403 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.18       3.16 ^ BUFX2_130/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_4046/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1403/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1403/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1409 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.18       3.16 ^ BUFX2_131/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_4058/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1409/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1409/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1412 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.18       3.16 ^ BUFX2_129/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_4064/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1412/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_42/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1412/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1414 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.18       3.16 ^ BUFX2_131/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_4068/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1414/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_44/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1414/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1399 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.18       3.16 ^ BUFX2_131/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_4038/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1399/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_29/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1399/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1413 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.18       3.16 ^ BUFX2_130/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_4066/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1413/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_43/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1413/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_34 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.20       3.18 ^ BUFX2_243/Y (BUFX2)                 
      0.06       3.24 v OAI21X1_3926/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_34/D (DFFPOSX1)            
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_34/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_34/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1483 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.09       2.74 v INVX1_137/Y (INVX1)                 
      0.07       2.81 ^ NOR2X1_113/Y (NOR2X1)               
      0.06       2.87 v OAI21X1_134/Y (OAI21X1)             
      0.12       3.00 ^ OAI21X1_135/Y (OAI21X1)             
      0.18       3.18 ^ BUFX2_1204/Y (BUFX2)                
      0.06       3.24 v OAI21X1_217/Y (OAI21X1)             
      0.00       3.24 v DFFPOSX1_1483/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_113/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1483/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_646 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.12       3.00 v AOI21X1_705/Y (AOI21X1)             
      0.11       3.11 ^ NAND3X1_57/Y (NAND3X1)              
      0.07       3.18 v AOI21X1_706/Y (AOI21X1)             
      0.07       3.25 ^ AOI22X1_105/Y (AOI22X1)             
      0.00       3.25 ^ DFFPOSX1_646/D (DFFPOSX1)           
                 3.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_98/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_646/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.25   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_525 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.16       2.65 ^ INVX1_979/Y (INVX1)                 
      0.16       2.81 v NOR2X1_1055/Y (NOR2X1)              
      0.15       2.96 ^ NAND2X1_774/Y (NAND2X1)             
      0.13       3.09 v NOR2X1_1061/Y (NOR2X1)              
      0.09       3.18 ^ OAI21X1_2426/Y (OAI21X1)            
      0.05       3.24 v AOI21X1_839/Y (AOI21X1)             
      0.00       3.24 v DFFPOSX1_525/D (DFFPOSX1)           
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_114/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_525/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1207 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.20       3.19 ^ BUFX2_480/Y (BUFX2)                 
      0.05       3.24 v OAI21X1_2960/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1207/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_111/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1207/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_38 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.20       3.18 ^ BUFX2_242/Y (BUFX2)                 
      0.06       3.24 v OAI21X1_3934/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_38/D (DFFPOSX1)            
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_38/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_68 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.23       2.70 ^ BUFX2_1136/Y (BUFX2)                
      0.36       3.06 v NOR2X1_1227/Y (NOR2X1)              
      0.18       3.24 v MUX2X1_258/Y (MUX2X1)               
      0.00       3.24 v DFFPOSX1_68/D (DFFPOSX1)            
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_68/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: DFFPOSX1_355 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_623 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_81/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_355/CLK (DFFPOSX1)         
      0.29       1.18 v DFFPOSX1_355/Q (DFFPOSX1)           
      0.28       1.46 v BUFX2_166/Y (BUFX2)                 
      0.29       1.75 ^ INVX1_630/Y (INVX1)                 
      0.32       2.07 ^ BUFX2_852/Y (BUFX2)                 
      0.06       2.14 v NAND3X1_32/Y (NAND3X1)              
      0.13       2.27 ^ OAI21X1_1216/Y (OAI21X1)            
      0.16       2.43 ^ BUFX2_1029/Y (BUFX2)                
      0.24       2.67 v INVX1_634/Y (INVX1)                 
      0.16       2.83 ^ NAND3X1_35/Y (NAND3X1)              
      0.05       2.88 v OAI21X1_1466/Y (OAI21X1)            
      0.07       2.95 ^ NAND2X1_501/Y (NAND2X1)             
      0.05       3.01 v OAI21X1_1467/Y (OAI21X1)            
      0.07       3.08 ^ AOI21X1_386/Y (AOI21X1)             
      0.09       3.16 ^ AND2X2_64/Y (AND2X2)                
      0.05       3.21 v AOI22X1_59/Y (AOI22X1)              
      0.00       3.21 v DFFPOSX1_623/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_75/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_623/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1590 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1211/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3223/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1590/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_83/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1590/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1594 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1210/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3231/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1594/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_87/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1594/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1595 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1211/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3233/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1595/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_88/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1595/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1601 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1212/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3245/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1601/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_94/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1601/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1604 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1210/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3251/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1604/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_97/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1604/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1606 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1212/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3255/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1606/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_99/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1606/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1591 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1212/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3225/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1591/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_84/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1591/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1605 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1211/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3253/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1605/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_98/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1605/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1211 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.20       3.18 ^ BUFX2_479/Y (BUFX2)                 
      0.05       3.24 v OAI21X1_2968/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1211/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_115/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1211/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1221 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.20       3.18 ^ BUFX2_479/Y (BUFX2)                 
      0.05       3.24 v OAI21X1_2988/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1221/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_125/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1221/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_262 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1264/Y (BUFX2)                
      0.06       3.24 v OAI21X1_3012/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_262/D (DFFPOSX1)           
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_125/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_262/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1611 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.09       2.74 v INVX1_137/Y (INVX1)                 
      0.07       2.81 ^ NOR2X1_113/Y (NOR2X1)               
      0.06       2.87 v OAI21X1_134/Y (OAI21X1)             
      0.12       3.00 ^ OAI21X1_135/Y (OAI21X1)             
      0.18       3.18 ^ BUFX2_1205/Y (BUFX2)                
      0.06       3.24 v OAI21X1_3265/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1611/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_104/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1611/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_286 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.06       2.53 v NOR2X1_112/Y (NOR2X1)               
      0.11       2.64 ^ NAND2X1_68/Y (NAND2X1)              
      0.09       2.74 v INVX1_137/Y (INVX1)                 
      0.07       2.81 ^ NOR2X1_113/Y (NOR2X1)               
      0.06       2.87 v OAI21X1_134/Y (OAI21X1)             
      0.12       3.00 ^ OAI21X1_135/Y (OAI21X1)             
      0.18       3.18 ^ BUFX2_1206/Y (BUFX2)                
      0.06       3.24 v OAI21X1_3060/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_286/D (DFFPOSX1)           
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_286/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1484 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.20       3.18 ^ BUFX2_227/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_219/Y (OAI21X1)             
      0.00       3.23 v DFFPOSX1_1484/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_114/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1484/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_635 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.16       2.33 ^ OAI21X1_1229/Y (OAI21X1)            
      0.19       2.53 ^ BUFX2_410/Y (BUFX2)                 
      0.12       2.65 v INVX1_636/Y (INVX1)                 
      0.18       2.83 v BUFX2_1294/Y (BUFX2)                
      0.09       2.92 ^ OAI21X1_1793/Y (OAI21X1)            
      0.07       2.99 v AOI21X1_537/Y (AOI21X1)             
      0.10       3.09 v OR2X2_12/Y (OR2X2)                  
      0.07       3.16 ^ NOR2X1_773/Y (NOR2X1)               
      0.05       3.21 v AOI22X1_86/Y (AOI22X1)              
      0.00       3.21 v DFFPOSX1_635/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_87/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_635/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_694 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.11       3.02 ^ AOI21X1_950/Y (AOI21X1)             
      0.07       3.09 v OAI21X1_3383/Y (OAI21X1)            
      0.07       3.16 ^ AOI21X1_951/Y (AOI21X1)             
      0.05       3.20 v OAI21X1_3384/Y (OAI21X1)            
      0.00       3.20 v DFFPOSX1_694/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_9/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_694/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_691 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.11       3.02 ^ AOI21X1_944/Y (AOI21X1)             
      0.07       3.09 v OAI21X1_3366/Y (OAI21X1)            
      0.07       3.16 ^ AOI21X1_945/Y (AOI21X1)             
      0.05       3.20 v OAI21X1_3367/Y (OAI21X1)            
      0.00       3.20 v DFFPOSX1_691/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_6/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_691/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_290 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.20       3.17 ^ BUFX2_187/Y (BUFX2)                 
      0.06       3.24 v OAI21X1_2780/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_290/D (DFFPOSX1)           
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_16/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_290/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_640 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.22       1.07 v DFFPOSX1_713/Q (DFFPOSX1)           
      0.09       1.17 ^ NOR2X1_50/Y (NOR2X1)                
      0.14       1.30 v INVX1_50/Y (INVX1)                  
      0.14       1.44 ^ NOR2X1_51/Y (NOR2X1)                
      0.17       1.61 ^ BUFX2_1024/Y (BUFX2)                
      0.11       1.73 v INVX1_51/Y (INVX1)                  
      0.17       1.90 v BUFX2_587/Y (BUFX2)                 
      0.13       2.03 ^ NOR2X1_52/Y (NOR2X1)                
      0.20       2.22 v NAND2X1_24/Y (NAND2X1)              
      0.16       2.39 ^ INVX1_52/Y (INVX1)                  
      0.44       2.83 v NOR2X1_53/Y (NOR2X1)                
      0.16       2.98 ^ OAI21X1_1984/Y (OAI21X1)            
      0.09       3.07 ^ AND2X2_130/Y (AND2X2)               
      0.05       3.12 v OAI21X1_1986/Y (OAI21X1)            
      0.07       3.19 ^ AOI21X1_629/Y (AOI21X1)             
      0.05       3.24 v AOI22X1_95/Y (AOI22X1)              
      0.00       3.24 v DFFPOSX1_640/D (DFFPOSX1)           
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_92/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_640/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_289 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.20       3.17 ^ BUFX2_186/Y (BUFX2)                 
      0.06       3.24 v OAI21X1_2778/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_289/D (DFFPOSX1)           
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_15/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_289/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1395 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.20       3.17 ^ BUFX2_127/Y (BUFX2)                 
      0.06       3.24 v OAI21X1_4030/Y (OAI21X1)            
      0.00       3.24 v DFFPOSX1_1395/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_25/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1395/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_608 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.15       1.30 ^ INVX1_856/Y (INVX1)                 
      0.18       1.48 ^ BUFX2_1041/Y (BUFX2)                
      0.09       1.57 v OAI21X1_2199/Y (OAI21X1)            
      0.17       1.74 ^ OAI21X1_2200/Y (OAI21X1)            
      0.25       1.99 v INVX1_869/Y (INVX1)                 
      0.12       2.11 ^ NAND2X1_644/Y (NAND2X1)             
      0.09       2.19 v AOI21X1_726/Y (AOI21X1)             
      0.11       2.30 ^ NAND2X1_646/Y (NAND2X1)             
      0.10       2.40 v AOI21X1_727/Y (AOI21X1)             
      0.12       2.53 ^ OAI21X1_2282/Y (OAI21X1)            
      0.10       2.63 v AOI21X1_770/Y (AOI21X1)             
      0.19       2.82 ^ NOR2X1_966/Y (NOR2X1)               
      0.11       2.93 v OAI21X1_2341/Y (OAI21X1)            
      0.09       3.02 ^ OAI21X1_2342/Y (OAI21X1)            
      0.07       3.09 v AOI21X1_775/Y (AOI21X1)             
      0.09       3.18 ^ OAI21X1_2344/Y (OAI21X1)            
      0.06       3.24 v AOI21X1_776/Y (AOI21X1)             
      0.00       3.24 v DFFPOSX1_608/D (DFFPOSX1)           
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_60/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_608/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.61   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1566 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.08       2.93 ^ OAI21X1_71/Y (OAI21X1)              
      0.09       3.02 v OAI21X1_72/Y (OAI21X1)              
      0.19       3.20 v BUFX2_1225/Y (BUFX2)                
      0.08       3.29 ^ OAI21X1_3767/Y (OAI21X1)            
      0.00       3.29 ^ DFFPOSX1_1566/D (DFFPOSX1)          
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_59/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1566/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_693 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.11       3.02 ^ AOI21X1_948/Y (AOI21X1)             
      0.07       3.09 v OAI21X1_3377/Y (OAI21X1)            
      0.07       3.16 ^ AOI21X1_949/Y (AOI21X1)             
      0.05       3.20 v OAI21X1_3378/Y (OAI21X1)            
      0.00       3.20 v DFFPOSX1_693/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_8/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_693/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1470 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.20       3.18 ^ BUFX2_228/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_191/Y (OAI21X1)             
      0.00       3.23 v DFFPOSX1_1470/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_100/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1470/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1460 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.20       3.18 ^ BUFX2_228/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_171/Y (OAI21X1)             
      0.00       3.23 v DFFPOSX1_1460/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_90/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1460/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_601 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.21       1.56 ^ BUFX2_1188/Y (BUFX2)                
      0.20       1.76 v OAI21X1_2193/Y (OAI21X1)            
      0.22       1.98 ^ INVX1_868/Y (INVX1)                 
      0.11       2.10 v NOR2X1_910/Y (NOR2X1)               
      0.27       2.37 ^ NAND3X1_59/Y (NAND3X1)              
      0.20       2.57 ^ OR2X2_24/Y (OR2X2)                  
      0.15       2.72 v NOR3X1_2/Y (NOR3X1)                 
      0.15       2.87 ^ NAND2X1_687/Y (NAND2X1)             
      0.05       2.92 v NAND2X1_693/Y (NAND2X1)             
      0.07       2.99 ^ NAND2X1_694/Y (NAND2X1)             
      0.07       3.06 v OAI21X1_2298/Y (OAI21X1)            
      0.09       3.14 ^ OAI21X1_2299/Y (OAI21X1)            
      0.06       3.20 v AOI21X1_756/Y (AOI21X1)             
      0.00       3.20 v DFFPOSX1_601/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_53/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_601/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1587 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1208/Y (BUFX2)                
      0.06       3.23 v OAI21X1_3217/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1587/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_80/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1587/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1598 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.08       2.93 ^ OAI21X1_71/Y (OAI21X1)              
      0.09       3.02 v OAI21X1_72/Y (OAI21X1)              
      0.19       3.20 v BUFX2_1223/Y (BUFX2)                
      0.08       3.29 ^ OAI21X1_3239/Y (OAI21X1)            
      0.00       3.29 ^ DFFPOSX1_1598/D (DFFPOSX1)          
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_91/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1598/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_49 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.13       2.85 v AND2X2_9/Y (AND2X2)                 
      0.08       2.93 ^ OAI21X1_71/Y (OAI21X1)              
      0.09       3.02 v OAI21X1_72/Y (OAI21X1)              
      0.19       3.20 v BUFX2_1224/Y (BUFX2)                
      0.08       3.29 ^ OAI21X1_3956/Y (OAI21X1)            
      0.00       3.29 ^ DFFPOSX1_49/D (DFFPOSX1)            
                 3.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_49/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_49/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.29   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1474 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.20       3.18 ^ BUFX2_227/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_199/Y (OAI21X1)             
      0.00       3.23 v DFFPOSX1_1474/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_104/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1474/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_532 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.16       2.65 ^ INVX1_979/Y (INVX1)                 
      0.15       2.80 v NOR2X1_1064/Y (NOR2X1)              
      0.16       2.96 ^ NAND2X1_781/Y (NAND2X1)             
      0.10       3.06 v NOR2X1_1072/Y (NOR2X1)              
      0.08       3.14 ^ NAND2X1_783/Y (NAND2X1)             
      0.06       3.20 v AOI21X1_842/Y (AOI21X1)             
      0.00       3.20 v DFFPOSX1_532/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_121/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_532/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_48 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.20       3.18 ^ BUFX2_242/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_3954/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_48/D (DFFPOSX1)            
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_48/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_48/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_58 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.20       3.18 ^ BUFX2_242/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_3974/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_58/D (DFFPOSX1)            
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_58/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_58/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_263 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1265/Y (BUFX2)                
      0.05       3.23 v OAI21X1_3014/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_263/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_126/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_263/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1198 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.18       3.17 ^ BUFX2_481/Y (BUFX2)                 
      0.06       3.23 v OAI21X1_2942/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1198/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_102/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1198/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1199 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.18       3.17 ^ BUFX2_482/Y (BUFX2)                 
      0.06       3.23 v OAI21X1_2944/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1199/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_103/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1199/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1200 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.18       3.17 ^ BUFX2_483/Y (BUFX2)                 
      0.06       3.23 v OAI21X1_2946/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1200/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_104/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1200/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_272 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1264/Y (BUFX2)                
      0.05       3.23 v OAI21X1_3032/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_272/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_135/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_272/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_768 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_736/Y (BUFX2)                 
      0.22       3.14 ^ INVX1_1048/Y (INVX1)                
      0.05       3.20 v OAI21X1_2581/Y (OAI21X1)            
      0.00       3.20 v DFFPOSX1_768/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_83/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_768/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_876 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_736/Y (BUFX2)                 
      0.22       3.14 ^ INVX1_1048/Y (INVX1)                
      0.05       3.20 v OAI21X1_2496/Y (OAI21X1)            
      0.00       3.20 v DFFPOSX1_876/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_54/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_876/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_278 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1265/Y (BUFX2)                
      0.05       3.23 v OAI21X1_3044/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_278/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_278/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_310 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.20       3.17 ^ BUFX2_187/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_2820/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_310/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_36/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_310/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_300 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.20       3.17 ^ BUFX2_187/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_2800/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_300/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_26/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_300/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1396 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.20       3.17 ^ BUFX2_128/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_4032/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1396/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_26/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1396/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_35 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.18       3.16 ^ BUFX2_244/Y (BUFX2)                 
      0.06       3.23 v OAI21X1_3928/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_35/D (DFFPOSX1)            
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_35/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_36 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.18       3.16 ^ BUFX2_245/Y (BUFX2)                 
      0.06       3.23 v OAI21X1_3930/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_36/D (DFFPOSX1)            
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_36/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_36/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_37 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.18       3.16 ^ BUFX2_246/Y (BUFX2)                 
      0.06       3.23 v OAI21X1_3932/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_37/D (DFFPOSX1)            
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_37/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_37/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.60   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_277 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1264/Y (BUFX2)                
      0.05       3.23 v OAI21X1_3042/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_277/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_3/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_277/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_309 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.20       3.17 ^ BUFX2_186/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_2818/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_309/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_309/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_299 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.20       3.17 ^ BUFX2_186/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_2798/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_299/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_25/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_299/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_287 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1264/Y (BUFX2)                
      0.05       3.23 v OAI21X1_3062/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_287/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_13/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_287/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_319 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.20       3.17 ^ BUFX2_186/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_2838/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_319/D (DFFPOSX1)           
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_45/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_319/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1210 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.18       3.17 ^ BUFX2_483/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_2966/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1210/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_114/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1210/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1208 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.18       3.17 ^ BUFX2_481/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_2962/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1208/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_112/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1208/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1209 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.18       3.17 ^ BUFX2_482/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_2964/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1209/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_113/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1209/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1218 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.18       3.17 ^ BUFX2_481/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_2982/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1218/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_122/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1218/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1220 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.18       3.17 ^ BUFX2_483/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_2986/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1220/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_124/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1220/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1219 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_1220/Y (NOR2X1)              
      0.12       2.99 ^ INVX1_1175/Y (INVX1)                
      0.18       3.17 ^ BUFX2_482/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_2984/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1219/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_123/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_1219/CLK (DFFPOSX1)        
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1405 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.20       3.17 ^ BUFX2_127/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_4050/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1405/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1405/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1415 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.20       3.17 ^ BUFX2_127/Y (BUFX2)                 
      0.05       3.23 v OAI21X1_4070/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1415/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_45/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1415/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_259 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1266/Y (BUFX2)                
      0.06       3.22 v OAI21X1_3006/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_259/D (DFFPOSX1)           
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_122/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_259/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_260 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1267/Y (BUFX2)                
      0.06       3.22 v OAI21X1_3008/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_260/D (DFFPOSX1)           
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_123/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_260/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_261 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1268/Y (BUFX2)                
      0.06       3.22 v OAI21X1_3010/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_261/D (DFFPOSX1)           
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_124/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_261/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1588 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1209/Y (BUFX2)                
      0.05       3.23 v OAI21X1_3219/Y (OAI21X1)            
      0.00       3.23 v DFFPOSX1_1588/D (DFFPOSX1)          
                 3.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_81/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1588/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.23   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_752 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.33       1.22 ^ DFFPOSX1_616/Q (DFFPOSX1)           
      0.34       1.55 v INVX1_22/Y (INVX1)                  
      0.17       1.73 ^ NAND2X1_104/Y (NAND2X1)             
      0.14       1.87 v NAND2X1_105/Y (NAND2X1)             
      0.09       1.96 ^ OAI21X1_227/Y (OAI21X1)             
      0.12       2.07 ^ AND2X2_14/Y (AND2X2)                
      0.09       2.16 v NOR2X1_196/Y (NOR2X1)               
      0.09       2.25 ^ OAI21X1_231/Y (OAI21X1)             
      0.15       2.40 ^ AND2X2_15/Y (AND2X2)                
      0.15       2.55 v NOR2X1_206/Y (NOR2X1)               
      0.13       2.68 ^ OAI21X1_3679/Y (OAI21X1)            
      0.10       2.78 v NOR2X1_1409/Y (NOR2X1)              
      0.09       2.86 ^ OAI21X1_3689/Y (OAI21X1)            
      0.05       2.92 v OAI21X1_3690/Y (OAI21X1)            
      0.11       3.02 ^ NAND2X1_1173/Y (NAND2X1)            
      0.06       3.08 v NAND2X1_1175/Y (NAND2X1)            
      0.09       3.17 ^ OAI21X1_3691/Y (OAI21X1)            
      0.06       3.22 v OAI21X1_3693/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_752/D (DFFPOSX1)           
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_752/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1597 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1208/Y (BUFX2)                
      0.05       3.22 v OAI21X1_3237/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1597/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_90/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1597/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1607 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.20       3.17 ^ BUFX2_1208/Y (BUFX2)                
      0.05       3.22 v OAI21X1_3257/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1607/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_100/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1607/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_231 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1130/Y (BUFX2)                
      0.29       3.01 v NOR2X1_1429/Y (NOR2X1)              
      0.13       3.14 ^ NAND2X1_1220/Y (NAND2X1)            
      0.05       3.19 v OAI21X1_3784/Y (OAI21X1)            
      0.00       3.19 v DFFPOSX1_231/D (DFFPOSX1)           
                 3.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_94/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_231/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.19   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_232 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1130/Y (BUFX2)                
      0.29       3.01 v NOR2X1_1429/Y (NOR2X1)              
      0.13       3.14 ^ NAND2X1_1221/Y (NAND2X1)            
      0.05       3.19 v OAI21X1_3785/Y (OAI21X1)            
      0.00       3.19 v DFFPOSX1_232/D (DFFPOSX1)           
                 3.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_95/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_232/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.19   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_233 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1130/Y (BUFX2)                
      0.29       3.01 v NOR2X1_1429/Y (NOR2X1)              
      0.13       3.14 ^ NAND2X1_1222/Y (NAND2X1)            
      0.05       3.19 v OAI21X1_3786/Y (OAI21X1)            
      0.00       3.19 v DFFPOSX1_233/D (DFFPOSX1)           
                 3.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_96/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_233/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.19   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1393 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.18       3.16 ^ BUFX2_130/Y (BUFX2)                 
      0.06       3.22 v OAI21X1_4026/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1393/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_23/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1393/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1394 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.18       3.16 ^ BUFX2_131/Y (BUFX2)                 
      0.06       3.22 v OAI21X1_4028/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1394/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_24/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1394/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1585 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1211/Y (BUFX2)                
      0.06       3.22 v OAI21X1_3213/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1585/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_78/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1585/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1586 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1212/Y (BUFX2)                
      0.06       3.22 v OAI21X1_3215/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_1586/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_79/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1586/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1461 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.18       3.17 ^ BUFX2_229/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_173/Y (OAI21X1)             
      0.00       3.22 v DFFPOSX1_1461/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_91/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1461/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1462 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.18       3.17 ^ BUFX2_230/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_175/Y (OAI21X1)             
      0.00       3.22 v DFFPOSX1_1462/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_92/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1462/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1472 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.18       3.17 ^ BUFX2_230/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_195/Y (OAI21X1)             
      0.00       3.22 v DFFPOSX1_1472/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_102/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1472/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1473 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.18       3.17 ^ BUFX2_231/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_197/Y (OAI21X1)             
      0.00       3.22 v DFFPOSX1_1473/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_103/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_1473/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1463 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.29       2.80 ^ BUFX2_1141/Y (BUFX2)                
      0.07       2.87 v NOR2X1_117/Y (NOR2X1)               
      0.12       2.99 ^ INVX1_148/Y (INVX1)                 
      0.18       3.17 ^ BUFX2_231/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_177/Y (OAI21X1)             
      0.00       3.22 v DFFPOSX1_1463/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_93/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1463/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.59   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_47 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.18       3.16 ^ BUFX2_246/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_3952/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_47/D (DFFPOSX1)            
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_47/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_47/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_45 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.18       3.16 ^ BUFX2_244/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_3948/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_45/D (DFFPOSX1)            
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_45/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_45/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_46 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.18       3.16 ^ BUFX2_245/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_3950/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_46/D (DFFPOSX1)            
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_46/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_46/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_57 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.18       3.16 ^ BUFX2_246/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_3972/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_57/D (DFFPOSX1)            
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_57/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_57/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_56 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_73/Y (NAND2X1)              
      0.28       2.79 ^ BUFX2_1142/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1435/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1351/Y (INVX1)                
      0.18       3.16 ^ BUFX2_245/Y (BUFX2)                 
      0.05       3.22 v OAI21X1_3970/Y (OAI21X1)            
      0.00       3.22 v DFFPOSX1_56/D (DFFPOSX1)            
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_56/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_56/CLK (DFFPOSX1)          
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_271 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1268/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3030/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_271/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_134/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_271/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_270 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1267/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3028/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_270/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_133/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_270/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_897 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_425/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1192/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_888/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_897/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_75/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_897/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_918 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_425/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1213/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_909/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_918/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_96/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_918/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_896 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_423/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1191/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_887/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_896/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_74/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_896/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_910 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_423/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1205/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_901/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_910/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_88/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_910/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_917 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_423/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1212/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_908/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_917/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_95/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_917/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_621 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.15       2.39 v INVX1_52/Y (INVX1)                  
      0.48       2.87 ^ NOR2X1_53/Y (NOR2X1)                
      0.12       2.99 v AOI21X1_359/Y (AOI21X1)             
      0.09       3.08 ^ OAI21X1_1407/Y (OAI21X1)            
      0.08       3.16 v AOI21X1_361/Y (AOI21X1)             
      0.07       3.22 ^ AOI22X1_54/Y (AOI22X1)              
      0.00       3.22 ^ DFFPOSX1_621/D (DFFPOSX1)           
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_73/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_621/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_895 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_421/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1190/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_886/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_895/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_73/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_895/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_898 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_420/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1193/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_889/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_898/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_76/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_898/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_905 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_420/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1200/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_896/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_905/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_83/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_905/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_909 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_421/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1204/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_900/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_909/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_87/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_909/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_916 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_421/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1211/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_907/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_916/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_94/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_916/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_919 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_420/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1214/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_910/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_919/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_97/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_919/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_899 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_422/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1194/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_890/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_899/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_77/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_899/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_906 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_422/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1201/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_897/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_906/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_84/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_906/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_907 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_424/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1202/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_898/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_907/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_85/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_907/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_920 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_422/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1215/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_911/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_920/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_98/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_920/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_921 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_424/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1216/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_912/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_921/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_99/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_921/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_763 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.10       2.69 v OAI21X1_3713/Y (OAI21X1)            
      0.08       2.77 ^ AOI21X1_1050/Y (AOI21X1)            
      0.09       2.86 v OAI21X1_3742/Y (OAI21X1)            
      0.11       2.97 v AND2X2_268/Y (AND2X2)               
      0.10       3.06 ^ AOI21X1_1053/Y (AOI21X1)            
      0.09       3.16 ^ AND2X2_269/Y (AND2X2)               
      0.05       3.21 v OAI21X1_3745/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_763/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_78/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_763/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_453 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.16       2.31 v NOR2X1_1465/Y (NOR2X1)              
      0.14       2.44 ^ NAND2X1_1433/Y (NAND2X1)            
      0.13       2.58 v NOR2X1_1471/Y (NOR2X1)              
      0.13       2.71 ^ NAND2X1_1435/Y (NAND2X1)            
      0.09       2.80 v INVX1_1377/Y (INVX1)                
      0.10       2.90 ^ NAND2X1_1437/Y (NAND2X1)            
      0.13       3.03 v NOR2X1_1483/Y (NOR2X1)              
      0.10       3.12 ^ OAI21X1_4304/Y (OAI21X1)            
      0.05       3.18 v AOI21X1_1069/Y (AOI21X1)            
      0.00       3.18 v DFFPOSX1_453/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_42/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_453/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_297 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.18       3.16 ^ BUFX2_189/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_2794/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_297/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_23/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_297/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_275 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1267/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3038/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_275/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_1/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_275/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_276 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1268/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3040/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_276/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_2/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_276/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_279 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1221/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1176/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1266/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3046/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_279/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_5/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_279/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_301 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.18       3.16 ^ BUFX2_188/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_2802/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_301/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_27/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_301/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_308 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.18       3.16 ^ BUFX2_190/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_2816/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_308/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_34/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_308/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_311 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.18       3.16 ^ BUFX2_188/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_2822/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_311/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_37/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_311/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1397 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.18       3.16 ^ BUFX2_129/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_4034/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1397/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_27/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1397/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_298 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.18       3.16 ^ BUFX2_190/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_2796/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_298/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_24/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_298/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_312 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1218/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1173/Y (INVX1)                
      0.18       3.16 ^ BUFX2_189/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_2824/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_312/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_312/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_244 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.19       2.95 ^ INVX1_1348/Y (INVX1)                
      0.17       3.12 ^ BUFX2_181/Y (BUFX2)                 
      0.05       3.17 v OAI21X1_3802/Y (OAI21X1)            
      0.00       3.17 v DFFPOSX1_244/D (DFFPOSX1)           
                 3.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_107/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_244/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.17   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_245 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.19       2.95 ^ INVX1_1348/Y (INVX1)                
      0.17       3.12 ^ BUFX2_178/Y (BUFX2)                 
      0.05       3.17 v OAI21X1_3804/Y (OAI21X1)            
      0.00       3.17 v DFFPOSX1_245/D (DFFPOSX1)           
                 3.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_108/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_245/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.17   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_246 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.19       2.95 ^ INVX1_1348/Y (INVX1)                
      0.17       3.12 ^ BUFX2_179/Y (BUFX2)                 
      0.05       3.17 v OAI21X1_3806/Y (OAI21X1)            
      0.00       3.17 v DFFPOSX1_246/D (DFFPOSX1)           
                 3.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_109/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_246/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.17   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_247 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.19       2.95 ^ INVX1_1348/Y (INVX1)                
      0.17       3.12 ^ BUFX2_180/Y (BUFX2)                 
      0.05       3.17 v OAI21X1_3808/Y (OAI21X1)            
      0.00       3.17 v DFFPOSX1_247/D (DFFPOSX1)           
                 3.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_110/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_247/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.17   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1404 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.18       3.16 ^ BUFX2_131/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_4048/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1404/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_34/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1404/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1408 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1437/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1352/Y (INVX1)                
      0.18       3.16 ^ BUFX2_130/Y (BUFX2)                 
      0.05       3.21 v OAI21X1_4056/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1408/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1408/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1596 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1212/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3235/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1596/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_89/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1596/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1600 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1211/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3243/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1600/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_93/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1600/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1589 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.23       2.51 ^ NAND2X1_124/Y (NAND2X1)             
      0.28       2.79 ^ BUFX2_1334/Y (BUFX2)                
      0.07       2.86 v NOR2X1_1230/Y (NOR2X1)              
      0.12       2.98 ^ INVX1_1182/Y (INVX1)                
      0.18       3.16 ^ BUFX2_1210/Y (BUFX2)                
      0.05       3.21 v OAI21X1_3221/Y (OAI21X1)            
      0.00       3.21 v DFFPOSX1_1589/D (DFFPOSX1)          
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_82/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1589/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1573 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.08       2.43 ^ INVX1_121/Y (INVX1)                 
      0.11       2.54 v NOR2X1_105/Y (NOR2X1)               
      0.15       2.69 v AND2X2_12/Y (AND2X2)                
      0.10       2.79 v XNOR2X1_1/Y (XNOR2X1)               
      0.14       2.93 ^ OAI21X1_106/Y (OAI21X1)             
      0.19       3.11 ^ BUFX2_488/Y (BUFX2)                 
      0.06       3.17 v OAI21X1_3774/Y (OAI21X1)            
      0.00       3.17 v DFFPOSX1_1573/D (DFFPOSX1)          
                 3.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_66/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1573/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.17   data arrival time                   
---------------------------------------------------------------
                -0.58   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_243 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.19       2.95 ^ INVX1_1348/Y (INVX1)                
      0.17       3.12 ^ BUFX2_180/Y (BUFX2)                 
      0.05       3.17 v OAI21X1_3800/Y (OAI21X1)            
      0.00       3.17 v DFFPOSX1_243/D (DFFPOSX1)           
                 3.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_106/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_243/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.17   data arrival time                   
---------------------------------------------------------------
                -0.57   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_481 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.11       2.66 ^ NAND2X1_1453/Y (NAND2X1)            
      0.13       2.79 v NOR2X1_1515/Y (NOR2X1)              
      0.18       2.96 ^ NAND3X1_119/Y (NAND3X1)             
      0.11       3.07 v NOR2X1_1519/Y (NOR2X1)              
      0.08       3.15 ^ NAND2X1_1458/Y (NAND2X1)            
      0.06       3.21 v AOI21X1_1086/Y (AOI21X1)            
      0.00       3.21 v DFFPOSX1_481/D (DFFPOSX1)           
                 3.21   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_70/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_481/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.21   data arrival time                   
---------------------------------------------------------------
                -0.57   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_687 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.11       3.02 ^ AOI21X1_933/Y (AOI21X1)             
      0.07       3.09 v OAI21X1_3348/Y (OAI21X1)            
      0.07       3.16 ^ AOI21X1_934/Y (AOI21X1)             
      0.05       3.20 v OAI21X1_3349/Y (OAI21X1)            
      0.00       3.20 v DFFPOSX1_687/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_2/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_687/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.57   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_689 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.11       3.02 ^ AOI21X1_939/Y (AOI21X1)             
      0.07       3.09 v OAI21X1_3357/Y (OAI21X1)            
      0.07       3.16 ^ AOI21X1_940/Y (AOI21X1)             
      0.05       3.20 v OAI21X1_3358/Y (OAI21X1)            
      0.00       3.20 v DFFPOSX1_689/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_689/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.57   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_733 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.07       2.66 v OAI21X1_241/Y (OAI21X1)             
      0.14       2.79 v AND2X2_17/Y (AND2X2)                
      0.10       2.89 ^ AOI21X1_20/Y (AOI21X1)              
      0.10       2.99 v NOR2X1_219/Y (NOR2X1)               
      0.15       3.14 ^ NOR3X1_1/Y (NOR3X1)                 
      0.06       3.20 v OAI21X1_3512/Y (OAI21X1)            
      0.00       3.20 v DFFPOSX1_733/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_48/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_733/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.57   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_531 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.16       2.65 ^ INVX1_979/Y (INVX1)                 
      0.15       2.80 v NOR2X1_1064/Y (NOR2X1)              
      0.16       2.96 ^ NAND2X1_781/Y (NAND2X1)             
      0.07       3.03 v INVX1_994/Y (INVX1)                 
      0.09       3.11 ^ OAI21X1_2429/Y (OAI21X1)            
      0.05       3.16 v NOR2X1_1073/Y (NOR2X1)              
      0.00       3.16 v DFFPOSX1_531/D (DFFPOSX1)           
                 3.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_120/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_531/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.16   data arrival time                   
---------------------------------------------------------------
                -0.57   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_690 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.11       3.02 ^ AOI21X1_941/Y (AOI21X1)             
      0.07       3.09 v OAI21X1_3360/Y (OAI21X1)            
      0.07       3.16 ^ AOI21X1_942/Y (AOI21X1)             
      0.05       3.20 v OAI21X1_3361/Y (OAI21X1)            
      0.00       3.20 v DFFPOSX1_690/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_5/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_690/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.57   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_754 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.11       2.70 v NOR2X1_1407/Y (NOR2X1)              
      0.15       2.85 ^ OAI21X1_3695/Y (OAI21X1)            
      0.09       2.93 v AOI21X1_1031/Y (AOI21X1)            
      0.12       3.05 ^ MUX2X1_288/Y (MUX2X1)               
      0.09       3.14 ^ AND2X2_253/Y (AND2X2)               
      0.05       3.20 v OAI21X1_3702/Y (OAI21X1)            
      0.00       3.20 v DFFPOSX1_754/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_69/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_754/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.57   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_894 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.22       3.03 v BUFX2_426/Y (BUFX2)                 
      0.08       3.11 ^ NOR2X1_1189/Y (NOR2X1)              
      0.05       3.16 v AOI21X1_885/Y (AOI21X1)             
      0.00       3.16 v DFFPOSX1_894/D (DFFPOSX1)           
                 3.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_72/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_894/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.16   data arrival time                   
---------------------------------------------------------------
                -0.57   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_908 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.22       3.03 v BUFX2_426/Y (BUFX2)                 
      0.08       3.11 ^ NOR2X1_1203/Y (NOR2X1)              
      0.05       3.16 v AOI21X1_899/Y (AOI21X1)             
      0.00       3.16 v DFFPOSX1_908/D (DFFPOSX1)           
                 3.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_86/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_908/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.16   data arrival time                   
---------------------------------------------------------------
                -0.57   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_454 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.16       2.31 v NOR2X1_1465/Y (NOR2X1)              
      0.14       2.44 ^ NAND2X1_1433/Y (NAND2X1)            
      0.13       2.58 v NOR2X1_1471/Y (NOR2X1)              
      0.13       2.71 ^ NAND2X1_1435/Y (NAND2X1)            
      0.09       2.80 v INVX1_1377/Y (INVX1)                
      0.10       2.90 ^ NAND2X1_1437/Y (NAND2X1)            
      0.13       3.03 v NOR2X1_1483/Y (NOR2X1)              
      0.09       3.11 ^ AOI21X1_1070/Y (AOI21X1)            
      0.05       3.16 v NOR2X1_1486/Y (NOR2X1)              
      0.00       3.16 v DFFPOSX1_454/D (DFFPOSX1)           
                 3.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_43/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_454/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.16   data arrival time                   
---------------------------------------------------------------
                -0.56   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_765 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_736/Y (BUFX2)                 
      0.22       3.14 ^ INVX1_1048/Y (INVX1)                
      0.05       3.20 v OAI21X1_2587/Y (OAI21X1)            
      0.00       3.20 v DFFPOSX1_765/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_80/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_765/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.56   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_766 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_736/Y (BUFX2)                 
      0.22       3.14 ^ INVX1_1048/Y (INVX1)                
      0.05       3.20 v OAI21X1_2585/Y (OAI21X1)            
      0.00       3.20 v DFFPOSX1_766/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_81/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_766/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.56   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_767 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_736/Y (BUFX2)                 
      0.22       3.14 ^ INVX1_1048/Y (INVX1)                
      0.05       3.20 v OAI21X1_2583/Y (OAI21X1)            
      0.00       3.20 v DFFPOSX1_767/D (DFFPOSX1)           
                 3.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_82/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_767/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.20   data arrival time                   
---------------------------------------------------------------
                -0.56   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_248 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.08       2.43 ^ INVX1_121/Y (INVX1)                 
      0.11       2.54 v NOR2X1_105/Y (NOR2X1)               
      0.15       2.69 v AND2X2_12/Y (AND2X2)                
      0.10       2.79 v XNOR2X1_1/Y (XNOR2X1)               
      0.14       2.93 ^ OAI21X1_106/Y (OAI21X1)             
      0.20       3.13 ^ BUFX2_484/Y (BUFX2)                 
      0.06       3.19 v OAI21X1_3810/Y (OAI21X1)            
      0.00       3.19 v DFFPOSX1_248/D (DFFPOSX1)           
                 3.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_111/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_248/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.19   data arrival time                   
---------------------------------------------------------------
                -0.56   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_479 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.11       2.66 ^ NAND2X1_1453/Y (NAND2X1)            
      0.08       2.74 v INVX1_1398/Y (INVX1)                
      0.14       2.88 ^ NAND2X1_1455/Y (NAND2X1)            
      0.16       3.04 v NOR2X1_1517/Y (NOR2X1)              
      0.10       3.14 ^ OAI21X1_4329/Y (OAI21X1)            
      0.05       3.19 v AOI21X1_1084/Y (AOI21X1)            
      0.00       3.19 v DFFPOSX1_479/D (DFFPOSX1)           
                 3.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_479/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.19   data arrival time                   
---------------------------------------------------------------
                -0.56   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_631 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.16       2.33 ^ OAI21X1_1229/Y (OAI21X1)            
      0.19       2.53 ^ BUFX2_410/Y (BUFX2)                 
      0.12       2.65 v INVX1_636/Y (INVX1)                 
      0.16       2.81 v BUFX2_1298/Y (BUFX2)                
      0.09       2.90 ^ OAI21X1_1676/Y (OAI21X1)            
      0.06       2.97 v AOI21X1_493/Y (AOI21X1)             
      0.06       3.03 ^ NOR2X1_728/Y (NOR2X1)               
      0.09       3.11 ^ AND2X2_96/Y (AND2X2)                
      0.05       3.16 v AOI22X1_77/Y (AOI22X1)              
      0.00       3.16 v DFFPOSX1_631/D (DFFPOSX1)           
                 3.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_83/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_631/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.16   data arrival time                   
---------------------------------------------------------------
                -0.56   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_250 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.08       2.86 ^ OAI21X1_115/Y (OAI21X1)             
      0.09       2.95 v OAI21X1_116/Y (OAI21X1)             
      0.20       3.15 v BUFX2_341/Y (BUFX2)                 
      0.08       3.24 ^ OAI21X1_3814/Y (OAI21X1)            
      0.00       3.24 ^ DFFPOSX1_250/D (DFFPOSX1)           
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_113/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_250/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.56   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_480 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.11       2.66 ^ NAND2X1_1453/Y (NAND2X1)            
      0.08       2.74 v INVX1_1398/Y (INVX1)                
      0.14       2.88 ^ NAND2X1_1455/Y (NAND2X1)            
      0.16       3.04 v NOR2X1_1517/Y (NOR2X1)              
      0.09       3.13 ^ AOI21X1_1085/Y (AOI21X1)            
      0.06       3.19 v NOR2X1_1518/Y (NOR2X1)              
      0.00       3.19 v DFFPOSX1_480/D (DFFPOSX1)           
                 3.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_69/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_480/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.19   data arrival time                   
---------------------------------------------------------------
                -0.56   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1027 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.08       2.43 ^ INVX1_121/Y (INVX1)                 
      0.11       2.54 v NOR2X1_105/Y (NOR2X1)               
      0.15       2.69 v AND2X2_12/Y (AND2X2)                
      0.10       2.79 v XNOR2X1_1/Y (XNOR2X1)               
      0.14       2.93 ^ OAI21X1_106/Y (OAI21X1)             
      0.20       3.13 ^ BUFX2_484/Y (BUFX2)                 
      0.06       3.19 v OAI21X1_107/Y (OAI21X1)             
      0.00       3.19 v DFFPOSX1_1027/D (DFFPOSX1)          
                 3.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1027/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.19   data arrival time                   
---------------------------------------------------------------
                -0.56   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_394 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1131/Y (BUFX2)                
      0.26       2.98 v NOR2X1_226/Y (NOR2X1)               
      0.12       3.11 ^ NAND2X1_123/Y (NAND2X1)             
      0.05       3.15 v OAI21X1_259/Y (OAI21X1)             
      0.00       3.15 v DFFPOSX1_394/D (DFFPOSX1)           
                 3.15   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_120/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_394/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.15   data arrival time                   
---------------------------------------------------------------
                -0.56   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_230 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1130/Y (BUFX2)                
      0.29       3.01 v NOR2X1_1429/Y (NOR2X1)              
      0.13       3.14 ^ NAND2X1_1219/Y (NAND2X1)            
      0.05       3.19 v OAI21X1_3783/Y (OAI21X1)            
      0.00       3.19 v DFFPOSX1_230/D (DFFPOSX1)           
                 3.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_93/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_230/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.19   data arrival time                   
---------------------------------------------------------------
                -0.56   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_619 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.16       2.33 ^ OAI21X1_1229/Y (OAI21X1)            
      0.19       2.53 ^ BUFX2_410/Y (BUFX2)                 
      0.12       2.65 v INVX1_636/Y (INVX1)                 
      0.18       2.83 v BUFX2_1294/Y (BUFX2)                
      0.15       2.98 ^ AOI22X1_47/Y (AOI22X1)              
      0.07       3.05 v OAI21X1_1344/Y (OAI21X1)            
      0.07       3.13 ^ AOI21X1_333/Y (AOI21X1)             
      0.06       3.19 v OAI22X1_127/Y (OAI22X1)             
      0.00       3.19 v DFFPOSX1_619/D (DFFPOSX1)           
                 3.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_71/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_619/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.19   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_600 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.21       1.56 ^ BUFX2_1188/Y (BUFX2)                
      0.20       1.76 v OAI21X1_2193/Y (OAI21X1)            
      0.22       1.98 ^ INVX1_868/Y (INVX1)                 
      0.11       2.10 v NOR2X1_910/Y (NOR2X1)               
      0.27       2.37 ^ NAND3X1_59/Y (NAND3X1)              
      0.20       2.57 ^ OR2X2_24/Y (OR2X2)                  
      0.15       2.72 v NOR3X1_2/Y (NOR3X1)                 
      0.16       2.88 v AND2X2_166/Y (AND2X2)               
      0.07       2.94 ^ NOR2X1_935/Y (NOR2X1)               
      0.07       3.01 v OAI21X1_2293/Y (OAI21X1)            
      0.08       3.09 ^ OAI22X1_226/Y (OAI22X1)             
      0.06       3.15 v AOI21X1_754/Y (AOI21X1)             
      0.00       3.15 v DFFPOSX1_600/D (DFFPOSX1)           
                 3.15   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_52/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_600/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.15   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_618 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.16       2.33 ^ OAI21X1_1229/Y (OAI21X1)            
      0.19       2.53 ^ BUFX2_410/Y (BUFX2)                 
      0.12       2.65 v INVX1_636/Y (INVX1)                 
      0.18       2.83 v BUFX2_1294/Y (BUFX2)                
      0.15       2.98 ^ AOI22X1_47/Y (AOI22X1)              
      0.08       3.06 v OAI21X1_1316/Y (OAI21X1)            
      0.08       3.14 ^ OAI21X1_1317/Y (OAI21X1)            
      0.05       3.19 v OAI21X1_1318/Y (OAI21X1)            
      0.00       3.19 v DFFPOSX1_618/D (DFFPOSX1)           
                 3.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_70/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_618/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.19   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_904 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_425/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1199/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_895/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_904/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_82/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_904/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_911 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_425/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1206/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_902/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_911/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_89/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_911/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_903 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_423/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1198/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_894/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_903/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_81/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_903/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1029 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.08       2.86 ^ OAI21X1_115/Y (OAI21X1)             
      0.09       2.95 v OAI21X1_116/Y (OAI21X1)             
      0.20       3.15 v BUFX2_341/Y (BUFX2)                 
      0.08       3.24 ^ OAI21X1_117/Y (OAI21X1)             
      0.00       3.24 ^ DFFPOSX1_1029/D (DFFPOSX1)          
                 3.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_70/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1029/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.69   library setup time                  
                 2.69   data required time                  
---------------------------------------------------------------
                 2.69   data required time                  
                -3.24   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_902 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_421/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1197/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_893/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_902/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_80/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_902/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_912 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_420/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1207/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_903/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_912/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_90/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_912/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_892 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_422/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1187/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_883/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_892/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_70/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_892/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_893 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_424/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1188/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_884/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_893/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_71/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_893/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_900 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_424/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1195/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_891/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_900/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_78/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_900/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_913 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_422/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1208/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_904/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_913/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_91/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_913/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_914 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_424/Y (BUFX2)                 
      0.09       3.13 ^ NOR2X1_1209/Y (NOR2X1)              
      0.05       3.18 v AOI21X1_905/Y (AOI21X1)             
      0.00       3.18 v DFFPOSX1_914/D (DFFPOSX1)           
                 3.18   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_92/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_914/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.18   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_249 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.19       2.95 ^ INVX1_1348/Y (INVX1)                
      0.17       3.12 ^ BUFX2_178/Y (BUFX2)                 
      0.05       3.17 v OAI21X1_3812/Y (OAI21X1)            
      0.00       3.17 v DFFPOSX1_249/D (DFFPOSX1)           
                 3.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_112/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_249/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.17   data arrival time                   
---------------------------------------------------------------
                -0.55   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_390 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1131/Y (BUFX2)                
      0.26       2.98 v NOR2X1_226/Y (NOR2X1)               
      0.11       3.09 ^ NAND2X1_122/Y (NAND2X1)             
      0.05       3.14 v OAI21X1_258/Y (OAI21X1)             
      0.00       3.14 v DFFPOSX1_390/D (DFFPOSX1)           
                 3.14   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_116/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_390/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.14   data arrival time                   
---------------------------------------------------------------
                -0.54   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_216 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.08       2.43 ^ INVX1_121/Y (INVX1)                 
      0.11       2.54 v NOR2X1_105/Y (NOR2X1)               
      0.15       2.69 v AND2X2_12/Y (AND2X2)                
      0.10       2.79 v XNOR2X1_1/Y (XNOR2X1)               
      0.14       2.93 ^ OAI21X1_106/Y (OAI21X1)             
      0.19       3.11 ^ BUFX2_485/Y (BUFX2)                 
      0.06       3.17 v OAI21X1_3850/Y (OAI21X1)            
      0.00       3.17 v DFFPOSX1_216/D (DFFPOSX1)           
                 3.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_79/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_216/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.17   data arrival time                   
---------------------------------------------------------------
                -0.54   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_239 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.19       2.95 ^ INVX1_1348/Y (INVX1)                
      0.17       3.12 ^ BUFX2_180/Y (BUFX2)                 
      0.05       3.17 v OAI21X1_3792/Y (OAI21X1)            
      0.00       3.17 v DFFPOSX1_239/D (DFFPOSX1)           
                 3.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_102/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_239/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.17   data arrival time                   
---------------------------------------------------------------
                -0.54   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_237 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.19       2.95 ^ INVX1_1348/Y (INVX1)                
      0.17       3.12 ^ BUFX2_178/Y (BUFX2)                 
      0.05       3.17 v OAI21X1_3788/Y (OAI21X1)            
      0.00       3.17 v DFFPOSX1_237/D (DFFPOSX1)           
                 3.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_100/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_237/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.17   data arrival time                   
---------------------------------------------------------------
                -0.54   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_238 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.19       2.95 ^ INVX1_1348/Y (INVX1)                
      0.17       3.12 ^ BUFX2_179/Y (BUFX2)                 
      0.05       3.17 v OAI21X1_3790/Y (OAI21X1)            
      0.00       3.17 v DFFPOSX1_238/D (DFFPOSX1)           
                 3.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_101/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_238/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.17   data arrival time                   
---------------------------------------------------------------
                -0.54   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_240 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.19       2.95 ^ INVX1_1348/Y (INVX1)                
      0.17       3.12 ^ BUFX2_181/Y (BUFX2)                 
      0.05       3.17 v OAI21X1_3794/Y (OAI21X1)            
      0.00       3.17 v DFFPOSX1_240/D (DFFPOSX1)           
                 3.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_103/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_240/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.17   data arrival time                   
---------------------------------------------------------------
                -0.54   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_392 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1131/Y (BUFX2)                
      0.26       2.98 v NOR2X1_226/Y (NOR2X1)               
      0.15       3.13 v MUX2X1_16/Y (MUX2X1)                
      0.00       3.13 v DFFPOSX1_392/D (DFFPOSX1)           
                 3.13   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_118/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_392/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.13   data arrival time                   
---------------------------------------------------------------
                -0.54   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_393 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1131/Y (BUFX2)                
      0.26       2.98 v NOR2X1_226/Y (NOR2X1)               
      0.15       3.13 v MUX2X1_17/Y (MUX2X1)                
      0.00       3.13 v DFFPOSX1_393/D (DFFPOSX1)           
                 3.13   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_119/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_393/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.13   data arrival time                   
---------------------------------------------------------------
                -0.54   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_391 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1131/Y (BUFX2)                
      0.26       2.98 v NOR2X1_226/Y (NOR2X1)               
      0.15       3.13 v MUX2X1_15/Y (MUX2X1)                
      0.00       3.13 v DFFPOSX1_391/D (DFFPOSX1)           
                 3.13   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_117/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_391/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.13   data arrival time                   
---------------------------------------------------------------
                -0.54   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_477 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.11       2.66 ^ NAND2X1_1453/Y (NAND2X1)            
      0.08       2.74 v INVX1_1398/Y (INVX1)                
      0.14       2.88 ^ NAND2X1_1455/Y (NAND2X1)            
      0.11       2.99 v NOR2X1_1513/Y (NOR2X1)              
      0.09       3.08 ^ OAI21X1_4327/Y (OAI21X1)            
      0.05       3.14 v AOI21X1_1082/Y (AOI21X1)            
      0.00       3.14 v DFFPOSX1_477/D (DFFPOSX1)           
                 3.14   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_66/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_477/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.14   data arrival time                   
---------------------------------------------------------------
                -0.54   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1575 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.08       2.86 ^ OAI21X1_115/Y (OAI21X1)             
      0.09       2.95 v OAI21X1_116/Y (OAI21X1)             
      0.19       3.14 v BUFX2_345/Y (BUFX2)                 
      0.08       3.22 ^ OAI21X1_3776/Y (OAI21X1)            
      0.00       3.22 ^ DFFPOSX1_1575/D (DFFPOSX1)          
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1575/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.54   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_218 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.11       2.69 ^ NAND2X1_63/Y (NAND2X1)              
      0.08       2.78 v INVX1_130/Y (INVX1)                 
      0.08       2.86 ^ OAI21X1_115/Y (OAI21X1)             
      0.09       2.95 v OAI21X1_116/Y (OAI21X1)             
      0.19       3.14 v BUFX2_342/Y (BUFX2)                 
      0.08       3.22 ^ OAI21X1_3852/Y (OAI21X1)            
      0.00       3.22 ^ DFFPOSX1_218/D (DFFPOSX1)           
                 3.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_81/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_218/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.22   data arrival time                   
---------------------------------------------------------------
                -0.54   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_226 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.19       2.47 ^ INVX1_67/Y (INVX1)                  
      0.25       2.72 ^ BUFX2_1130/Y (BUFX2)                
      0.29       3.01 v NOR2X1_1429/Y (NOR2X1)              
      0.16       3.17 v MUX2X1_294/Y (MUX2X1)               
      0.00       3.17 v DFFPOSX1_226/D (DFFPOSX1)           
                 3.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_89/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_226/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.17   data arrival time                   
---------------------------------------------------------------
                -0.54   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_751 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.10       2.69 v OAI21X1_3679/Y (OAI21X1)            
      0.10       2.79 ^ NOR2X1_1409/Y (NOR2X1)              
      0.07       2.86 v NOR2X1_1410/Y (NOR2X1)              
      0.12       2.98 ^ MUX2X1_287/Y (MUX2X1)               
      0.09       3.08 ^ AND2X2_248/Y (AND2X2)               
      0.05       3.13 v OAI21X1_3688/Y (OAI21X1)            
      0.00       3.13 v DFFPOSX1_751/D (DFFPOSX1)           
                 3.13   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_66/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_751/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.13   data arrival time                   
---------------------------------------------------------------
                -0.53   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_901 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.22       3.03 v BUFX2_426/Y (BUFX2)                 
      0.08       3.11 ^ NOR2X1_1196/Y (NOR2X1)              
      0.05       3.16 v AOI21X1_892/Y (AOI21X1)             
      0.00       3.16 v DFFPOSX1_901/D (DFFPOSX1)           
                 3.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_79/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_901/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.16   data arrival time                   
---------------------------------------------------------------
                -0.53   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_915 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.22       3.03 v BUFX2_426/Y (BUFX2)                 
      0.08       3.11 ^ NOR2X1_1210/Y (NOR2X1)              
      0.05       3.16 v AOI21X1_906/Y (AOI21X1)             
      0.00       3.16 v DFFPOSX1_915/D (DFFPOSX1)           
                 3.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_93/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_915/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.16   data arrival time                   
---------------------------------------------------------------
                -0.53   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_753 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.11       2.70 v NOR2X1_1407/Y (NOR2X1)              
      0.15       2.85 ^ OAI21X1_3695/Y (OAI21X1)            
      0.07       2.92 v NOR2X1_1414/Y (NOR2X1)              
      0.09       3.02 ^ NOR2X1_1415/Y (NOR2X1)              
      0.09       3.11 ^ AND2X2_251/Y (AND2X2)               
      0.05       3.16 v OAI21X1_3698/Y (OAI21X1)            
      0.00       3.16 v DFFPOSX1_753/D (DFFPOSX1)           
                 3.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_753/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.16   data arrival time                   
---------------------------------------------------------------
                -0.53   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_603 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.15       1.30 ^ INVX1_856/Y (INVX1)                 
      0.18       1.48 ^ BUFX2_1041/Y (BUFX2)                
      0.09       1.57 v OAI21X1_2199/Y (OAI21X1)            
      0.17       1.74 ^ OAI21X1_2200/Y (OAI21X1)            
      0.25       1.99 v INVX1_869/Y (INVX1)                 
      0.12       2.11 ^ NAND2X1_644/Y (NAND2X1)             
      0.09       2.19 v AOI21X1_726/Y (AOI21X1)             
      0.11       2.30 ^ NAND2X1_646/Y (NAND2X1)             
      0.10       2.40 v AOI21X1_727/Y (AOI21X1)             
      0.16       2.57 ^ NOR2X1_916/Y (NOR2X1)               
      0.11       2.67 v OAI21X1_2285/Y (OAI21X1)            
      0.17       2.84 ^ AOI21X1_760/Y (AOI21X1)             
      0.10       2.94 ^ AND2X2_170/Y (AND2X2)               
      0.06       3.00 v OAI21X1_2311/Y (OAI21X1)            
      0.07       3.07 ^ OAI21X1_2312/Y (OAI21X1)            
      0.06       3.13 v AOI21X1_762/Y (AOI21X1)             
      0.00       3.13 v DFFPOSX1_603/D (DFFPOSX1)           
                 3.13   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_55/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_603/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.13   data arrival time                   
---------------------------------------------------------------
                -0.53   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_530 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.16       2.65 ^ INVX1_979/Y (INVX1)                 
      0.15       2.80 v NOR2X1_1064/Y (NOR2X1)              
      0.12       2.91 ^ NAND2X1_777/Y (NAND2X1)             
      0.09       3.00 v NOR2X1_1067/Y (NOR2X1)              
      0.07       3.07 ^ NOR2X1_1069/Y (NOR2X1)              
      0.05       3.12 v NOR2X1_1071/Y (NOR2X1)              
      0.00       3.12 v DFFPOSX1_530/D (DFFPOSX1)           
                 3.12   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_119/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_530/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.12   data arrival time                   
---------------------------------------------------------------
                -0.53   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_476 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.11       2.66 ^ NAND2X1_1453/Y (NAND2X1)            
      0.08       2.74 v INVX1_1398/Y (INVX1)                
      0.14       2.88 ^ NAND2X1_1455/Y (NAND2X1)            
      0.10       2.98 v INVX1_1399/Y (INVX1)                
      0.09       3.07 ^ OAI21X1_4326/Y (OAI21X1)            
      0.05       3.12 v NOR2X1_1514/Y (NOR2X1)              
      0.00       3.12 v DFFPOSX1_476/D (DFFPOSX1)           
                 3.12   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_65/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_476/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.12   data arrival time                   
---------------------------------------------------------------
                -0.53   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_748 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.12       2.54 ^ OAI21X1_3645/Y (OAI21X1)            
      0.07       2.62 v OAI21X1_3650/Y (OAI21X1)            
      0.11       2.73 ^ OAI21X1_3658/Y (OAI21X1)            
      0.09       2.82 ^ AND2X2_244/Y (AND2X2)               
      0.06       2.88 v OAI21X1_3665/Y (OAI21X1)            
      0.09       2.97 ^ OAI21X1_3667/Y (OAI21X1)            
      0.09       3.07 ^ AND2X2_245/Y (AND2X2)               
      0.06       3.12 v OAI21X1_3673/Y (OAI21X1)            
      0.00       3.12 v DFFPOSX1_748/D (DFFPOSX1)           
                 3.12   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_63/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_748/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.12   data arrival time                   
---------------------------------------------------------------
                -0.52   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_757 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.10       2.69 v OAI21X1_3713/Y (OAI21X1)            
      0.16       2.85 v AND2X2_259/Y (AND2X2)               
      0.12       2.96 ^ MUX2X1_290/Y (MUX2X1)               
      0.09       3.05 ^ AND2X2_260/Y (AND2X2)               
      0.05       3.11 v OAI21X1_3716/Y (OAI21X1)            
      0.00       3.11 v DFFPOSX1_757/D (DFFPOSX1)           
                 3.11   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_72/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_757/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.11   data arrival time                   
---------------------------------------------------------------
                -0.51   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_598 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.21       1.56 ^ BUFX2_1189/Y (BUFX2)                
      0.14       1.70 v OAI21X1_2200/Y (OAI21X1)            
      0.27       1.97 ^ INVX1_869/Y (INVX1)                 
      0.13       2.10 v NOR2X1_914/Y (NOR2X1)               
      0.08       2.18 ^ OAI21X1_2235/Y (OAI21X1)            
      0.06       2.23 v OAI21X1_2236/Y (OAI21X1)            
      0.09       2.32 ^ AOI21X1_733/Y (AOI21X1)             
      0.08       2.41 v OAI21X1_2237/Y (OAI21X1)            
      0.13       2.53 ^ AOI21X1_741/Y (AOI21X1)             
      0.09       2.63 v OAI21X1_2268/Y (OAI21X1)            
      0.09       2.71 ^ NAND2X1_672/Y (NAND2X1)             
      0.08       2.79 v OAI21X1_2271/Y (OAI21X1)            
      0.09       2.89 ^ OAI21X1_2274/Y (OAI21X1)            
      0.07       2.96 v AOI21X1_747/Y (AOI21X1)             
      0.09       3.05 ^ OAI21X1_2280/Y (OAI21X1)            
      0.06       3.11 v AOI21X1_748/Y (AOI21X1)             
      0.00       3.11 v DFFPOSX1_598/D (DFFPOSX1)           
                 3.11   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_50/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_598/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.11   data arrival time                   
---------------------------------------------------------------
                -0.51   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_524 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.16       2.65 ^ INVX1_979/Y (INVX1)                 
      0.16       2.81 v NOR2X1_1055/Y (NOR2X1)              
      0.15       2.96 ^ NAND2X1_774/Y (NAND2X1)             
      0.12       3.08 ^ OR2X2_37/Y (OR2X2)                  
      0.05       3.13 v AOI21X1_838/Y (AOI21X1)             
      0.00       3.13 v DFFPOSX1_524/D (DFFPOSX1)           
                 3.13   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_113/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_524/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.13   data arrival time                   
---------------------------------------------------------------
                -0.50   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_862 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.26       2.92 v BUFX2_729/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_804/Y (NAND2X1)             
      0.05       3.09 v OAI21X1_2548/Y (OAI21X1)            
      0.00       3.09 v DFFPOSX1_862/D (DFFPOSX1)           
                 3.09   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_40/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_862/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.09   data arrival time                   
---------------------------------------------------------------
                -0.49   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_357 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.26       2.92 v BUFX2_729/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_804/Y (NAND2X1)             
      0.05       3.09 v OAI21X1_2445/Y (OAI21X1)            
      0.00       3.09 v DFFPOSX1_357/D (DFFPOSX1)           
                 3.09   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_83/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_357/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.09   data arrival time                   
---------------------------------------------------------------
                -0.49   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_861 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_728/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_836/Y (NAND2X1)             
      0.05       3.09 v OAI21X1_2547/Y (OAI21X1)            
      0.00       3.09 v DFFPOSX1_861/D (DFFPOSX1)           
                 3.09   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_861/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.09   data arrival time                   
---------------------------------------------------------------
                -0.49   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_844 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_728/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_812/Y (NAND2X1)             
      0.05       3.09 v OAI21X1_2453/Y (OAI21X1)            
      0.00       3.09 v DFFPOSX1_844/D (DFFPOSX1)           
                 3.09   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_22/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_844/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.09   data arrival time                   
---------------------------------------------------------------
                -0.49   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_854 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_728/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_828/Y (NAND2X1)             
      0.05       3.09 v OAI21X1_2480/Y (OAI21X1)            
      0.00       3.09 v DFFPOSX1_854/D (DFFPOSX1)           
                 3.09   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_32/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_854/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.09   data arrival time                   
---------------------------------------------------------------
                -0.49   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_547 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_57/Y (BUFX2)                  
      0.12       2.11 v AND2X2_192/Y (AND2X2)               
      0.08       2.18 ^ NAND3X1_80/Y (NAND3X1)              
      0.17       2.36 v NOR2X1_1082/Y (NOR2X1)              
      0.13       2.49 ^ NAND2X1_797/Y (NAND2X1)             
      0.10       2.59 v INVX1_1012/Y (INVX1)                
      0.14       2.73 v AND2X2_194/Y (AND2X2)               
      0.13       2.86 v AND2X2_195/Y (AND2X2)               
      0.13       2.99 v AND2X2_196/Y (AND2X2)               
      0.07       3.06 ^ NAND2X1_798/Y (NAND2X1)             
      0.06       3.12 v AOI21X1_849/Y (AOI21X1)             
      0.00       3.12 v DFFPOSX1_547/D (DFFPOSX1)           
                 3.12   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_136/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_547/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.12   data arrival time                   
---------------------------------------------------------------
                -0.49   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_728/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_828/Y (NAND2X1)             
      0.05       3.09 v OAI21X1_2536/Y (OAI21X1)            
      0.00       3.09 v DFFPOSX1_992/D (DFFPOSX1)           
                 3.09   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.09   data arrival time                   
---------------------------------------------------------------
                -0.49   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_639 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.16       2.33 ^ OAI21X1_1229/Y (OAI21X1)            
      0.19       2.53 ^ BUFX2_410/Y (BUFX2)                 
      0.12       2.65 v INVX1_636/Y (INVX1)                 
      0.18       2.83 v BUFX2_1294/Y (BUFX2)                
      0.10       2.93 ^ OAI21X1_1918/Y (OAI21X1)            
      0.06       2.99 v OAI21X1_1951/Y (OAI21X1)            
      0.08       3.07 ^ OAI21X1_1952/Y (OAI21X1)            
      0.05       3.12 v OAI21X1_1953/Y (OAI21X1)            
      0.00       3.12 v DFFPOSX1_639/D (DFFPOSX1)           
                 3.12   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_91/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_639/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.12   data arrival time                   
---------------------------------------------------------------
                -0.49   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1019 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.08       2.80 ^ OAI21X1_66/Y (OAI21X1)              
      0.09       2.89 v OAI21X1_67/Y (OAI21X1)              
      0.20       3.09 v BUFX2_817/Y (BUFX2)                 
      0.08       3.17 ^ OAI21X1_68/Y (OAI21X1)              
      0.00       3.17 ^ DFFPOSX1_1019/D (DFFPOSX1)          
                 3.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_60/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1019/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.69   library setup time                  
                 2.69   data required time                  
---------------------------------------------------------------
                 2.69   data required time                  
                -3.17   data arrival time                   
---------------------------------------------------------------
                -0.48   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1018 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.08       2.53 v INVX1_100/Y (INVX1)                 
      0.07       2.60 ^ NOR2X1_92/Y (NOR2X1)                
      0.06       2.67 v OAI21X1_63/Y (OAI21X1)              
      0.10       2.76 v AND2X2_7/Y (AND2X2)                 
      0.10       2.86 ^ INVX1_102/Y (INVX1)                 
      0.19       3.05 ^ BUFX2_116/Y (BUFX2)                 
      0.06       3.11 v OAI21X1_64/Y (OAI21X1)              
      0.00       3.11 v DFFPOSX1_1018/D (DFFPOSX1)          
                 3.11   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_59/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1018/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.11   data arrival time                   
---------------------------------------------------------------
                -0.48   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1572 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.08       2.43 ^ INVX1_121/Y (INVX1)                 
      0.11       2.54 v NOR2X1_105/Y (NOR2X1)               
      0.15       2.69 v AND2X2_12/Y (AND2X2)                
      0.08       2.77 ^ OAI21X1_101/Y (OAI21X1)             
      0.09       2.86 v OAI21X1_102/Y (OAI21X1)             
      0.19       3.05 v BUFX2_675/Y (BUFX2)                 
      0.08       3.13 ^ OAI21X1_3773/Y (OAI21X1)            
      0.00       3.13 ^ DFFPOSX1_1572/D (DFFPOSX1)          
                 3.13   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_65/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1572/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.13   data arrival time                   
---------------------------------------------------------------
                -0.48   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_883 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_736/Y (BUFX2)                 
      0.10       3.02 ^ OAI21X1_4350/Y (OAI21X1)            
      0.05       3.08 v AOI21X1_1103/Y (AOI21X1)            
      0.00       3.08 v DFFPOSX1_883/D (DFFPOSX1)           
                 3.08   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_61/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_883/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.08   data arrival time                   
---------------------------------------------------------------
                -0.48   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_594 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.15       1.30 ^ INVX1_856/Y (INVX1)                 
      0.18       1.48 ^ BUFX2_1041/Y (BUFX2)                
      0.09       1.57 v OAI21X1_2199/Y (OAI21X1)            
      0.17       1.74 ^ OAI21X1_2200/Y (OAI21X1)            
      0.25       1.99 v INVX1_869/Y (INVX1)                 
      0.13       2.12 ^ NOR2X1_914/Y (NOR2X1)               
      0.06       2.18 v OAI21X1_2235/Y (OAI21X1)            
      0.07       2.25 ^ OAI21X1_2236/Y (OAI21X1)            
      0.09       2.34 v AOI21X1_733/Y (AOI21X1)             
      0.11       2.45 ^ OAI21X1_2237/Y (OAI21X1)            
      0.06       2.51 v AOI21X1_734/Y (AOI21X1)             
      0.11       2.62 ^ INVX1_879/Y (INVX1)                 
      0.05       2.67 v NAND2X1_656/Y (NAND2X1)             
      0.10       2.78 ^ OAI21X1_2244/Y (OAI21X1)            
      0.07       2.85 v AOI21X1_737/Y (AOI21X1)             
      0.07       2.92 ^ OAI21X1_2247/Y (OAI21X1)            
      0.05       2.97 v OAI21X1_2248/Y (OAI21X1)            
      0.08       3.05 ^ OAI21X1_2249/Y (OAI21X1)            
      0.06       3.10 v AOI21X1_739/Y (AOI21X1)             
      0.00       3.10 v DFFPOSX1_594/D (DFFPOSX1)           
                 3.10   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_46/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_594/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.10   data arrival time                   
---------------------------------------------------------------
                -0.47   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1565 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.08       2.80 ^ OAI21X1_66/Y (OAI21X1)              
      0.09       2.89 v OAI21X1_67/Y (OAI21X1)              
      0.19       3.07 v BUFX2_821/Y (BUFX2)                 
      0.08       3.15 ^ OAI21X1_3766/Y (OAI21X1)            
      0.00       3.15 ^ DFFPOSX1_1565/D (DFFPOSX1)          
                 3.15   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_58/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1565/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.15   data arrival time                   
---------------------------------------------------------------
                -0.47   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_208 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.11       2.56 v NOR2X1_93/Y (NOR2X1)                
      0.15       2.71 v AND2X2_8/Y (AND2X2)                 
      0.08       2.80 ^ OAI21X1_66/Y (OAI21X1)              
      0.09       2.89 v OAI21X1_67/Y (OAI21X1)              
      0.19       3.07 v BUFX2_818/Y (BUFX2)                 
      0.08       3.15 ^ OAI21X1_3842/Y (OAI21X1)            
      0.00       3.15 ^ DFFPOSX1_208/D (DFFPOSX1)           
                 3.15   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_71/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_208/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.15   data arrival time                   
---------------------------------------------------------------
                -0.47   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_885 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_732/Y (BUFX2)                 
      0.10       3.02 ^ NAND3X1_85/Y (NAND3X1)              
      0.04       3.07 v OAI21X1_2492/Y (OAI21X1)            
      0.00       3.07 v DFFPOSX1_885/D (DFFPOSX1)           
                 3.07   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_63/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_885/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.07   data arrival time                   
---------------------------------------------------------------
                -0.47   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_692 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.12       3.02 ^ AOI21X1_946/Y (AOI21X1)             
      0.05       3.07 v OAI21X1_3372/Y (OAI21X1)            
      0.00       3.07 v DFFPOSX1_692/D (DFFPOSX1)           
                 3.07   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_7/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_692/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.07   data arrival time                   
---------------------------------------------------------------
                -0.47   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_879 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_734/Y (BUFX2)                 
      0.13       3.05 ^ NAND3X1_86/Y (NAND3X1)              
      0.05       3.10 v OAI21X1_2493/Y (OAI21X1)            
      0.00       3.10 v DFFPOSX1_879/D (DFFPOSX1)           
                 3.10   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_57/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_879/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.10   data arrival time                   
---------------------------------------------------------------
                -0.47   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_886 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_730/Y (BUFX2)                 
      0.10       3.02 ^ NAND3X1_84/Y (NAND3X1)              
      0.04       3.06 v OAI21X1_2491/Y (OAI21X1)            
      0.00       3.06 v DFFPOSX1_886/D (DFFPOSX1)           
                 3.06   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_64/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_886/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.06   data arrival time                   
---------------------------------------------------------------
                -0.47   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1564 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.08       2.53 v INVX1_100/Y (INVX1)                 
      0.07       2.60 ^ NOR2X1_92/Y (NOR2X1)                
      0.06       2.67 v OAI21X1_63/Y (OAI21X1)              
      0.10       2.76 v AND2X2_7/Y (AND2X2)                 
      0.10       2.86 ^ INVX1_102/Y (INVX1)                 
      0.18       3.04 ^ BUFX2_120/Y (BUFX2)                 
      0.06       3.10 v OAI21X1_3765/Y (OAI21X1)            
      0.00       3.10 v DFFPOSX1_1564/D (DFFPOSX1)          
                 3.10   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_57/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1564/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.10   data arrival time                   
---------------------------------------------------------------
                -0.47   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_207 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.12       2.13 v INVX1_83/Y (INVX1)                  
      0.10       2.23 ^ NAND2X1_44/Y (NAND2X1)              
      0.11       2.35 v NOR2X1_90/Y (NOR2X1)                
      0.10       2.45 ^ NAND2X1_46/Y (NAND2X1)              
      0.08       2.53 v INVX1_100/Y (INVX1)                 
      0.07       2.60 ^ NOR2X1_92/Y (NOR2X1)                
      0.06       2.67 v OAI21X1_63/Y (OAI21X1)              
      0.10       2.76 v AND2X2_7/Y (AND2X2)                 
      0.10       2.86 ^ INVX1_102/Y (INVX1)                 
      0.18       3.04 ^ BUFX2_117/Y (BUFX2)                 
      0.06       3.10 v OAI21X1_3841/Y (OAI21X1)            
      0.00       3.10 v DFFPOSX1_207/D (DFFPOSX1)           
                 3.10   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_70/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_207/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.10   data arrival time                   
---------------------------------------------------------------
                -0.47   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_852 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.26       2.92 v BUFX2_729/Y (BUFX2)                 
      0.09       3.02 ^ NAND2X1_822/Y (NAND2X1)             
      0.04       3.06 v OAI21X1_2463/Y (OAI21X1)            
      0.00       3.06 v DFFPOSX1_852/D (DFFPOSX1)           
                 3.06   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_30/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_852/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.06   data arrival time                   
---------------------------------------------------------------
                -0.46   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1026 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.08       2.43 ^ INVX1_121/Y (INVX1)                 
      0.11       2.54 v NOR2X1_105/Y (NOR2X1)               
      0.15       2.69 v AND2X2_12/Y (AND2X2)                
      0.08       2.77 ^ OAI21X1_101/Y (OAI21X1)             
      0.09       2.86 v OAI21X1_102/Y (OAI21X1)             
      0.20       3.06 v BUFX2_671/Y (BUFX2)                 
      0.08       3.15 ^ OAI21X1_103/Y (OAI21X1)             
      0.00       3.15 ^ DFFPOSX1_1026/D (DFFPOSX1)          
                 3.15   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1026/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.69   library setup time                  
                 2.69   data required time                  
---------------------------------------------------------------
                 2.69   data required time                  
                -3.15   data arrival time                   
---------------------------------------------------------------
                -0.46   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_851 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_736/Y (BUFX2)                 
      0.09       3.01 ^ NAND2X1_820/Y (NAND2X1)             
      0.04       3.06 v OAI21X1_2461/Y (OAI21X1)            
      0.00       3.06 v DFFPOSX1_851/D (DFFPOSX1)           
                 3.06   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_29/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_851/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.06   data arrival time                   
---------------------------------------------------------------
                -0.46   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_855 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_733/Y (BUFX2)                 
      0.09       3.01 ^ NAND2X1_849/Y (NAND2X1)             
      0.04       3.05 v OAI21X1_2541/Y (OAI21X1)            
      0.00       3.05 v DFFPOSX1_855/D (DFFPOSX1)           
                 3.05   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_855/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.05   data arrival time                   
---------------------------------------------------------------
                -0.46   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_853 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.09       3.01 ^ NAND2X1_806/Y (NAND2X1)             
      0.04       3.05 v OAI21X1_2447/Y (OAI21X1)            
      0.00       3.05 v DFFPOSX1_853/D (DFFPOSX1)           
                 3.05   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_31/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_853/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.05   data arrival time                   
---------------------------------------------------------------
                -0.46   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_850 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_733/Y (BUFX2)                 
      0.09       3.01 ^ NAND2X1_808/Y (NAND2X1)             
      0.04       3.05 v OAI21X1_2449/Y (OAI21X1)            
      0.00       3.05 v DFFPOSX1_850/D (DFFPOSX1)           
                 3.05   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_850/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.05   data arrival time                   
---------------------------------------------------------------
                -0.46   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_846 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_732/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_816/Y (NAND2X1)             
      0.05       3.09 v OAI21X1_2457/Y (OAI21X1)            
      0.00       3.09 v DFFPOSX1_846/D (DFFPOSX1)           
                 3.09   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_24/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_846/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.09   data arrival time                   
---------------------------------------------------------------
                -0.46   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_995 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_732/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_816/Y (NAND2X1)             
      0.05       3.09 v OAI21X1_2539/Y (OAI21X1)            
      0.00       3.09 v DFFPOSX1_995/D (DFFPOSX1)           
                 3.09   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_36/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_995/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.09   data arrival time                   
---------------------------------------------------------------
                -0.46   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_356 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_728/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_836/Y (NAND2X1)             
      0.05       3.09 v OAI21X1_2488/Y (OAI21X1)            
      0.00       3.09 v DFFPOSX1_356/D (DFFPOSX1)           
                 3.09   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_82/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_356/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.09   data arrival time                   
---------------------------------------------------------------
                -0.46   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_993 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_728/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_812/Y (NAND2X1)             
      0.05       3.09 v OAI21X1_2537/Y (OAI21X1)            
      0.00       3.09 v DFFPOSX1_993/D (DFFPOSX1)           
                 3.09   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_34/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_993/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.09   data arrival time                   
---------------------------------------------------------------
                -0.45   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_845 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_730/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_814/Y (NAND2X1)             
      0.05       3.08 v OAI21X1_2455/Y (OAI21X1)            
      0.00       3.08 v DFFPOSX1_845/D (DFFPOSX1)           
                 3.08   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_23/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_845/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.08   data arrival time                   
---------------------------------------------------------------
                -0.45   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_354 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_733/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_832/Y (NAND2X1)             
      0.05       3.08 v OAI21X1_2484/Y (OAI21X1)            
      0.00       3.08 v DFFPOSX1_354/D (DFFPOSX1)           
                 3.08   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_80/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_354/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.08   data arrival time                   
---------------------------------------------------------------
                -0.45   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_353 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_830/Y (NAND2X1)             
      0.05       3.08 v OAI21X1_2482/Y (OAI21X1)            
      0.00       3.08 v DFFPOSX1_353/D (DFFPOSX1)           
                 3.08   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_79/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_353/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.08   data arrival time                   
---------------------------------------------------------------
                -0.45   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_859 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_733/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_832/Y (NAND2X1)             
      0.05       3.08 v OAI21X1_2545/Y (OAI21X1)            
      0.00       3.08 v DFFPOSX1_859/D (DFFPOSX1)           
                 3.08   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_37/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_859/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.08   data arrival time                   
---------------------------------------------------------------
                -0.45   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_858 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_731/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_830/Y (NAND2X1)             
      0.05       3.08 v OAI21X1_2544/Y (OAI21X1)            
      0.00       3.08 v DFFPOSX1_858/D (DFFPOSX1)           
                 3.08   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_36/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_858/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.08   data arrival time                   
---------------------------------------------------------------
                -0.45   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_994 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_730/Y (BUFX2)                 
      0.12       3.04 ^ NAND2X1_814/Y (NAND2X1)             
      0.05       3.08 v OAI21X1_2538/Y (OAI21X1)            
      0.00       3.08 v DFFPOSX1_994/D (DFFPOSX1)           
                 3.08   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_994/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.08   data arrival time                   
---------------------------------------------------------------
                -0.45   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_806 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.24       2.91 v BUFX2_735/Y (BUFX2)                 
      0.09       3.00 ^ NAND2X1_853/Y (NAND2X1)             
      0.04       3.04 v OAI21X1_2550/Y (OAI21X1)            
      0.00       3.04 v DFFPOSX1_806/D (DFFPOSX1)           
                 3.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_121/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_806/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -3.04   data arrival time                   
---------------------------------------------------------------
                -0.45   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_215 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.08       2.43 ^ INVX1_121/Y (INVX1)                 
      0.11       2.54 v NOR2X1_105/Y (NOR2X1)               
      0.15       2.69 v AND2X2_12/Y (AND2X2)                
      0.08       2.77 ^ OAI21X1_101/Y (OAI21X1)             
      0.09       2.86 v OAI21X1_102/Y (OAI21X1)             
      0.19       3.05 v BUFX2_672/Y (BUFX2)                 
      0.08       3.13 ^ OAI21X1_3849/Y (OAI21X1)            
      0.00       3.13 ^ DFFPOSX1_215/D (DFFPOSX1)           
                 3.13   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_78/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_215/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.13   data arrival time                   
---------------------------------------------------------------
                -0.45   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_599 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.21       1.56 ^ BUFX2_1188/Y (BUFX2)                
      0.20       1.76 v OAI21X1_2193/Y (OAI21X1)            
      0.22       1.98 ^ INVX1_868/Y (INVX1)                 
      0.11       2.10 v NOR2X1_910/Y (NOR2X1)               
      0.27       2.37 ^ NAND3X1_59/Y (NAND3X1)              
      0.20       2.57 ^ OR2X2_24/Y (OR2X2)                  
      0.15       2.72 v NOR3X1_2/Y (NOR3X1)                 
      0.16       2.88 v AND2X2_166/Y (AND2X2)               
      0.09       2.97 ^ OAI21X1_2288/Y (OAI21X1)            
      0.06       3.03 v OAI21X1_2289/Y (OAI21X1)            
      0.06       3.09 ^ AOI21X1_752/Y (AOI21X1)             
      0.00       3.09 ^ DFFPOSX1_599/D (DFFPOSX1)           
                 3.09   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_51/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_599/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.09   data arrival time                   
---------------------------------------------------------------
                -0.44   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_439 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.15       2.11 v AND2X2_273/Y (AND2X2)               
      0.13       2.24 v AND2X2_274/Y (AND2X2)               
      0.08       2.32 ^ NAND2X1_1423/Y (NAND2X1)            
      0.11       2.43 v NOR2X1_1452/Y (NOR2X1)              
      0.10       2.53 ^ NAND2X1_1424/Y (NAND2X1)            
      0.11       2.64 v NOR2X1_1455/Y (NOR2X1)              
      0.10       2.74 ^ NAND2X1_1425/Y (NAND2X1)            
      0.15       2.89 v NOR2X1_1458/Y (NOR2X1)              
      0.10       2.98 ^ OAI21X1_4290/Y (OAI21X1)            
      0.05       3.04 v AOI21X1_1062/Y (AOI21X1)            
      0.00       3.04 v DFFPOSX1_439/D (DFFPOSX1)           
                 3.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_439/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.04   data arrival time                   
---------------------------------------------------------------
                -0.44   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_860 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.24       2.91 v BUFX2_735/Y (BUFX2)                 
      0.11       3.03 ^ NAND2X1_834/Y (NAND2X1)             
      0.05       3.07 v OAI21X1_2546/Y (OAI21X1)            
      0.00       3.07 v DFFPOSX1_860/D (DFFPOSX1)           
                 3.07   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_860/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.07   data arrival time                   
---------------------------------------------------------------
                -0.44   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_847 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.24       2.91 v BUFX2_735/Y (BUFX2)                 
      0.11       3.03 ^ NAND2X1_826/Y (NAND2X1)             
      0.05       3.07 v OAI21X1_2478/Y (OAI21X1)            
      0.00       3.07 v DFFPOSX1_847/D (DFFPOSX1)           
                 3.07   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_25/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_847/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.07   data arrival time                   
---------------------------------------------------------------
                -0.44   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_355 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.24       2.91 v BUFX2_735/Y (BUFX2)                 
      0.11       3.03 ^ NAND2X1_834/Y (NAND2X1)             
      0.05       3.07 v OAI21X1_2486/Y (OAI21X1)            
      0.00       3.07 v DFFPOSX1_355/D (DFFPOSX1)           
                 3.07   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_81/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_355/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.07   data arrival time                   
---------------------------------------------------------------
                -0.44   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_996 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.24       2.91 v BUFX2_735/Y (BUFX2)                 
      0.11       3.03 ^ NAND2X1_826/Y (NAND2X1)             
      0.05       3.07 v OAI21X1_2540/Y (OAI21X1)            
      0.00       3.07 v DFFPOSX1_996/D (DFFPOSX1)           
                 3.07   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_37/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_996/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.07   data arrival time                   
---------------------------------------------------------------
                -0.44   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1001 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.22       1.07 v DFFPOSX1_713/Q (DFFPOSX1)           
      0.09       1.17 ^ NOR2X1_50/Y (NOR2X1)                
      0.14       1.30 v INVX1_50/Y (INVX1)                  
      0.14       1.44 ^ NOR2X1_51/Y (NOR2X1)                
      0.17       1.61 ^ BUFX2_1024/Y (BUFX2)                
      0.11       1.73 v INVX1_51/Y (INVX1)                  
      0.17       1.90 v BUFX2_587/Y (BUFX2)                 
      0.13       2.03 ^ NOR2X1_52/Y (NOR2X1)                
      0.20       2.22 v NAND2X1_24/Y (NAND2X1)              
      0.16       2.39 ^ INVX1_52/Y (INVX1)                  
      0.44       2.83 v NOR2X1_53/Y (NOR2X1)                
      0.15       2.97 ^ OAI21X1_24/Y (OAI21X1)              
      0.06       3.04 v AOI21X1_4/Y (AOI21X1)               
      0.00       3.04 v DFFPOSX1_1001/D (DFFPOSX1)          
                 3.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_42/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1001/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.04   data arrival time                   
---------------------------------------------------------------
                -0.44   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_747 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.12       2.54 ^ OAI21X1_3645/Y (OAI21X1)            
      0.07       2.62 v OAI21X1_3650/Y (OAI21X1)            
      0.11       2.73 ^ OAI21X1_3658/Y (OAI21X1)            
      0.07       2.79 v NOR2X1_1402/Y (NOR2X1)              
      0.09       2.89 ^ NOR2X1_1405/Y (NOR2X1)              
      0.09       2.98 ^ AND2X2_242/Y (AND2X2)               
      0.06       3.03 v OAI21X1_3664/Y (OAI21X1)            
      0.00       3.03 v DFFPOSX1_747/D (DFFPOSX1)           
                 3.03   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_62/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_747/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.03   data arrival time                   
---------------------------------------------------------------
                -0.44   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_688 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.27       2.90 v NOR2X1_1258/Y (NOR2X1)              
      0.12       3.02 ^ AOI21X1_935/Y (AOI21X1)             
      0.05       3.07 v OAI21X1_3353/Y (OAI21X1)            
      0.00       3.07 v DFFPOSX1_688/D (DFFPOSX1)           
                 3.07   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_3/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_688/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.07   data arrival time                   
---------------------------------------------------------------
                -0.43   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_809 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_732/Y (BUFX2)                 
      0.09       3.01 ^ NAND2X1_859/Y (NAND2X1)             
      0.04       3.06 v OAI21X1_2556/Y (OAI21X1)            
      0.00       3.06 v DFFPOSX1_809/D (DFFPOSX1)           
                 3.06   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_124/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_809/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.06   data arrival time                   
---------------------------------------------------------------
                -0.43   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_807 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_728/Y (BUFX2)                 
      0.09       3.01 ^ NAND2X1_855/Y (NAND2X1)             
      0.04       3.06 v OAI21X1_2552/Y (OAI21X1)            
      0.00       3.06 v DFFPOSX1_807/D (DFFPOSX1)           
                 3.06   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_122/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_807/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.06   data arrival time                   
---------------------------------------------------------------
                -0.43   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_810 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_734/Y (BUFX2)                 
      0.09       3.01 ^ NAND2X1_861/Y (NAND2X1)             
      0.04       3.06 v OAI21X1_2558/Y (OAI21X1)            
      0.00       3.06 v DFFPOSX1_810/D (DFFPOSX1)           
                 3.06   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_125/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_810/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.06   data arrival time                   
---------------------------------------------------------------
                -0.43   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_808 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_730/Y (BUFX2)                 
      0.09       3.01 ^ NAND2X1_857/Y (NAND2X1)             
      0.04       3.06 v OAI21X1_2554/Y (OAI21X1)            
      0.00       3.06 v DFFPOSX1_808/D (DFFPOSX1)           
                 3.06   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_123/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_808/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.06   data arrival time                   
---------------------------------------------------------------
                -0.43   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_857 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_728/Y (BUFX2)                 
      0.09       3.01 ^ NAND2X1_851/Y (NAND2X1)             
      0.04       3.06 v OAI21X1_2543/Y (OAI21X1)            
      0.00       3.06 v DFFPOSX1_857/D (DFFPOSX1)           
                 3.06   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_857/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.06   data arrival time                   
---------------------------------------------------------------
                -0.43   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_848 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_734/Y (BUFX2)                 
      0.09       3.01 ^ NAND2X1_818/Y (NAND2X1)             
      0.04       3.06 v OAI21X1_2459/Y (OAI21X1)            
      0.00       3.06 v DFFPOSX1_848/D (DFFPOSX1)           
                 3.06   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_26/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_848/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.06   data arrival time                   
---------------------------------------------------------------
                -0.43   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_440 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.15       2.11 v AND2X2_273/Y (AND2X2)               
      0.13       2.24 v AND2X2_274/Y (AND2X2)               
      0.08       2.32 ^ NAND2X1_1423/Y (NAND2X1)            
      0.11       2.43 v NOR2X1_1452/Y (NOR2X1)              
      0.10       2.53 ^ NAND2X1_1424/Y (NAND2X1)            
      0.11       2.64 v NOR2X1_1455/Y (NOR2X1)              
      0.10       2.74 ^ NAND2X1_1425/Y (NAND2X1)            
      0.15       2.89 v NOR2X1_1458/Y (NOR2X1)              
      0.09       2.97 ^ AOI21X1_1063/Y (AOI21X1)            
      0.05       3.02 v NOR2X1_1462/Y (NOR2X1)              
      0.00       3.02 v DFFPOSX1_440/D (DFFPOSX1)           
                 3.02   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_29/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_440/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.02   data arrival time                   
---------------------------------------------------------------
                -0.43   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_890 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_420/Y (BUFX2)                 
      0.07       3.11 ^ NOR2X1_1185/Y (NOR2X1)              
      0.00       3.11 ^ DFFPOSX1_890/D (DFFPOSX1)           
                 3.11   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_890/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.69   library setup time                  
                 2.69   data required time                  
---------------------------------------------------------------
                 2.69   data required time                  
                -3.11   data arrival time                   
---------------------------------------------------------------
                -0.43   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_891 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.19       2.81 v NOR2X1_1184/Y (NOR2X1)              
      0.23       3.04 v BUFX2_421/Y (BUFX2)                 
      0.07       3.11 ^ NOR2X1_1186/Y (NOR2X1)              
      0.00       3.11 ^ DFFPOSX1_891/D (DFFPOSX1)           
                 3.11   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_69/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_891/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.69   library setup time                  
                 2.69   data required time                  
---------------------------------------------------------------
                 2.69   data required time                  
                -3.11   data arrival time                   
---------------------------------------------------------------
                -0.43   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_466 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.19       2.55 v AND2X2_279/Y (AND2X2)               
      0.13       2.68 ^ NAND2X1_1444/Y (NAND2X1)            
      0.10       2.78 v NOR2X1_1498/Y (NOR2X1)              
      0.13       2.91 v AND2X2_280/Y (AND2X2)               
      0.06       2.98 ^ NOR2X1_1500/Y (NOR2X1)              
      0.05       3.02 v NOR2X1_1502/Y (NOR2X1)              
      0.00       3.02 v DFFPOSX1_466/D (DFFPOSX1)           
                 3.02   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_55/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_466/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.02   data arrival time                   
---------------------------------------------------------------
                -0.42   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_607 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.15       1.30 ^ INVX1_856/Y (INVX1)                 
      0.18       1.48 ^ BUFX2_1041/Y (BUFX2)                
      0.09       1.57 v OAI21X1_2199/Y (OAI21X1)            
      0.17       1.74 ^ OAI21X1_2200/Y (OAI21X1)            
      0.25       1.99 v INVX1_869/Y (INVX1)                 
      0.12       2.11 ^ NAND2X1_644/Y (NAND2X1)             
      0.09       2.19 v AOI21X1_726/Y (AOI21X1)             
      0.11       2.30 ^ NAND2X1_646/Y (NAND2X1)             
      0.10       2.40 v AOI21X1_727/Y (AOI21X1)             
      0.12       2.53 ^ OAI21X1_2282/Y (OAI21X1)            
      0.10       2.63 v AOI21X1_770/Y (AOI21X1)             
      0.19       2.82 ^ NOR2X1_966/Y (NOR2X1)               
      0.08       2.90 v OAI21X1_2335/Y (OAI21X1)            
      0.07       2.97 ^ AOI21X1_773/Y (AOI21X1)             
      0.07       3.04 v OAI21X1_2337/Y (OAI21X1)            
      0.06       3.11 ^ AOI21X1_774/Y (AOI21X1)             
      0.00       3.11 ^ DFFPOSX1_607/D (DFFPOSX1)           
                 3.11   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_59/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_607/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.11   data arrival time                   
---------------------------------------------------------------
                -0.42   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_597 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.21       1.56 ^ BUFX2_1188/Y (BUFX2)                
      0.20       1.76 v OAI21X1_2193/Y (OAI21X1)            
      0.22       1.98 ^ INVX1_868/Y (INVX1)                 
      0.11       2.10 v NOR2X1_910/Y (NOR2X1)               
      0.27       2.37 ^ NAND3X1_59/Y (NAND3X1)              
      0.20       2.57 ^ OR2X2_24/Y (OR2X2)                  
      0.15       2.72 ^ OR2X2_25/Y (OR2X2)                  
      0.11       2.83 ^ XNOR2X1_32/Y (XNOR2X1)              
      0.07       2.90 v OAI22X1_225/Y (OAI22X1)             
      0.09       3.00 ^ OAI21X1_2270/Y (OAI21X1)            
      0.06       3.05 v AOI21X1_746/Y (AOI21X1)             
      0.00       3.05 v DFFPOSX1_597/D (DFFPOSX1)           
                 3.05   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_49/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_597/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.05   data arrival time                   
---------------------------------------------------------------
                -0.42   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_596 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.15       1.30 ^ INVX1_856/Y (INVX1)                 
      0.18       1.48 ^ BUFX2_1041/Y (BUFX2)                
      0.09       1.57 v OAI21X1_2199/Y (OAI21X1)            
      0.17       1.74 ^ OAI21X1_2200/Y (OAI21X1)            
      0.25       1.99 v INVX1_869/Y (INVX1)                 
      0.13       2.12 ^ NOR2X1_914/Y (NOR2X1)               
      0.06       2.18 v OAI21X1_2235/Y (OAI21X1)            
      0.07       2.25 ^ OAI21X1_2236/Y (OAI21X1)            
      0.09       2.34 v AOI21X1_733/Y (AOI21X1)             
      0.11       2.45 ^ OAI21X1_2237/Y (OAI21X1)            
      0.11       2.56 v AOI21X1_741/Y (AOI21X1)             
      0.10       2.66 ^ NOR2X1_925/Y (NOR2X1)               
      0.09       2.75 v AOI21X1_743/Y (AOI21X1)             
      0.10       2.86 ^ OAI21X1_2260/Y (OAI21X1)            
      0.06       2.92 v OAI22X1_224/Y (OAI22X1)             
      0.08       2.99 ^ OAI21X1_2262/Y (OAI21X1)            
      0.06       3.05 v AOI21X1_745/Y (AOI21X1)             
      0.00       3.05 v DFFPOSX1_596/D (DFFPOSX1)           
                 3.05   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_48/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_596/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.05   data arrival time                   
---------------------------------------------------------------
                -0.42   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_529 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.16       2.65 ^ INVX1_979/Y (INVX1)                 
      0.15       2.80 v NOR2X1_1064/Y (NOR2X1)              
      0.12       2.91 ^ NAND2X1_777/Y (NAND2X1)             
      0.09       3.00 v NOR2X1_1067/Y (NOR2X1)              
      0.06       3.06 ^ NOR2X1_1068/Y (NOR2X1)              
      0.00       3.06 ^ DFFPOSX1_529/D (DFFPOSX1)           
                 3.06   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_118/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_529/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.19       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -3.06   data arrival time                   
---------------------------------------------------------------
                -0.41   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_856 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.24       2.91 v BUFX2_735/Y (BUFX2)                 
      0.09       3.00 ^ NAND2X1_850/Y (NAND2X1)             
      0.04       3.04 v OAI21X1_2542/Y (OAI21X1)            
      0.00       3.04 v DFFPOSX1_856/D (DFFPOSX1)           
                 3.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_34/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_856/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.04   data arrival time                   
---------------------------------------------------------------
                -0.41   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_849 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.24       2.91 v BUFX2_735/Y (BUFX2)                 
      0.09       3.00 ^ NAND2X1_810/Y (NAND2X1)             
      0.04       3.04 v OAI21X1_2451/Y (OAI21X1)            
      0.00       3.04 v DFFPOSX1_849/D (DFFPOSX1)           
                 3.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_27/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_849/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.04   data arrival time                   
---------------------------------------------------------------
                -0.41   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_470 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.19       2.55 v AND2X2_279/Y (AND2X2)               
      0.20       2.75 ^ NAND2X1_1447/Y (NAND2X1)            
      0.11       2.86 v INVX1_1392/Y (INVX1)                
      0.12       2.98 ^ NAND3X1_117/Y (NAND3X1)             
      0.06       3.04 v AOI21X1_1078/Y (AOI21X1)            
      0.00       3.04 v DFFPOSX1_470/D (DFFPOSX1)           
                 3.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_59/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_470/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.04   data arrival time                   
---------------------------------------------------------------
                -0.41   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_749 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.33       1.22 ^ DFFPOSX1_616/Q (DFFPOSX1)           
      0.34       1.55 v INVX1_22/Y (INVX1)                  
      0.17       1.73 ^ NAND2X1_104/Y (NAND2X1)             
      0.14       1.87 v NAND2X1_105/Y (NAND2X1)             
      0.09       1.96 ^ OAI21X1_227/Y (OAI21X1)             
      0.12       2.07 ^ AND2X2_14/Y (AND2X2)                
      0.09       2.16 v NOR2X1_196/Y (NOR2X1)               
      0.09       2.25 ^ OAI21X1_231/Y (OAI21X1)             
      0.15       2.40 ^ AND2X2_15/Y (AND2X2)                
      0.15       2.55 v NOR2X1_206/Y (NOR2X1)               
      0.11       2.66 ^ NOR2X1_1407/Y (NOR2X1)              
      0.05       2.71 v NAND2X1_1169/Y (NAND2X1)            
      0.10       2.81 ^ OAI21X1_3676/Y (OAI21X1)            
      0.07       2.88 v AOI21X1_1020/Y (AOI21X1)            
      0.08       2.96 ^ OAI21X1_3677/Y (OAI21X1)            
      0.04       3.00 v NAND3X1_113/Y (NAND3X1)             
      0.00       3.00 v DFFPOSX1_749/D (DFFPOSX1)           
                 3.00   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_64/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_749/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -3.00   data arrival time                   
---------------------------------------------------------------
                -0.40   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_744 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.11       2.53 v OR2X2_47/Y (OR2X2)                  
      0.11       2.64 v AND2X2_237/Y (AND2X2)               
      0.06       2.70 ^ NOR2X1_1393/Y (NOR2X1)              
      0.06       2.77 v AOI21X1_1007/Y (AOI21X1)            
      0.12       2.88 ^ OAI21X1_3637/Y (OAI21X1)            
      0.09       2.97 ^ AND2X2_239/Y (AND2X2)               
      0.06       3.03 v OAI21X1_3643/Y (OAI21X1)            
      0.00       3.03 v DFFPOSX1_744/D (DFFPOSX1)           
                 3.03   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_59/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_744/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.03   data arrival time                   
---------------------------------------------------------------
                -0.40   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_746 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.12       2.54 ^ OAI21X1_3645/Y (OAI21X1)            
      0.07       2.62 v OAI21X1_3650/Y (OAI21X1)            
      0.07       2.68 ^ INVX1_1302/Y (INVX1)                
      0.06       2.74 v OAI21X1_3651/Y (OAI21X1)            
      0.09       2.84 ^ OAI21X1_3653/Y (OAI21X1)            
      0.09       2.93 ^ AND2X2_240/Y (AND2X2)               
      0.05       2.99 v OAI21X1_3657/Y (OAI21X1)            
      0.00       2.99 v DFFPOSX1_746/D (DFFPOSX1)           
                 2.99   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_61/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_746/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.99   data arrival time                   
---------------------------------------------------------------
                -0.39   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_546 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_57/Y (BUFX2)                  
      0.12       2.11 v AND2X2_192/Y (AND2X2)               
      0.08       2.18 ^ NAND3X1_80/Y (NAND3X1)              
      0.17       2.36 v NOR2X1_1082/Y (NOR2X1)              
      0.13       2.49 ^ NAND2X1_797/Y (NAND2X1)             
      0.10       2.59 v INVX1_1012/Y (INVX1)                
      0.14       2.73 v AND2X2_194/Y (AND2X2)               
      0.13       2.86 v AND2X2_195/Y (AND2X2)               
      0.08       2.95 ^ OAI21X1_2440/Y (OAI21X1)            
      0.07       3.01 v NOR2X1_1096/Y (NOR2X1)              
      0.00       3.01 v DFFPOSX1_546/D (DFFPOSX1)           
                 3.01   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_135/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_546/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.01   data arrival time                   
---------------------------------------------------------------
                -0.38   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_592 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.15       1.30 ^ INVX1_856/Y (INVX1)                 
      0.18       1.48 ^ BUFX2_1041/Y (BUFX2)                
      0.09       1.57 v OAI21X1_2199/Y (OAI21X1)            
      0.17       1.74 ^ OAI21X1_2200/Y (OAI21X1)            
      0.25       1.99 v INVX1_869/Y (INVX1)                 
      0.12       2.11 ^ NAND2X1_644/Y (NAND2X1)             
      0.09       2.19 v AOI21X1_726/Y (AOI21X1)             
      0.11       2.30 ^ NAND2X1_646/Y (NAND2X1)             
      0.10       2.40 v AOI21X1_727/Y (AOI21X1)             
      0.16       2.57 ^ NOR2X1_916/Y (NOR2X1)               
      0.11       2.67 v OAI21X1_2223/Y (OAI21X1)            
      0.09       2.76 ^ OAI21X1_2226/Y (OAI21X1)            
      0.07       2.83 v AOI21X1_731/Y (AOI21X1)             
      0.09       2.92 ^ OAI21X1_2230/Y (OAI21X1)            
      0.06       2.98 v AOI21X1_732/Y (AOI21X1)             
      0.00       2.98 v DFFPOSX1_592/D (DFFPOSX1)           
                 2.98   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_44/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_592/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.98   data arrival time                   
---------------------------------------------------------------
                -0.38   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_469 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.19       2.55 v AND2X2_279/Y (AND2X2)               
      0.20       2.75 ^ NAND2X1_1447/Y (NAND2X1)            
      0.08       2.82 v OAI21X1_4320/Y (OAI21X1)            
      0.10       2.93 v AND2X2_281/Y (AND2X2)               
      0.09       3.01 v AND2X2_282/Y (AND2X2)               
      0.00       3.01 v DFFPOSX1_469/D (DFFPOSX1)           
                 3.01   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_58/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_469/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.01   data arrival time                   
---------------------------------------------------------------
                -0.38   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_475 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.11       2.66 ^ NAND2X1_1453/Y (NAND2X1)            
      0.08       2.74 v INVX1_1398/Y (INVX1)                
      0.14       2.88 ^ NAND2X1_1455/Y (NAND2X1)            
      0.10       2.98 v INVX1_1399/Y (INVX1)                
      0.06       3.04 ^ NOR2X1_1512/Y (NOR2X1)              
      0.00       3.04 ^ DFFPOSX1_475/D (DFFPOSX1)           
                 3.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_64/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_475/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.19       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -3.04   data arrival time                   
---------------------------------------------------------------
                -0.38   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_528 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.16       2.65 ^ INVX1_979/Y (INVX1)                 
      0.15       2.80 v NOR2X1_1064/Y (NOR2X1)              
      0.12       2.91 ^ NAND2X1_777/Y (NAND2X1)             
      0.05       2.96 v NAND2X1_778/Y (NAND2X1)             
      0.06       3.02 ^ AOI21X1_841/Y (AOI21X1)             
      0.00       3.02 ^ DFFPOSX1_528/D (DFFPOSX1)           
                 3.02   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_117/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_528/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -3.02   data arrival time                   
---------------------------------------------------------------
                -0.38   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1022 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.21       2.61 v NOR2X1_79/Y (NOR2X1)                
      0.14       2.76 ^ INVX1_96/Y (INVX1)                  
      0.17       2.92 ^ BUFX2_1271/Y (BUFX2)                
      0.05       2.97 v OAI21X1_83/Y (OAI21X1)              
      0.00       2.97 v DFFPOSX1_1022/D (DFFPOSX1)          
                 2.97   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_63/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1022/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.97   data arrival time                   
---------------------------------------------------------------
                -0.37   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1023 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.21       2.61 v NOR2X1_79/Y (NOR2X1)                
      0.14       2.76 ^ INVX1_96/Y (INVX1)                  
      0.17       2.92 ^ BUFX2_1272/Y (BUFX2)                
      0.05       2.97 v OAI21X1_88/Y (OAI21X1)              
      0.00       2.97 v DFFPOSX1_1023/D (DFFPOSX1)          
                 2.97   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_64/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1023/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.97   data arrival time                   
---------------------------------------------------------------
                -0.37   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1024 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.21       2.61 v NOR2X1_79/Y (NOR2X1)                
      0.14       2.76 ^ INVX1_96/Y (INVX1)                  
      0.17       2.92 ^ BUFX2_1269/Y (BUFX2)                
      0.05       2.97 v OAI21X1_93/Y (OAI21X1)              
      0.00       2.97 v DFFPOSX1_1024/D (DFFPOSX1)          
                 2.97   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_65/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1024/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.97   data arrival time                   
---------------------------------------------------------------
                -0.37   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1025 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.21       2.61 v NOR2X1_79/Y (NOR2X1)                
      0.14       2.76 ^ INVX1_96/Y (INVX1)                  
      0.17       2.92 ^ BUFX2_1270/Y (BUFX2)                
      0.05       2.97 v OAI21X1_98/Y (OAI21X1)              
      0.00       2.97 v DFFPOSX1_1025/D (DFFPOSX1)          
                 2.97   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_66/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1025/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.97   data arrival time                   
---------------------------------------------------------------
                -0.37   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_473 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.14       2.69 ^ INVX1_1395/Y (INVX1)                
      0.13       2.82 v NOR2X1_1510/Y (NOR2X1)              
      0.09       2.92 ^ OAI21X1_4324/Y (OAI21X1)            
      0.05       2.97 v AOI21X1_1080/Y (AOI21X1)            
      0.00       2.97 v DFFPOSX1_473/D (DFFPOSX1)           
                 2.97   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_62/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_473/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.97   data arrival time                   
---------------------------------------------------------------
                -0.37   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_467 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.19       2.55 v AND2X2_279/Y (AND2X2)               
      0.20       2.75 ^ NAND2X1_1447/Y (NAND2X1)            
      0.11       2.86 v INVX1_1392/Y (INVX1)                
      0.09       2.95 ^ OAI21X1_4317/Y (OAI21X1)            
      0.05       3.00 v NOR2X1_1504/Y (NOR2X1)              
      0.00       3.00 v DFFPOSX1_467/D (DFFPOSX1)           
                 3.00   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_56/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_467/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -3.00   data arrival time                   
---------------------------------------------------------------
                -0.37   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_474 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.14       2.69 ^ INVX1_1395/Y (INVX1)                
      0.13       2.82 v NOR2X1_1510/Y (NOR2X1)              
      0.09       2.91 ^ NAND2X1_1451/Y (NAND2X1)            
      0.06       2.97 v AOI21X1_1081/Y (AOI21X1)            
      0.00       2.97 v DFFPOSX1_474/D (DFFPOSX1)           
                 2.97   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_63/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_474/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.97   data arrival time                   
---------------------------------------------------------------
                -0.37   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1028 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.09       2.68 ^ OAI21X1_110/Y (OAI21X1)             
      0.09       2.77 v OAI21X1_111/Y (OAI21X1)             
      0.20       2.97 v BUFX2_395/Y (BUFX2)                 
      0.08       3.06 ^ OAI21X1_112/Y (OAI21X1)             
      0.00       3.06 ^ DFFPOSX1_1028/D (DFFPOSX1)          
                 3.06   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_69/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1028/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.69   library setup time                  
                 2.69   data required time                  
---------------------------------------------------------------
                 2.69   data required time                  
                -3.06   data arrival time                   
---------------------------------------------------------------
                -0.37   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_519 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.16       2.65 ^ INVX1_979/Y (INVX1)                 
      0.16       2.81 v NOR2X1_1055/Y (NOR2X1)              
      0.10       2.91 ^ OAI21X1_2420/Y (OAI21X1)            
      0.05       2.96 v AOI21X1_833/Y (AOI21X1)             
      0.00       2.96 v DFFPOSX1_519/D (DFFPOSX1)           
                 2.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_108/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_519/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.96   data arrival time                   
---------------------------------------------------------------
                -0.37   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_452 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.16       2.31 v NOR2X1_1465/Y (NOR2X1)              
      0.14       2.44 ^ NAND2X1_1433/Y (NAND2X1)            
      0.13       2.58 v NOR2X1_1471/Y (NOR2X1)              
      0.13       2.71 ^ NAND2X1_1435/Y (NAND2X1)            
      0.09       2.80 v INVX1_1377/Y (INVX1)                
      0.10       2.90 ^ NAND2X1_1437/Y (NAND2X1)            
      0.07       2.97 v OAI21X1_4303/Y (OAI21X1)            
      0.06       3.02 ^ NOR2X1_1482/Y (NOR2X1)              
      0.00       3.02 ^ DFFPOSX1_452/D (DFFPOSX1)           
                 3.02   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_41/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_452/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.19       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -3.02   data arrival time                   
---------------------------------------------------------------
                -0.36   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_750 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.16       2.59 ^ NOR2X1_206/Y (NOR2X1)               
      0.10       2.69 v OAI21X1_3679/Y (OAI21X1)            
      0.12       2.81 ^ AOI22X1_162/Y (AOI22X1)             
      0.09       2.90 ^ AND2X2_246/Y (AND2X2)               
      0.05       2.96 v OAI21X1_3683/Y (OAI21X1)            
      0.00       2.96 v DFFPOSX1_750/D (DFFPOSX1)           
                 2.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_65/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_750/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.96   data arrival time                   
---------------------------------------------------------------
                -0.36   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_527 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.16       2.65 ^ INVX1_979/Y (INVX1)                 
      0.15       2.80 v NOR2X1_1064/Y (NOR2X1)              
      0.10       2.90 ^ OAI21X1_2427/Y (OAI21X1)            
      0.05       2.95 v AOI21X1_840/Y (AOI21X1)             
      0.00       2.95 v DFFPOSX1_527/D (DFFPOSX1)           
                 2.95   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_116/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_527/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.95   data arrival time                   
---------------------------------------------------------------
                -0.36   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1574 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.09       2.68 ^ OAI21X1_110/Y (OAI21X1)             
      0.09       2.77 v OAI21X1_111/Y (OAI21X1)             
      0.19       2.96 v BUFX2_399/Y (BUFX2)                 
      0.08       3.04 ^ OAI21X1_3775/Y (OAI21X1)            
      0.00       3.04 ^ DFFPOSX1_1574/D (DFFPOSX1)          
                 3.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1574/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.04   data arrival time                   
---------------------------------------------------------------
                -0.36   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_217 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.13       2.47 ^ NAND2X1_61/Y (NAND2X1)              
      0.12       2.59 v NOR2X1_107/Y (NOR2X1)               
      0.09       2.68 ^ OAI21X1_110/Y (OAI21X1)             
      0.09       2.77 v OAI21X1_111/Y (OAI21X1)             
      0.19       2.96 v BUFX2_396/Y (BUFX2)                 
      0.08       3.04 ^ OAI21X1_3851/Y (OAI21X1)            
      0.00       3.04 ^ DFFPOSX1_217/D (DFFPOSX1)           
                 3.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_80/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_217/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -3.04   data arrival time                   
---------------------------------------------------------------
                -0.36   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_542 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1326/Y (BUFX2)                
      0.09       2.36 v NOR2X1_1085/Y (NOR2X1)              
      0.13       2.49 ^ NAND2X1_793/Y (NAND2X1)             
      0.10       2.59 v NOR2X1_1089/Y (NOR2X1)              
      0.12       2.72 ^ NAND2X1_794/Y (NAND2X1)             
      0.09       2.81 v INVX1_1008/Y (INVX1)                
      0.09       2.90 ^ OAI21X1_2436/Y (OAI21X1)            
      0.05       2.95 v NOR2X1_1092/Y (NOR2X1)              
      0.00       2.95 v DFFPOSX1_542/D (DFFPOSX1)           
                 2.95   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_131/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_542/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.95   data arrival time                   
---------------------------------------------------------------
                -0.35   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_520 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.16       2.65 ^ INVX1_979/Y (INVX1)                 
      0.16       2.81 v NOR2X1_1055/Y (NOR2X1)              
      0.09       2.90 ^ AOI21X1_834/Y (AOI21X1)             
      0.05       2.94 v NOR2X1_1056/Y (NOR2X1)              
      0.00       2.94 v DFFPOSX1_520/D (DFFPOSX1)           
                 2.94   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_109/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_520/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.94   data arrival time                   
---------------------------------------------------------------
                -0.35   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_543 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1326/Y (BUFX2)                
      0.09       2.36 v NOR2X1_1085/Y (NOR2X1)              
      0.13       2.49 ^ NAND2X1_793/Y (NAND2X1)             
      0.10       2.59 v NOR2X1_1089/Y (NOR2X1)              
      0.12       2.72 ^ NAND2X1_794/Y (NAND2X1)             
      0.09       2.81 v NOR2X1_1091/Y (NOR2X1)              
      0.08       2.89 ^ NAND2X1_795/Y (NAND2X1)             
      0.06       2.94 v AOI21X1_848/Y (AOI21X1)             
      0.00       2.94 v DFFPOSX1_543/D (DFFPOSX1)           
                 2.94   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_132/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_543/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.94   data arrival time                   
---------------------------------------------------------------
                -0.35   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_521 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.18       2.66 ^ NAND2X1_770/Y (NAND2X1)             
      0.13       2.79 v NOR2X1_1057/Y (NOR2X1)              
      0.10       2.89 ^ OAI21X1_2422/Y (OAI21X1)            
      0.05       2.94 v AOI21X1_835/Y (AOI21X1)             
      0.00       2.94 v DFFPOSX1_521/D (DFFPOSX1)           
                 2.94   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_110/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_521/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.94   data arrival time                   
---------------------------------------------------------------
                -0.35   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_234 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.18       2.94 v MUX2X1_295/Y (MUX2X1)               
      0.00       2.94 v DFFPOSX1_234/D (DFFPOSX1)           
                 2.94   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_97/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_234/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.94   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_235 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.18       2.94 v MUX2X1_296/Y (MUX2X1)               
      0.00       2.94 v DFFPOSX1_235/D (DFFPOSX1)           
                 2.94   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_98/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_235/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.94   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_236 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.18       2.94 v MUX2X1_297/Y (MUX2X1)               
      0.00       2.94 v DFFPOSX1_236/D (DFFPOSX1)           
                 2.94   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_99/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_236/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.94   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1016 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.21       2.61 v NOR2X1_79/Y (NOR2X1)                
      0.14       2.76 ^ INVX1_96/Y (INVX1)                  
      0.17       2.92 ^ BUFX2_1269/Y (BUFX2)                
      0.05       2.97 v OAI21X1_56/Y (OAI21X1)              
      0.00       2.97 v DFFPOSX1_1016/D (DFFPOSX1)          
                 2.97   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_57/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1016/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.97   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1017 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.21       2.61 v NOR2X1_79/Y (NOR2X1)                
      0.14       2.76 ^ INVX1_96/Y (INVX1)                  
      0.17       2.92 ^ BUFX2_1270/Y (BUFX2)                
      0.05       2.97 v OAI21X1_61/Y (OAI21X1)              
      0.00       2.97 v DFFPOSX1_1017/D (DFFPOSX1)          
                 2.97   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_58/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1017/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.97   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_465 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.19       2.55 v AND2X2_279/Y (AND2X2)               
      0.13       2.68 ^ NAND2X1_1444/Y (NAND2X1)            
      0.10       2.78 v NOR2X1_1498/Y (NOR2X1)              
      0.09       2.87 ^ OAI21X1_4316/Y (OAI21X1)            
      0.07       2.94 v NOR2X1_1499/Y (NOR2X1)              
      0.00       2.94 v DFFPOSX1_465/D (DFFPOSX1)           
                 2.94   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_54/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_465/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.94   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1571 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.08       2.43 ^ INVX1_121/Y (INVX1)                 
      0.11       2.54 v NOR2X1_105/Y (NOR2X1)               
      0.09       2.63 ^ OAI21X1_96/Y (OAI21X1)              
      0.09       2.72 v OAI21X1_97/Y (OAI21X1)              
      0.19       2.91 v BUFX2_340/Y (BUFX2)                 
      0.08       2.99 ^ OAI21X1_3772/Y (OAI21X1)            
      0.00       2.99 ^ DFFPOSX1_1571/D (DFFPOSX1)          
                 2.99   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_64/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1571/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -2.99   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_214 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.09       2.11 v NOR2X1_98/Y (NOR2X1)                
      0.09       2.19 ^ NAND2X1_55/Y (NAND2X1)              
      0.15       2.35 v NOR2X1_103/Y (NOR2X1)               
      0.08       2.43 ^ INVX1_121/Y (INVX1)                 
      0.11       2.54 v NOR2X1_105/Y (NOR2X1)               
      0.09       2.63 ^ OAI21X1_96/Y (OAI21X1)              
      0.09       2.72 v OAI21X1_97/Y (OAI21X1)              
      0.19       2.91 v BUFX2_337/Y (BUFX2)                 
      0.08       2.99 ^ OAI21X1_3848/Y (OAI21X1)            
      0.00       2.99 ^ DFFPOSX1_214/D (DFFPOSX1)           
                 2.99   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_77/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_214/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -2.99   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_843 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.23       2.67 v NOR2X1_122/Y (NOR2X1)               
      0.25       2.92 v BUFX2_730/Y (BUFX2)                 
      0.07       2.99 ^ NOR2X1_1100/Y (NOR2X1)              
      0.00       2.99 ^ DFFPOSX1_843/D (DFFPOSX1)           
                 2.99   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_21/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_843/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.20       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -2.99   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_198 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1259/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3832/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_198/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_61/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_198/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_199 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1261/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3833/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_199/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_62/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_199/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_201 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1257/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3835/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_201/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_64/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_201/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_203 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1261/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3837/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_203/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_66/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_203/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_211 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1261/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3845/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_211/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_74/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_211/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_212 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1263/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3846/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_212/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_75/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_212/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_213 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1257/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3847/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_213/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_76/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_213/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_202 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1259/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3836/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_202/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_65/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_202/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_200 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1263/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3834/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_200/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_63/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_200/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1557 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_300/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3758/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1557/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_50/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1557/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1558 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_294/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3759/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1558/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_51/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1558/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1568 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_298/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3769/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1568/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_61/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1568/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1561 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_300/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3762/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1561/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_54/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1561/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1562 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_294/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3763/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1562/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_55/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1562/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1569 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_300/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3770/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1569/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_62/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1569/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1570 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_294/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3771/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1570/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_63/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1570/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1559 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_296/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3760/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1559/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_52/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1559/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1560 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_298/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3761/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1560/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_53/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1560/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1550 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_294/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3751/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1550/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_43/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1550/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1551 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_296/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3752/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1551/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_44/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1551/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.34   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_225 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.12       2.88 ^ NOR2X1_1428/Y (NOR2X1)              
      0.06       2.93 v AOI21X1_1058/Y (AOI21X1)            
      0.00       2.93 v DFFPOSX1_225/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_88/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_225/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.33   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_549 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_57/Y (BUFX2)                  
      0.12       2.11 v AND2X2_192/Y (AND2X2)               
      0.08       2.18 ^ NAND3X1_80/Y (NAND3X1)              
      0.17       2.36 v NOR2X1_1082/Y (NOR2X1)              
      0.13       2.49 ^ NAND2X1_797/Y (NAND2X1)             
      0.10       2.59 v INVX1_1012/Y (INVX1)                
      0.17       2.75 ^ NAND2X1_801/Y (NAND2X1)             
      0.07       2.83 v NOR2X1_1098/Y (NOR2X1)              
      0.08       2.90 ^ NAND2X1_802/Y (NAND2X1)             
      0.06       2.96 v AOI21X1_851/Y (AOI21X1)             
      0.00       2.96 v DFFPOSX1_549/D (DFFPOSX1)           
                 2.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_1/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_549/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.96   data arrival time                   
---------------------------------------------------------------
                -0.33   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_438 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.15       2.11 v AND2X2_273/Y (AND2X2)               
      0.13       2.24 v AND2X2_274/Y (AND2X2)               
      0.08       2.32 ^ NAND2X1_1423/Y (NAND2X1)            
      0.11       2.43 v NOR2X1_1452/Y (NOR2X1)              
      0.10       2.53 ^ NAND2X1_1424/Y (NAND2X1)            
      0.11       2.64 v NOR2X1_1455/Y (NOR2X1)              
      0.10       2.74 ^ NAND2X1_1425/Y (NAND2X1)            
      0.08       2.82 v INVX1_1362/Y (INVX1)                
      0.09       2.91 ^ OAI21X1_4289/Y (OAI21X1)            
      0.05       2.96 v NOR2X1_1459/Y (NOR2X1)              
      0.00       2.96 v DFFPOSX1_438/D (DFFPOSX1)           
                 2.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_27/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_438/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.96   data arrival time                   
---------------------------------------------------------------
                -0.33   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_450 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.16       2.31 v NOR2X1_1465/Y (NOR2X1)              
      0.14       2.44 ^ NAND2X1_1433/Y (NAND2X1)            
      0.13       2.58 v NOR2X1_1471/Y (NOR2X1)              
      0.13       2.71 ^ NAND2X1_1435/Y (NAND2X1)            
      0.09       2.80 v NOR2X1_1475/Y (NOR2X1)              
      0.07       2.86 ^ INVX1_1380/Y (INVX1)                
      0.05       2.92 v AOI21X1_1068/Y (AOI21X1)            
      0.00       2.92 v DFFPOSX1_450/D (DFFPOSX1)           
                 2.92   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_450/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.92   data arrival time                   
---------------------------------------------------------------
                -0.32   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_478 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.11       2.66 ^ NAND2X1_1453/Y (NAND2X1)            
      0.08       2.74 v INVX1_1398/Y (INVX1)                
      0.14       2.88 ^ NAND2X1_1455/Y (NAND2X1)            
      0.07       2.96 v OAI21X1_4328/Y (OAI21X1)            
      0.06       3.01 ^ NOR2X1_1516/Y (NOR2X1)              
      0.00       3.01 ^ DFFPOSX1_478/D (DFFPOSX1)           
                 3.01   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_478/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.19       2.70   library setup time                  
                 2.70   data required time                  
---------------------------------------------------------------
                 2.70   data required time                  
                -3.01   data arrival time                   
---------------------------------------------------------------
                -0.32   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_522 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.18       2.66 ^ NAND2X1_770/Y (NAND2X1)             
      0.13       2.79 v NOR2X1_1057/Y (NOR2X1)              
      0.09       2.88 ^ NAND2X1_772/Y (NAND2X1)             
      0.06       2.94 v AOI21X1_836/Y (AOI21X1)             
      0.00       2.94 v DFFPOSX1_522/D (DFFPOSX1)           
                 2.94   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_111/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_522/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.94   data arrival time                   
---------------------------------------------------------------
                -0.31   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_468 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.19       2.55 v AND2X2_279/Y (AND2X2)               
      0.20       2.75 ^ NAND2X1_1447/Y (NAND2X1)            
      0.08       2.82 v OAI21X1_4318/Y (OAI21X1)            
      0.07       2.89 ^ OAI21X1_4319/Y (OAI21X1)            
      0.05       2.94 v NOR2X1_1506/Y (NOR2X1)              
      0.00       2.94 v DFFPOSX1_468/D (DFFPOSX1)           
                 2.94   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_57/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_468/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.94   data arrival time                   
---------------------------------------------------------------
                -0.31   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_449 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.16       2.31 v NOR2X1_1465/Y (NOR2X1)              
      0.14       2.44 ^ NAND2X1_1433/Y (NAND2X1)            
      0.13       2.58 v NOR2X1_1471/Y (NOR2X1)              
      0.13       2.71 ^ NAND2X1_1435/Y (NAND2X1)            
      0.09       2.80 v INVX1_1377/Y (INVX1)                
      0.09       2.89 ^ OAI21X1_4300/Y (OAI21X1)            
      0.05       2.94 v NOR2X1_1476/Y (NOR2X1)              
      0.00       2.94 v DFFPOSX1_449/D (DFFPOSX1)           
                 2.94   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_449/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.94   data arrival time                   
---------------------------------------------------------------
                -0.31   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_595 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.15       1.30 ^ INVX1_856/Y (INVX1)                 
      0.16       1.47 ^ BUFX2_1045/Y (BUFX2)                
      0.09       1.55 v OAI21X1_2192/Y (OAI21X1)            
      0.25       1.80 ^ OAI21X1_2193/Y (OAI21X1)            
      0.22       2.01 v INVX1_868/Y (INVX1)                 
      0.12       2.14 ^ NOR2X1_910/Y (NOR2X1)               
      0.18       2.32 v NAND3X1_59/Y (NAND3X1)              
      0.19       2.51 v OR2X2_24/Y (OR2X2)                  
      0.06       2.57 ^ INVX1_886/Y (INVX1)                 
      0.07       2.64 v NAND2X1_663/Y (NAND2X1)             
      0.08       2.72 ^ NAND2X1_664/Y (NAND2X1)             
      0.07       2.79 v OAI21X1_2256/Y (OAI21X1)            
      0.09       2.88 ^ OAI21X1_2257/Y (OAI21X1)            
      0.06       2.94 v AOI21X1_742/Y (AOI21X1)             
      0.00       2.94 v DFFPOSX1_595/D (DFFPOSX1)           
                 2.94   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_47/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_595/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.94   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_197 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1257/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3831/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_197/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_60/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_197/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_204 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1263/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3838/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_204/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_204/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_205 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1257/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3839/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_205/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_205/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_206 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1259/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3840/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_206/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_69/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_206/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_193 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1257/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3827/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_193/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_56/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_193/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1556 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_298/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3757/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1556/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_49/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1556/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1563 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_296/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3764/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1563/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_56/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1563/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1552 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_298/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3753/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1552/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_45/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1552/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1553 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_300/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3754/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1553/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_46/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1553/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1554 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_294/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3755/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1554/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_47/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1554/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1555 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1185/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_296/Y (BUFX2)                 
      0.05       2.93 v OAI21X1_3756/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_1555/D (DFFPOSX1)          
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_48/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1555/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_195 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1261/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3829/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_195/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_58/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_195/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_196 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1263/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3830/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_196/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_59/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_196/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_194 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.08       2.48 v INVX1_1347/Y (INVX1)                
      0.17       2.65 ^ NAND2X1_1223/Y (NAND2X1)            
      0.23       2.88 ^ BUFX2_1259/Y (BUFX2)                
      0.05       2.93 v OAI21X1_3828/Y (OAI21X1)            
      0.00       2.93 v DFFPOSX1_194/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_57/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_194/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_227 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.12       2.88 ^ NOR2X1_1430/Y (NOR2X1)              
      0.06       2.93 v AOI21X1_1059/Y (AOI21X1)            
      0.00       2.93 v DFFPOSX1_227/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_90/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_227/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_228 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.12       2.88 ^ NOR2X1_1431/Y (NOR2X1)              
      0.06       2.93 v AOI21X1_1060/Y (AOI21X1)            
      0.00       2.93 v DFFPOSX1_228/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_91/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_228/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_229 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.36       2.76 v NOR2X1_1427/Y (NOR2X1)              
      0.12       2.88 ^ NOR2X1_1432/Y (NOR2X1)              
      0.06       2.93 v AOI21X1_1061/Y (AOI21X1)            
      0.00       2.93 v DFFPOSX1_229/D (DFFPOSX1)           
                 2.93   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_92/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_229/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.93   data arrival time                   
---------------------------------------------------------------
                -0.30   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_517 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.18       2.66 ^ NAND2X1_768/Y (NAND2X1)             
      0.08       2.74 v NOR2X1_1052/Y (NOR2X1)              
      0.09       2.83 ^ OAI21X1_2418/Y (OAI21X1)            
      0.05       2.88 v AOI21X1_831/Y (AOI21X1)             
      0.00       2.88 v DFFPOSX1_517/D (DFFPOSX1)           
                 2.88   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_106/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_517/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.88   data arrival time                   
---------------------------------------------------------------
                -0.28   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_472 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.14       2.69 ^ INVX1_1395/Y (INVX1)                
      0.07       2.76 v OAI21X1_4322/Y (OAI21X1)            
      0.07       2.83 ^ OAI21X1_4323/Y (OAI21X1)            
      0.05       2.88 v NOR2X1_1509/Y (NOR2X1)              
      0.00       2.88 v DFFPOSX1_472/D (DFFPOSX1)           
                 2.88   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_61/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_472/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.88   data arrival time                   
---------------------------------------------------------------
                -0.28   slack (VIOLATED)                    


Startpoint: DFFPOSX1_723 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_590 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_723/CLK (DFFPOSX1)         
      0.24       1.13 v DFFPOSX1_723/Q (DFFPOSX1)           
      0.22       1.35 v BUFX2_252/Y (BUFX2)                 
      0.10       1.45 ^ NAND2X1_77/Y (NAND2X1)              
      0.08       1.53 v OAI21X1_154/Y (OAI21X1)             
      0.23       1.76 ^ MUX2X1_203/Y (MUX2X1)               
      0.09       1.85 v NAND2X1_623/Y (NAND2X1)             
      0.11       1.96 v AND2X2_162/Y (AND2X2)               
      0.10       2.07 ^ NAND3X1_58/Y (NAND3X1)              
      0.10       2.16 v NAND2X1_630/Y (NAND2X1)             
      0.13       2.30 ^ INVX1_866/Y (INVX1)                 
      0.12       2.41 v OAI21X1_2204/Y (OAI21X1)            
      0.07       2.49 ^ NAND2X1_641/Y (NAND2X1)             
      0.08       2.56 v OAI21X1_2209/Y (OAI21X1)            
      0.09       2.66 ^ OAI21X1_2212/Y (OAI21X1)            
      0.07       2.73 v AOI21X1_724/Y (AOI21X1)             
      0.09       2.82 ^ OAI21X1_2216/Y (OAI21X1)            
      0.06       2.88 v AOI21X1_725/Y (AOI21X1)             
      0.00       2.88 v DFFPOSX1_590/D (DFFPOSX1)           
                 2.88   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_42/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_590/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.88   data arrival time                   
---------------------------------------------------------------
                -0.28   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_451 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.16       2.31 v NOR2X1_1465/Y (NOR2X1)              
      0.14       2.44 ^ NAND2X1_1433/Y (NAND2X1)            
      0.13       2.58 v NOR2X1_1471/Y (NOR2X1)              
      0.10       2.68 ^ NAND2X1_1436/Y (NAND2X1)            
      0.06       2.74 v INVX1_1382/Y (INVX1)                
      0.08       2.82 ^ OAI21X1_4302/Y (OAI21X1)            
      0.05       2.87 v NOR2X1_1480/Y (NOR2X1)              
      0.00       2.87 v DFFPOSX1_451/D (DFFPOSX1)           
                 2.87   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_40/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_451/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.87   data arrival time                   
---------------------------------------------------------------
                -0.27   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_458 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.17       2.53 ^ NAND2X1_1439/Y (NAND2X1)            
      0.10       2.63 v NOR2X1_1488/Y (NOR2X1)              
      0.13       2.76 v AND2X2_277/Y (AND2X2)               
      0.08       2.85 ^ OAI21X1_4309/Y (OAI21X1)            
      0.05       2.90 v NOR2X1_1491/Y (NOR2X1)              
      0.00       2.90 v DFFPOSX1_458/D (DFFPOSX1)           
                 2.90   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_47/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_458/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.90   data arrival time                   
---------------------------------------------------------------
                -0.27   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_448 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.16       2.31 v NOR2X1_1465/Y (NOR2X1)              
      0.14       2.44 ^ NAND2X1_1433/Y (NAND2X1)            
      0.13       2.58 v NOR2X1_1471/Y (NOR2X1)              
      0.11       2.69 ^ INVX1_1373/Y (INVX1)                
      0.08       2.77 v NOR2X1_1472/Y (NOR2X1)              
      0.07       2.83 ^ INVX1_1375/Y (INVX1)                
      0.06       2.89 v AOI21X1_1067/Y (AOI21X1)            
      0.00       2.89 v DFFPOSX1_448/D (DFFPOSX1)           
                 2.89   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_37/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_448/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.89   data arrival time                   
---------------------------------------------------------------
                -0.26   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_743 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.11       2.53 v OR2X2_47/Y (OR2X2)                  
      0.11       2.64 v AND2X2_237/Y (AND2X2)               
      0.10       2.74 ^ AOI21X1_1005/Y (AOI21X1)            
      0.09       2.83 ^ AND2X2_238/Y (AND2X2)               
      0.05       2.89 v OAI21X1_3635/Y (OAI21X1)            
      0.00       2.89 v DFFPOSX1_743/D (DFFPOSX1)           
                 2.89   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_58/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_743/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.89   data arrival time                   
---------------------------------------------------------------
                -0.26   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_461 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.54 ^ NAND2X1_1442/Y (NAND2X1)            
      0.16       2.70 v NOR2X1_1495/Y (NOR2X1)              
      0.10       2.80 ^ OAI21X1_4312/Y (OAI21X1)            
      0.05       2.85 v AOI21X1_1074/Y (AOI21X1)            
      0.00       2.85 v DFFPOSX1_461/D (DFFPOSX1)           
                 2.85   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_50/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_461/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.85   data arrival time                   
---------------------------------------------------------------
                -0.25   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_593 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.21       1.56 ^ BUFX2_1189/Y (BUFX2)                
      0.14       1.70 v OAI21X1_2200/Y (OAI21X1)            
      0.27       1.97 ^ INVX1_869/Y (INVX1)                 
      0.13       2.10 v NOR2X1_914/Y (NOR2X1)               
      0.08       2.18 ^ OAI21X1_2235/Y (OAI21X1)            
      0.06       2.23 v OAI21X1_2236/Y (OAI21X1)            
      0.09       2.32 ^ AOI21X1_733/Y (AOI21X1)             
      0.08       2.41 v OAI21X1_2237/Y (OAI21X1)            
      0.07       2.48 ^ AOI21X1_734/Y (AOI21X1)             
      0.10       2.58 v INVX1_879/Y (INVX1)                 
      0.09       2.67 ^ OAI21X1_2240/Y (OAI21X1)            
      0.07       2.74 v AOI21X1_735/Y (AOI21X1)             
      0.09       2.83 ^ OAI21X1_2243/Y (OAI21X1)            
      0.06       2.89 v AOI21X1_736/Y (AOI21X1)             
      0.00       2.89 v DFFPOSX1_593/D (DFFPOSX1)           
                 2.89   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_45/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_593/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.89   data arrival time                   
---------------------------------------------------------------
                -0.25   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_545 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_57/Y (BUFX2)                  
      0.12       2.11 v AND2X2_192/Y (AND2X2)               
      0.08       2.18 ^ NAND3X1_80/Y (NAND3X1)              
      0.17       2.36 v NOR2X1_1082/Y (NOR2X1)              
      0.13       2.49 ^ NAND2X1_797/Y (NAND2X1)             
      0.10       2.59 v INVX1_1012/Y (INVX1)                
      0.14       2.73 v AND2X2_194/Y (AND2X2)               
      0.08       2.81 ^ OAI21X1_2439/Y (OAI21X1)            
      0.07       2.88 v NOR2X1_1095/Y (NOR2X1)              
      0.00       2.88 v DFFPOSX1_545/D (DFFPOSX1)           
                 2.88   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_134/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_545/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.88   data arrival time                   
---------------------------------------------------------------
                -0.25   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_740 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.11       2.31 v NOR2X1_1377/Y (NOR2X1)              
      0.08       2.40 ^ OAI21X1_3594/Y (OAI21X1)            
      0.08       2.47 v INVX1_1289/Y (INVX1)                
      0.07       2.54 ^ NOR2X1_1380/Y (NOR2X1)              
      0.06       2.61 v OAI21X1_3604/Y (OAI21X1)            
      0.09       2.70 ^ OAI21X1_3606/Y (OAI21X1)            
      0.09       2.79 ^ AND2X2_232/Y (AND2X2)               
      0.05       2.85 v OAI21X1_3612/Y (OAI21X1)            
      0.00       2.85 v DFFPOSX1_740/D (DFFPOSX1)           
                 2.85   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_55/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_740/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.85   data arrival time                   
---------------------------------------------------------------
                -0.25   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_462 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.54 ^ NAND2X1_1442/Y (NAND2X1)            
      0.16       2.70 v NOR2X1_1495/Y (NOR2X1)              
      0.09       2.79 ^ AOI21X1_1075/Y (AOI21X1)            
      0.06       2.85 v NOR2X1_1496/Y (NOR2X1)              
      0.00       2.85 v DFFPOSX1_462/D (DFFPOSX1)           
                 2.85   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_51/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_462/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.85   data arrival time                   
---------------------------------------------------------------
                -0.25   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_510 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1326/Y (BUFX2)                
      0.10       2.36 v NOR2X1_1038/Y (NOR2X1)              
      0.12       2.48 ^ INVX1_967/Y (INVX1)                 
      0.17       2.65 v NOR2X1_1042/Y (NOR2X1)              
      0.13       2.78 ^ INVX1_971/Y (INVX1)                 
      0.07       2.85 v OAI21X1_2413/Y (OAI21X1)            
      0.06       2.91 ^ NOR2X1_1043/Y (NOR2X1)              
      0.00       2.91 ^ DFFPOSX1_510/D (DFFPOSX1)           
                 2.91   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_99/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_510/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.19       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -2.91   data arrival time                   
---------------------------------------------------------------
                -0.24   slack (VIOLATED)                    


Startpoint: DFFPOSX1_994 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_667 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_994/CLK (DFFPOSX1)         
      0.26       1.14 v DFFPOSX1_994/Q (DFFPOSX1)           
      0.23       1.38 v BUFX2_133/Y (BUFX2)                 
      0.28       1.65 ^ INVX1_254/Y (INVX1)                 
      0.32       1.97 ^ BUFX2_1159/Y (BUFX2)                
      0.18       2.15 v NAND3X1_21/Y (NAND3X1)              
      0.15       2.31 ^ OAI21X1_605/Y (OAI21X1)             
      0.15       2.46 ^ BUFX2_874/Y (BUFX2)                 
      0.19       2.65 v INVX1_432/Y (INVX1)                 
      0.12       2.78 ^ NAND2X1_397/Y (NAND2X1)             
      0.06       2.84 v AOI21X1_209/Y (AOI21X1)             
      0.00       2.84 v DFFPOSX1_667/D (DFFPOSX1)           
                 2.84   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_119/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_667/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.84   data arrival time                   
---------------------------------------------------------------
                -0.24   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_647 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.34       2.13 ^ BUFX2_679/Y (BUFX2)                 
      0.09       2.22 v OAI21X1_344/Y (OAI21X1)             
      0.10       2.32 ^ OAI21X1_345/Y (OAI21X1)             
      0.08       2.39 v OAI22X1_4/Y (OAI22X1)               
      0.09       2.48 ^ MUX2X1_27/Y (MUX2X1)                
      0.05       2.53 v NAND2X1_171/Y (NAND2X1)             
      0.07       2.59 ^ OAI21X1_350/Y (OAI21X1)             
      0.10       2.69 v AOI21X1_31/Y (AOI21X1)              
      0.09       2.78 ^ NOR2X1_263/Y (NOR2X1)               
      0.06       2.84 v OAI22X1_12/Y (OAI22X1)              
      0.00       2.84 v DFFPOSX1_647/D (DFFPOSX1)           
                 2.84   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_99/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_647/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.84   data arrival time                   
---------------------------------------------------------------
                -0.24   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_695 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.08       2.72 v OAI21X1_3387/Y (OAI21X1)            
      0.08       2.79 ^ AOI21X1_954/Y (AOI21X1)             
      0.04       2.84 v OAI21X1_3391/Y (OAI21X1)            
      0.00       2.84 v DFFPOSX1_695/D (DFFPOSX1)           
                 2.84   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_10/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_695/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.84   data arrival time                   
---------------------------------------------------------------
                -0.24   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_511 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1326/Y (BUFX2)                
      0.10       2.36 v NOR2X1_1038/Y (NOR2X1)              
      0.12       2.48 ^ INVX1_967/Y (INVX1)                 
      0.17       2.65 v NOR2X1_1042/Y (NOR2X1)              
      0.13       2.78 ^ INVX1_971/Y (INVX1)                 
      0.07       2.85 v OAI21X1_2414/Y (OAI21X1)            
      0.06       2.92 ^ AOI21X1_827/Y (AOI21X1)             
      0.00       2.92 ^ DFFPOSX1_511/D (DFFPOSX1)           
                 2.92   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_100/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_511/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.92   data arrival time                   
---------------------------------------------------------------
                -0.24   slack (VIOLATED)                    


Startpoint: DFFPOSX1_994 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_665 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_994/CLK (DFFPOSX1)         
      0.20       1.09 ^ DFFPOSX1_994/Q (DFFPOSX1)           
      0.23       1.31 ^ BUFX2_133/Y (BUFX2)                 
      0.25       1.56 v INVX1_254/Y (INVX1)                 
      0.33       1.89 v BUFX2_1159/Y (BUFX2)                
      0.33       2.22 ^ NAND3X1_21/Y (NAND3X1)              
      0.12       2.34 v OAI21X1_605/Y (OAI21X1)             
      0.17       2.51 v BUFX2_874/Y (BUFX2)                 
      0.22       2.72 ^ INVX1_432/Y (INVX1)                 
      0.07       2.80 v OAI21X1_911/Y (OAI21X1)             
      0.08       2.88 ^ AOI22X1_27/Y (AOI22X1)              
      0.00       2.88 ^ DFFPOSX1_665/D (DFFPOSX1)           
                 2.88   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_117/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_665/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -2.88   data arrival time                   
---------------------------------------------------------------
                -0.23   slack (VIOLATED)                    


Startpoint: DFFPOSX1_994 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_664 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_994/CLK (DFFPOSX1)         
      0.20       1.09 ^ DFFPOSX1_994/Q (DFFPOSX1)           
      0.23       1.31 ^ BUFX2_133/Y (BUFX2)                 
      0.25       1.56 v INVX1_254/Y (INVX1)                 
      0.33       1.89 v BUFX2_1159/Y (BUFX2)                
      0.33       2.22 ^ NAND3X1_21/Y (NAND3X1)              
      0.12       2.34 v OAI21X1_605/Y (OAI21X1)             
      0.17       2.51 v BUFX2_874/Y (BUFX2)                 
      0.22       2.72 ^ INVX1_432/Y (INVX1)                 
      0.07       2.80 v OAI21X1_886/Y (OAI21X1)             
      0.08       2.88 ^ AOI22X1_26/Y (AOI22X1)              
      0.00       2.88 ^ DFFPOSX1_664/D (DFFPOSX1)           
                 2.88   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_116/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_664/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -2.88   data arrival time                   
---------------------------------------------------------------
                -0.23   slack (VIOLATED)                    


Startpoint: DFFPOSX1_994 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_666 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_994/CLK (DFFPOSX1)         
      0.20       1.09 ^ DFFPOSX1_994/Q (DFFPOSX1)           
      0.23       1.31 ^ BUFX2_133/Y (BUFX2)                 
      0.25       1.56 v INVX1_254/Y (INVX1)                 
      0.33       1.89 v BUFX2_1159/Y (BUFX2)                
      0.33       2.22 ^ NAND3X1_21/Y (NAND3X1)              
      0.12       2.34 v OAI21X1_605/Y (OAI21X1)             
      0.17       2.51 v BUFX2_874/Y (BUFX2)                 
      0.22       2.72 ^ INVX1_432/Y (INVX1)                 
      0.07       2.80 v OAI21X1_933/Y (OAI21X1)             
      0.08       2.88 ^ AOI22X1_28/Y (AOI22X1)              
      0.00       2.88 ^ DFFPOSX1_666/D (DFFPOSX1)           
                 2.88   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_118/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_666/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -2.88   data arrival time                   
---------------------------------------------------------------
                -0.23   slack (VIOLATED)                    


Startpoint: DFFPOSX1_994 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_675 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_994/CLK (DFFPOSX1)         
      0.20       1.09 ^ DFFPOSX1_994/Q (DFFPOSX1)           
      0.23       1.31 ^ BUFX2_133/Y (BUFX2)                 
      0.25       1.56 v INVX1_254/Y (INVX1)                 
      0.33       1.89 v BUFX2_1159/Y (BUFX2)                
      0.33       2.22 ^ NAND3X1_21/Y (NAND3X1)              
      0.12       2.34 v OAI21X1_605/Y (OAI21X1)             
      0.17       2.51 v BUFX2_874/Y (BUFX2)                 
      0.22       2.72 ^ INVX1_432/Y (INVX1)                 
      0.07       2.80 v OAI21X1_1136/Y (OAI21X1)            
      0.08       2.88 ^ AOI22X1_41/Y (AOI22X1)              
      0.00       2.88 ^ DFFPOSX1_675/D (DFFPOSX1)           
                 2.88   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_127/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_675/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -2.88   data arrival time                   
---------------------------------------------------------------
                -0.23   slack (VIOLATED)                    


Startpoint: DFFPOSX1_994 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_677 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_994/CLK (DFFPOSX1)         
      0.20       1.09 ^ DFFPOSX1_994/Q (DFFPOSX1)           
      0.23       1.31 ^ BUFX2_133/Y (BUFX2)                 
      0.25       1.56 v INVX1_254/Y (INVX1)                 
      0.33       1.89 v BUFX2_1159/Y (BUFX2)                
      0.33       2.22 ^ NAND3X1_21/Y (NAND3X1)              
      0.12       2.34 v OAI21X1_605/Y (OAI21X1)             
      0.17       2.51 v BUFX2_874/Y (BUFX2)                 
      0.22       2.72 ^ INVX1_432/Y (INVX1)                 
      0.07       2.80 v OAI21X1_1182/Y (OAI21X1)            
      0.08       2.88 ^ AOI22X1_44/Y (AOI22X1)              
      0.00       2.88 ^ DFFPOSX1_677/D (DFFPOSX1)           
                 2.88   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_129/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_677/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -2.88   data arrival time                   
---------------------------------------------------------------
                -0.23   slack (VIOLATED)                    


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_801 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1137/Y (BUFX2)                
      0.06       2.27 v NOR2X1_1107/Y (NOR2X1)              
      0.09       2.36 ^ INVX1_1042/Y (INVX1)                
      0.17       2.53 v NOR2X1_1527/Y (NOR2X1)              
      0.13       2.66 ^ INVX1_1407/Y (INVX1)                
      0.07       2.73 v OAI21X1_4353/Y (OAI21X1)            
      0.09       2.82 v AND2X2_289/Y (AND2X2)               
      0.00       2.82 v DFFPOSX1_801/D (DFFPOSX1)           
                 2.82   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_116/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_801/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.82   data arrival time                   
---------------------------------------------------------------
                -0.23   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_715 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.34       2.13 ^ BUFX2_679/Y (BUFX2)                 
      0.08       2.22 v OAI21X1_436/Y (OAI21X1)             
      0.08       2.29 ^ AOI21X1_52/Y (AOI21X1)              
      0.07       2.36 v OAI21X1_438/Y (OAI21X1)             
      0.09       2.46 ^ AOI21X1_56/Y (AOI21X1)              
      0.06       2.51 v AOI21X1_57/Y (AOI21X1)              
      0.06       2.58 ^ NAND2X1_225/Y (NAND2X1)             
      0.05       2.63 v OAI21X1_446/Y (OAI21X1)             
      0.09       2.72 ^ AOI21X1_58/Y (AOI21X1)              
      0.08       2.80 v NOR2X1_253/Y (NOR2X1)               
      0.08       2.88 ^ OAI21X1_449/Y (OAI21X1)             
      0.00       2.88 ^ DFFPOSX1_715/D (DFFPOSX1)           
                 2.88   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_30/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_715/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.20       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -2.88   data arrival time                   
---------------------------------------------------------------
                -0.22   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_711 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.34       2.13 ^ BUFX2_679/Y (BUFX2)                 
      0.09       2.22 v OAI21X1_344/Y (OAI21X1)             
      0.10       2.32 ^ OAI21X1_345/Y (OAI21X1)             
      0.08       2.39 v OAI22X1_4/Y (OAI22X1)               
      0.09       2.48 ^ MUX2X1_27/Y (MUX2X1)                
      0.05       2.53 v NAND2X1_171/Y (NAND2X1)             
      0.07       2.59 ^ OAI21X1_350/Y (OAI21X1)             
      0.10       2.69 v AOI21X1_31/Y (AOI21X1)              
      0.10       2.79 ^ OAI21X1_351/Y (OAI21X1)             
      0.06       2.85 v OAI21X1_353/Y (OAI21X1)             
      0.00       2.85 v DFFPOSX1_711/D (DFFPOSX1)           
                 2.85   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_26/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_711/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.85   data arrival time                   
---------------------------------------------------------------
                -0.22   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_714 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.34       2.13 ^ BUFX2_688/Y (BUFX2)                 
      0.08       2.22 v OAI21X1_411/Y (OAI21X1)             
      0.08       2.29 ^ NOR2X1_249/Y (NOR2X1)               
      0.07       2.36 v OAI21X1_413/Y (OAI21X1)             
      0.09       2.45 ^ AOI21X1_47/Y (AOI21X1)              
      0.06       2.51 v AOI21X1_48/Y (AOI21X1)              
      0.06       2.57 ^ NAND2X1_212/Y (NAND2X1)             
      0.05       2.63 v OAI21X1_421/Y (OAI21X1)             
      0.09       2.72 ^ AOI21X1_49/Y (AOI21X1)              
      0.08       2.80 v NOR2X1_250/Y (NOR2X1)               
      0.08       2.87 ^ OAI21X1_425/Y (OAI21X1)             
      0.00       2.87 ^ DFFPOSX1_714/D (DFFPOSX1)           
                 2.87   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_29/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_714/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.20       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -2.87   data arrival time                   
---------------------------------------------------------------
                -0.22   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_548 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_57/Y (BUFX2)                  
      0.12       2.11 v AND2X2_192/Y (AND2X2)               
      0.08       2.18 ^ NAND3X1_80/Y (NAND3X1)              
      0.17       2.36 v NOR2X1_1082/Y (NOR2X1)              
      0.13       2.49 ^ NAND2X1_797/Y (NAND2X1)             
      0.10       2.59 v INVX1_1012/Y (INVX1)                
      0.17       2.75 ^ NAND2X1_801/Y (NAND2X1)             
      0.08       2.83 v OAI21X1_2441/Y (OAI21X1)            
      0.06       2.89 ^ AOI21X1_850/Y (AOI21X1)             
      0.00       2.89 ^ DFFPOSX1_548/D (DFFPOSX1)           
                 2.89   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_137/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_548/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.89   data arrival time                   
---------------------------------------------------------------
                -0.21   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_541 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1326/Y (BUFX2)                
      0.09       2.36 v NOR2X1_1085/Y (NOR2X1)              
      0.13       2.49 ^ NAND2X1_793/Y (NAND2X1)             
      0.10       2.59 v NOR2X1_1089/Y (NOR2X1)              
      0.12       2.72 ^ NAND2X1_794/Y (NAND2X1)             
      0.09       2.81 v INVX1_1008/Y (INVX1)                
      0.06       2.86 ^ NOR2X1_1090/Y (NOR2X1)              
      0.00       2.86 ^ DFFPOSX1_541/D (DFFPOSX1)           
                 2.86   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_130/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_541/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.19       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -2.86   data arrival time                   
---------------------------------------------------------------
                -0.21   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_509 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1326/Y (BUFX2)                
      0.10       2.36 v NOR2X1_1038/Y (NOR2X1)              
      0.12       2.48 ^ INVX1_967/Y (INVX1)                 
      0.17       2.65 v NOR2X1_1042/Y (NOR2X1)              
      0.10       2.76 ^ OAI21X1_2412/Y (OAI21X1)            
      0.05       2.81 v AOI21X1_825/Y (AOI21X1)             
      0.00       2.81 v DFFPOSX1_509/D (DFFPOSX1)           
                 2.81   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_98/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_509/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.81   data arrival time                   
---------------------------------------------------------------
                -0.21   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.34       2.13 ^ BUFX2_685/Y (BUFX2)                 
      0.08       2.21 v OAI21X1_388/Y (OAI21X1)             
      0.09       2.30 ^ OAI21X1_389/Y (OAI21X1)             
      0.08       2.38 v OAI22X1_6/Y (OAI22X1)               
      0.08       2.46 ^ AOI22X1_9/Y (AOI22X1)               
      0.05       2.51 v NAND2X1_199/Y (NAND2X1)             
      0.07       2.57 ^ OAI21X1_397/Y (OAI21X1)             
      0.09       2.67 v AOI21X1_41/Y (AOI21X1)              
      0.08       2.75 ^ NOR2X1_245/Y (NOR2X1)               
      0.06       2.81 v OAI21X1_400/Y (OAI21X1)             
      0.00       2.81 v DFFPOSX1_713/D (DFFPOSX1)           
                 2.81   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.81   data arrival time                   
---------------------------------------------------------------
                -0.21   slack (VIOLATED)                    


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_591 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.15       1.30 ^ INVX1_856/Y (INVX1)                 
      0.18       1.48 ^ BUFX2_1041/Y (BUFX2)                
      0.09       1.57 v OAI21X1_2199/Y (OAI21X1)            
      0.17       1.74 ^ OAI21X1_2200/Y (OAI21X1)            
      0.25       1.99 v INVX1_869/Y (INVX1)                 
      0.12       2.11 ^ NAND2X1_644/Y (NAND2X1)             
      0.09       2.19 v AOI21X1_726/Y (AOI21X1)             
      0.11       2.30 ^ NAND2X1_646/Y (NAND2X1)             
      0.10       2.40 v AOI21X1_727/Y (AOI21X1)             
      0.16       2.57 ^ NOR2X1_916/Y (NOR2X1)               
      0.08       2.64 v OAI21X1_2220/Y (OAI21X1)            
      0.07       2.71 ^ AOI21X1_729/Y (AOI21X1)             
      0.08       2.79 v OAI22X1_223/Y (OAI22X1)             
      0.06       2.85 ^ AOI21X1_730/Y (AOI21X1)             
      0.00       2.85 ^ DFFPOSX1_591/D (DFFPOSX1)           
                 2.85   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_43/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_591/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -2.85   data arrival time                   
---------------------------------------------------------------
                -0.21   slack (VIOLATED)                    


Startpoint: DFFPOSX1_994 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_661 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_994/CLK (DFFPOSX1)         
      0.26       1.14 v DFFPOSX1_994/Q (DFFPOSX1)           
      0.23       1.38 v BUFX2_133/Y (BUFX2)                 
      0.28       1.65 ^ INVX1_254/Y (INVX1)                 
      0.32       1.97 ^ BUFX2_1159/Y (BUFX2)                
      0.18       2.15 v NAND3X1_21/Y (NAND3X1)              
      0.15       2.31 ^ OAI21X1_605/Y (OAI21X1)             
      0.15       2.46 ^ BUFX2_874/Y (BUFX2)                 
      0.19       2.65 v INVX1_432/Y (INVX1)                 
      0.11       2.77 ^ OAI21X1_817/Y (OAI21X1)             
      0.06       2.83 v AOI21X1_146/Y (AOI21X1)             
      0.00       2.83 v DFFPOSX1_661/D (DFFPOSX1)           
                 2.83   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_113/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_661/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.83   data arrival time                   
---------------------------------------------------------------
                -0.20   slack (VIOLATED)                    


Startpoint: DFFPOSX1_994 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_663 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_994/CLK (DFFPOSX1)         
      0.20       1.09 ^ DFFPOSX1_994/Q (DFFPOSX1)           
      0.23       1.31 ^ BUFX2_133/Y (BUFX2)                 
      0.25       1.56 v INVX1_254/Y (INVX1)                 
      0.33       1.89 v BUFX2_1159/Y (BUFX2)                
      0.33       2.22 ^ NAND3X1_21/Y (NAND3X1)              
      0.12       2.34 v OAI21X1_605/Y (OAI21X1)             
      0.17       2.51 v BUFX2_874/Y (BUFX2)                 
      0.22       2.72 ^ INVX1_432/Y (INVX1)                 
      0.07       2.80 v OAI21X1_863/Y (OAI21X1)             
      0.08       2.88 ^ AOI22X1_25/Y (AOI22X1)              
      0.00       2.88 ^ DFFPOSX1_663/D (DFFPOSX1)           
                 2.88   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_115/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_663/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.88   data arrival time                   
---------------------------------------------------------------
                -0.20   slack (VIOLATED)                    


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_797 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1137/Y (BUFX2)                
      0.06       2.27 v NOR2X1_1107/Y (NOR2X1)              
      0.09       2.36 ^ INVX1_1042/Y (INVX1)                
      0.17       2.53 v NOR2X1_1527/Y (NOR2X1)              
      0.13       2.66 ^ INVX1_1407/Y (INVX1)                
      0.07       2.73 v OAI21X1_4357/Y (OAI21X1)            
      0.09       2.82 v AND2X2_290/Y (AND2X2)               
      0.00       2.82 v DFFPOSX1_797/D (DFFPOSX1)           
                 2.82   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_112/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_797/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.82   data arrival time                   
---------------------------------------------------------------
                -0.20   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_648 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.33       2.13 ^ BUFX2_683/Y (BUFX2)                 
      0.09       2.21 v OAI21X1_372/Y (OAI21X1)             
      0.10       2.31 ^ MUX2X1_33/Y (MUX2X1)                
      0.07       2.39 v MUX2X1_34/Y (MUX2X1)                
      0.09       2.47 ^ MUX2X1_35/Y (MUX2X1)                
      0.05       2.52 v NAND2X1_186/Y (NAND2X1)             
      0.07       2.59 ^ OAI21X1_373/Y (OAI21X1)             
      0.09       2.68 v AOI21X1_35/Y (AOI21X1)              
      0.08       2.77 ^ NOR2X1_264/Y (NOR2X1)               
      0.06       2.83 v OAI22X1_13/Y (OAI22X1)              
      0.00       2.83 v DFFPOSX1_648/D (DFFPOSX1)           
                 2.83   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_100/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_648/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.83   data arrival time                   
---------------------------------------------------------------
                -0.20   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_686 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3340/Y (OAI21X1)            
      0.12       2.64 ^ AOI21X1_930/Y (AOI21X1)             
      0.07       2.71 v OAI21X1_3343/Y (OAI21X1)            
      0.07       2.78 ^ AOI21X1_931/Y (AOI21X1)             
      0.04       2.83 v OAI21X1_3344/Y (OAI21X1)            
      0.00       2.83 v DFFPOSX1_686/D (DFFPOSX1)           
                 2.83   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_1/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_686/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.83   data arrival time                   
---------------------------------------------------------------
                -0.19   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_651 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.34       2.13 ^ BUFX2_679/Y (BUFX2)                 
      0.08       2.22 v OAI21X1_436/Y (OAI21X1)             
      0.08       2.29 ^ AOI21X1_52/Y (AOI21X1)              
      0.07       2.36 v OAI21X1_438/Y (OAI21X1)             
      0.09       2.46 ^ AOI21X1_56/Y (AOI21X1)              
      0.06       2.51 v AOI21X1_57/Y (AOI21X1)              
      0.06       2.58 ^ NAND2X1_225/Y (NAND2X1)             
      0.05       2.63 v OAI21X1_446/Y (OAI21X1)             
      0.09       2.72 ^ AOI21X1_58/Y (AOI21X1)              
      0.08       2.80 v NOR2X1_267/Y (NOR2X1)               
      0.07       2.87 ^ OAI22X1_16/Y (OAI22X1)              
      0.00       2.87 ^ DFFPOSX1_651/D (DFFPOSX1)           
                 2.87   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_103/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_651/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.87   data arrival time                   
---------------------------------------------------------------
                -0.19   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_712 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.33       2.13 ^ BUFX2_683/Y (BUFX2)                 
      0.09       2.21 v OAI21X1_372/Y (OAI21X1)             
      0.10       2.31 ^ MUX2X1_33/Y (MUX2X1)                
      0.07       2.39 v MUX2X1_34/Y (MUX2X1)                
      0.09       2.47 ^ MUX2X1_35/Y (MUX2X1)                
      0.05       2.52 v NAND2X1_186/Y (NAND2X1)             
      0.07       2.59 ^ OAI21X1_373/Y (OAI21X1)             
      0.09       2.68 v AOI21X1_35/Y (AOI21X1)              
      0.08       2.76 ^ NOR2X1_239/Y (NOR2X1)               
      0.06       2.82 v OAI21X1_376/Y (OAI21X1)             
      0.00       2.82 v DFFPOSX1_712/D (DFFPOSX1)           
                 2.82   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_27/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_712/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.82   data arrival time                   
---------------------------------------------------------------
                -0.19   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_650 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.34       2.13 ^ BUFX2_688/Y (BUFX2)                 
      0.08       2.22 v OAI21X1_411/Y (OAI21X1)             
      0.08       2.29 ^ NOR2X1_249/Y (NOR2X1)               
      0.07       2.36 v OAI21X1_413/Y (OAI21X1)             
      0.09       2.45 ^ AOI21X1_47/Y (AOI21X1)              
      0.06       2.51 v AOI21X1_48/Y (AOI21X1)              
      0.06       2.57 ^ NAND2X1_212/Y (NAND2X1)             
      0.05       2.63 v OAI21X1_421/Y (OAI21X1)             
      0.09       2.72 ^ AOI21X1_49/Y (AOI21X1)              
      0.08       2.80 v NOR2X1_266/Y (NOR2X1)               
      0.07       2.87 ^ OAI22X1_15/Y (OAI22X1)              
      0.00       2.87 ^ DFFPOSX1_650/D (DFFPOSX1)           
                 2.87   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_102/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_650/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.87   data arrival time                   
---------------------------------------------------------------
                -0.19   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1002 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.13       2.57 v NOR2X1_55/Y (NOR2X1)                
      0.09       2.66 ^ OAI21X1_25/Y (OAI21X1)              
      0.08       2.74 v NAND2X1_25/Y (NAND2X1)              
      0.09       2.83 ^ OAI22X1_1/Y (OAI22X1)               
      0.00       2.83 ^ DFFPOSX1_1002/D (DFFPOSX1)          
                 2.83   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_43/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1002/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -2.83   data arrival time                   
---------------------------------------------------------------
                -0.18   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_649 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.34       2.13 ^ BUFX2_685/Y (BUFX2)                 
      0.08       2.21 v OAI21X1_388/Y (OAI21X1)             
      0.09       2.30 ^ OAI21X1_389/Y (OAI21X1)             
      0.08       2.38 v OAI22X1_6/Y (OAI22X1)               
      0.08       2.46 ^ AOI22X1_9/Y (AOI22X1)               
      0.05       2.51 v NAND2X1_199/Y (NAND2X1)             
      0.07       2.57 ^ OAI21X1_397/Y (OAI21X1)             
      0.09       2.67 v AOI21X1_41/Y (AOI21X1)              
      0.08       2.75 ^ NOR2X1_265/Y (NOR2X1)               
      0.06       2.81 v OAI22X1_14/Y (OAI22X1)              
      0.00       2.81 v DFFPOSX1_649/D (DFFPOSX1)           
                 2.81   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_101/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_649/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.81   data arrival time                   
---------------------------------------------------------------
                -0.18   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_437 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.15       2.11 v AND2X2_273/Y (AND2X2)               
      0.13       2.24 v AND2X2_274/Y (AND2X2)               
      0.08       2.32 ^ NAND2X1_1423/Y (NAND2X1)            
      0.11       2.43 v NOR2X1_1452/Y (NOR2X1)              
      0.10       2.53 ^ NAND2X1_1424/Y (NAND2X1)            
      0.11       2.64 v NOR2X1_1455/Y (NOR2X1)              
      0.10       2.74 ^ NAND2X1_1425/Y (NAND2X1)            
      0.08       2.82 v INVX1_1362/Y (INVX1)                
      0.05       2.88 ^ NOR2X1_1457/Y (NOR2X1)              
      0.00       2.88 ^ DFFPOSX1_437/D (DFFPOSX1)           
                 2.88   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_26/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_437/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.19       2.70   library setup time                  
                 2.70   data required time                  
---------------------------------------------------------------
                 2.70   data required time                  
                -2.88   data arrival time                   
---------------------------------------------------------------
                -0.18   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_657 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.34       2.13 ^ BUFX2_685/Y (BUFX2)                 
      0.09       2.22 v OAI21X1_716/Y (OAI21X1)             
      0.10       2.32 ^ MUX2X1_80/Y (MUX2X1)                
      0.06       2.38 v NOR2X1_318/Y (NOR2X1)               
      0.08       2.45 ^ AOI21X1_101/Y (AOI21X1)             
      0.07       2.52 v OAI21X1_723/Y (OAI21X1)             
      0.06       2.59 ^ NOR2X1_320/Y (NOR2X1)               
      0.06       2.65 v NOR2X1_321/Y (NOR2X1)               
      0.07       2.72 ^ OAI21X1_724/Y (OAI21X1)             
      0.05       2.77 v AOI22X1_21/Y (AOI22X1)              
      0.00       2.77 v DFFPOSX1_657/D (DFFPOSX1)           
                 2.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_109/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_657/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.77   data arrival time                   
---------------------------------------------------------------
                -0.18   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_745 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.33       1.22 ^ DFFPOSX1_616/Q (DFFPOSX1)           
      0.34       1.55 v INVX1_22/Y (INVX1)                  
      0.17       1.73 ^ NAND2X1_104/Y (NAND2X1)             
      0.14       1.87 v NAND2X1_105/Y (NAND2X1)             
      0.09       1.96 ^ OAI21X1_227/Y (OAI21X1)             
      0.12       2.07 ^ AND2X2_14/Y (AND2X2)                
      0.09       2.16 v NOR2X1_196/Y (NOR2X1)               
      0.09       2.25 ^ OAI21X1_231/Y (OAI21X1)             
      0.15       2.40 ^ AND2X2_15/Y (AND2X2)                
      0.09       2.49 v OAI21X1_3645/Y (OAI21X1)            
      0.12       2.61 ^ OAI21X1_3646/Y (OAI21X1)            
      0.07       2.68 v AOI21X1_1010/Y (AOI21X1)            
      0.08       2.76 ^ OAI21X1_3647/Y (OAI21X1)            
      0.04       2.80 v NAND3X1_112/Y (NAND3X1)             
      0.00       2.80 v DFFPOSX1_745/D (DFFPOSX1)           
                 2.80   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_60/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_745/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.80   data arrival time                   
---------------------------------------------------------------
                -0.17   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_742 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.08       2.50 ^ NOR2X1_1388/Y (NOR2X1)              
      0.06       2.56 v OAI21X1_3622/Y (OAI21X1)            
      0.09       2.65 ^ OAI21X1_3623/Y (OAI21X1)            
      0.09       2.75 ^ AND2X2_235/Y (AND2X2)               
      0.05       2.80 v OAI21X1_3628/Y (OAI21X1)            
      0.00       2.80 v DFFPOSX1_742/D (DFFPOSX1)           
                 2.80   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_57/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_742/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.80   data arrival time                   
---------------------------------------------------------------
                -0.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_726 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.18       2.35 ^ OAI21X1_1230/Y (OAI21X1)            
      0.20       2.55 ^ BUFX2_724/Y (BUFX2)                 
      0.08       2.63 v AOI21X1_1094/Y (AOI21X1)            
      0.08       2.71 ^ OAI21X1_4339/Y (OAI21X1)            
      0.06       2.77 v AOI21X1_1095/Y (AOI21X1)            
      0.00       2.77 v DFFPOSX1_726/D (DFFPOSX1)           
                 2.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_41/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_726/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.77   data arrival time                   
---------------------------------------------------------------
                -0.17   slack (VIOLATED)                    


Startpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1015 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.26       1.15 v DFFPOSX1_552/Q (DFFPOSX1)           
      0.16       1.30 ^ INVX1_73/Y (INVX1)                  
      0.13       1.43 v AOI21X1_7/Y (AOI21X1)               
      0.10       1.53 ^ NAND2X1_34/Y (NAND2X1)              
      0.11       1.65 v NOR2X1_75/Y (NOR2X1)                
      0.10       1.75 ^ NAND2X1_35/Y (NAND2X1)              
      0.11       1.86 v NOR2X1_77/Y (NOR2X1)                
      0.15       2.01 ^ NAND2X1_39/Y (NAND2X1)              
      0.13       2.15 v NOR2X1_84/Y (NOR2X1)                
      0.14       2.28 v AND2X2_6/Y (AND2X2)                 
      0.07       2.35 ^ NOR2X1_87/Y (NOR2X1)                
      0.06       2.41 v OAI21X1_51/Y (OAI21X1)              
      0.12       2.53 ^ OAI21X1_52/Y (OAI21X1)              
      0.20       2.73 ^ BUFX2_390/Y (BUFX2)                 
      0.07       2.80 v MUX2X1_10/Y (MUX2X1)                
      0.00       2.80 v DFFPOSX1_1015/D (DFFPOSX1)          
                 2.80   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_56/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1015/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.80   data arrival time                   
---------------------------------------------------------------
                -0.17   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1003 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.13       2.57 v NOR2X1_55/Y (NOR2X1)                
      0.09       2.66 ^ OAI21X1_25/Y (OAI21X1)              
      0.08       2.74 v NAND2X1_25/Y (NAND2X1)              
      0.07       2.81 ^ OAI22X1_2/Y (OAI22X1)               
      0.00       2.81 ^ DFFPOSX1_1003/D (DFFPOSX1)          
                 2.81   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_44/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1003/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -2.81   data arrival time                   
---------------------------------------------------------------
                -0.16   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_493 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1325/Y (BUFX2)                
      0.12       2.39 v NOR2X1_1016/Y (NOR2X1)              
      0.16       2.55 ^ NAND2X1_742/Y (NAND2X1)             
      0.10       2.65 v INVX1_954/Y (INVX1)                 
      0.09       2.74 ^ NAND3X1_71/Y (NAND3X1)              
      0.06       2.80 v AOI21X1_815/Y (AOI21X1)             
      0.00       2.80 v DFFPOSX1_493/D (DFFPOSX1)           
                 2.80   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_82/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_493/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.80   data arrival time                   
---------------------------------------------------------------
                -0.16   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_654 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.33       2.12 ^ BUFX2_684/Y (BUFX2)                 
      0.09       2.21 v OAI21X1_650/Y (OAI21X1)             
      0.10       2.31 ^ MUX2X1_70/Y (MUX2X1)                
      0.07       2.37 v NOR2X1_290/Y (NOR2X1)               
      0.09       2.46 ^ OAI21X1_651/Y (OAI21X1)             
      0.05       2.51 v OAI21X1_659/Y (OAI21X1)             
      0.06       2.58 ^ NOR2X1_294/Y (NOR2X1)               
      0.06       2.64 v NOR2X1_295/Y (NOR2X1)               
      0.07       2.71 ^ OAI21X1_660/Y (OAI21X1)             
      0.05       2.76 v AOI22X1_16/Y (AOI22X1)              
      0.00       2.76 v DFFPOSX1_654/D (DFFPOSX1)           
                 2.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_106/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_654/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.76   data arrival time                   
---------------------------------------------------------------
                -0.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1011 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.21       2.61 v NOR2X1_79/Y (NOR2X1)                
      0.09       2.71 ^ NOR2X1_80/Y (NOR2X1)                
      0.05       2.76 v AOI21X1_8/Y (AOI21X1)               
      0.00       2.76 v DFFPOSX1_1011/D (DFFPOSX1)          
                 2.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_52/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1011/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.76   data arrival time                   
---------------------------------------------------------------
                -0.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_727 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.18       2.35 ^ OAI21X1_1230/Y (OAI21X1)            
      0.20       2.55 ^ BUFX2_722/Y (BUFX2)                 
      0.08       2.62 v AOI21X1_1092/Y (AOI21X1)            
      0.08       2.70 ^ OAI21X1_4337/Y (OAI21X1)            
      0.06       2.76 v AOI21X1_1093/Y (AOI21X1)            
      0.00       2.76 v DFFPOSX1_727/D (DFFPOSX1)           
                 2.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_42/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_727/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.76   data arrival time                   
---------------------------------------------------------------
                -0.16   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_464 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.19       2.55 v AND2X2_279/Y (AND2X2)               
      0.13       2.68 ^ NAND2X1_1444/Y (NAND2X1)            
      0.07       2.75 v OAI21X1_4315/Y (OAI21X1)            
      0.06       2.81 ^ AOI21X1_1077/Y (AOI21X1)            
      0.00       2.81 ^ DFFPOSX1_464/D (DFFPOSX1)           
                 2.81   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_53/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_464/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.20       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -2.81   data arrival time                   
---------------------------------------------------------------
                -0.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1014 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.21       2.61 v NOR2X1_79/Y (NOR2X1)                
      0.14       2.76 v MUX2X1_8/Y (MUX2X1)                 
      0.00       2.76 v DFFPOSX1_1014/D (DFFPOSX1)          
                 2.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_55/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1014/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.76   data arrival time                   
---------------------------------------------------------------
                -0.16   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_1013 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.08       2.15 ^ OAI21X1_34/Y (OAI21X1)              
      0.12       2.28 v NOR2X1_70/Y (NOR2X1)                
      0.13       2.40 ^ NAND2X1_38/Y (NAND2X1)              
      0.21       2.61 v NOR2X1_79/Y (NOR2X1)                
      0.14       2.76 v MUX2X1_6/Y (MUX2X1)                 
      0.00       2.76 v DFFPOSX1_1013/D (DFFPOSX1)          
                 2.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_54/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1013/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.76   data arrival time                   
---------------------------------------------------------------
                -0.16   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_457 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.17       2.53 ^ NAND2X1_1439/Y (NAND2X1)            
      0.10       2.63 v NOR2X1_1488/Y (NOR2X1)              
      0.09       2.72 ^ OAI21X1_4308/Y (OAI21X1)            
      0.07       2.79 v NOR2X1_1489/Y (NOR2X1)              
      0.00       2.79 v DFFPOSX1_457/D (DFFPOSX1)           
                 2.79   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_46/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_457/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.79   data arrival time                   
---------------------------------------------------------------
                -0.15   slack (VIOLATED)                    


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_786 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.19       2.41 v NOR2X1_1115/Y (NOR2X1)              
      0.20       2.61 ^ INVX1_1047/Y (INVX1)                
      0.07       2.68 v OAI21X1_4363/Y (OAI21X1)            
      0.10       2.78 v AND2X2_292/Y (AND2X2)               
      0.00       2.78 v DFFPOSX1_786/D (DFFPOSX1)           
                 2.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_101/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_786/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.78   data arrival time                   
---------------------------------------------------------------
                -0.15   slack (VIOLATED)                    


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_788 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.19       2.41 v NOR2X1_1115/Y (NOR2X1)              
      0.20       2.61 ^ INVX1_1047/Y (INVX1)                
      0.07       2.68 v OAI21X1_4361/Y (OAI21X1)            
      0.10       2.78 v AND2X2_291/Y (AND2X2)               
      0.00       2.78 v DFFPOSX1_788/D (DFFPOSX1)           
                 2.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_103/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_788/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.78   data arrival time                   
---------------------------------------------------------------
                -0.15   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_459 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.54 ^ NAND2X1_1442/Y (NAND2X1)            
      0.10       2.64 v INVX1_1386/Y (INVX1)                
      0.09       2.73 ^ OAI21X1_4310/Y (OAI21X1)            
      0.05       2.78 v NOR2X1_1493/Y (NOR2X1)              
      0.00       2.78 v DFFPOSX1_459/D (DFFPOSX1)           
                 2.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_48/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_459/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.78   data arrival time                   
---------------------------------------------------------------
                -0.15   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_739 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.11       2.31 v NOR2X1_1377/Y (NOR2X1)              
      0.08       2.40 ^ OAI21X1_3594/Y (OAI21X1)            
      0.08       2.47 v INVX1_1289/Y (INVX1)                
      0.11       2.59 ^ MUX2X1_281/Y (MUX2X1)               
      0.09       2.68 ^ AND2X2_230/Y (AND2X2)               
      0.05       2.74 v OAI21X1_3603/Y (OAI21X1)            
      0.00       2.74 v DFFPOSX1_739/D (DFFPOSX1)           
                 2.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_54/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_739/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.74   data arrival time                   
---------------------------------------------------------------
                -0.14   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_516 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.18       2.66 ^ NAND2X1_768/Y (NAND2X1)             
      0.07       2.73 v OAI21X1_2417/Y (OAI21X1)            
      0.06       2.79 ^ AOI21X1_830/Y (AOI21X1)             
      0.00       2.79 ^ DFFPOSX1_516/D (DFFPOSX1)           
                 2.79   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_105/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_516/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.20       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -2.79   data arrival time                   
---------------------------------------------------------------
                -0.14   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_954 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.08       2.70 v AOI22X1_113/Y (AOI22X1)             
      0.08       2.77 ^ OAI21X1_2598/Y (OAI21X1)            
      0.00       2.77 ^ DFFPOSX1_954/D (DFFPOSX1)           
                 2.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_132/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_954/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -2.77   data arrival time                   
---------------------------------------------------------------
                -0.13   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_460 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.54 ^ NAND2X1_1442/Y (NAND2X1)            
      0.09       2.64 v NOR2X1_1492/Y (NOR2X1)              
      0.07       2.70 ^ INVX1_1388/Y (INVX1)                
      0.06       2.76 v AOI21X1_1073/Y (AOI21X1)            
      0.00       2.76 v DFFPOSX1_460/D (DFFPOSX1)           
                 2.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_49/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_460/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.76   data arrival time                   
---------------------------------------------------------------
                -0.13   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_447 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.16       2.31 v NOR2X1_1465/Y (NOR2X1)              
      0.14       2.44 ^ NAND2X1_1433/Y (NAND2X1)            
      0.13       2.58 v NOR2X1_1471/Y (NOR2X1)              
      0.11       2.69 ^ INVX1_1373/Y (INVX1)                
      0.08       2.77 v NOR2X1_1472/Y (NOR2X1)              
      0.05       2.82 ^ NOR2X1_1473/Y (NOR2X1)              
      0.00       2.82 ^ DFFPOSX1_447/D (DFFPOSX1)           
                 2.82   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_36/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_447/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.19       2.70   library setup time                  
                 2.70   data required time                  
---------------------------------------------------------------
                 2.70   data required time                  
                -2.82   data arrival time                   
---------------------------------------------------------------
                -0.13   slack (VIOLATED)                    


Startpoint: DFFPOSX1_723 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_589 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_723/CLK (DFFPOSX1)         
      0.24       1.13 v DFFPOSX1_723/Q (DFFPOSX1)           
      0.22       1.35 v BUFX2_252/Y (BUFX2)                 
      0.10       1.45 ^ NAND2X1_77/Y (NAND2X1)              
      0.08       1.53 v OAI21X1_154/Y (OAI21X1)             
      0.23       1.76 ^ MUX2X1_203/Y (MUX2X1)               
      0.09       1.85 v NAND2X1_623/Y (NAND2X1)             
      0.11       1.96 v AND2X2_162/Y (AND2X2)               
      0.10       2.07 ^ NAND3X1_58/Y (NAND3X1)              
      0.10       2.16 v NAND2X1_630/Y (NAND2X1)             
      0.13       2.30 ^ INVX1_866/Y (INVX1)                 
      0.12       2.41 v OAI21X1_2204/Y (OAI21X1)            
      0.09       2.51 ^ OAI21X1_2205/Y (OAI21X1)            
      0.07       2.57 v AOI21X1_722/Y (AOI21X1)             
      0.09       2.67 ^ OAI21X1_2208/Y (OAI21X1)            
      0.06       2.72 v AOI21X1_723/Y (AOI21X1)             
      0.00       2.72 v DFFPOSX1_589/D (DFFPOSX1)           
                 2.72   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_41/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_589/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.72   data arrival time                   
---------------------------------------------------------------
                -0.13   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_956 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.10       2.72 v AOI22X1_115/Y (AOI22X1)             
      0.08       2.80 ^ OAI21X1_2604/Y (OAI21X1)            
      0.00       2.80 ^ DFFPOSX1_956/D (DFFPOSX1)           
                 2.80   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_134/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_956/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.67   library setup time                  
                 2.67   data required time                  
---------------------------------------------------------------
                 2.67   data required time                  
                -2.80   data arrival time                   
---------------------------------------------------------------
                -0.13   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_518 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.16       2.65 ^ INVX1_979/Y (INVX1)                 
      0.07       2.72 v OAI21X1_2419/Y (OAI21X1)            
      0.06       2.78 ^ NOR2X1_1054/Y (NOR2X1)              
      0.00       2.78 ^ DFFPOSX1_518/D (DFFPOSX1)           
                 2.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_107/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_518/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.19       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -2.78   data arrival time                   
---------------------------------------------------------------
                -0.13   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_669 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.34       2.13 ^ BUFX2_677/Y (BUFX2)                 
      0.08       2.21 v AOI21X1_225/Y (AOI21X1)             
      0.08       2.29 ^ OAI21X1_996/Y (OAI21X1)             
      0.05       2.34 v NAND3X1_29/Y (NAND3X1)              
      0.07       2.41 ^ OAI21X1_997/Y (OAI21X1)             
      0.06       2.47 v OAI21X1_998/Y (OAI21X1)             
      0.07       2.53 ^ NOR2X1_425/Y (NOR2X1)               
      0.06       2.59 v NOR2X1_426/Y (NOR2X1)               
      0.07       2.67 ^ OAI21X1_999/Y (OAI21X1)             
      0.05       2.72 v AOI22X1_30/Y (AOI22X1)              
      0.00       2.72 v DFFPOSX1_669/D (DFFPOSX1)           
                 2.72   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_121/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_669/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.72   data arrival time                   
---------------------------------------------------------------
                -0.12   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_436 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.15       2.11 v AND2X2_273/Y (AND2X2)               
      0.13       2.24 v AND2X2_274/Y (AND2X2)               
      0.08       2.32 ^ NAND2X1_1423/Y (NAND2X1)            
      0.11       2.43 v NOR2X1_1452/Y (NOR2X1)              
      0.10       2.53 ^ NAND2X1_1424/Y (NAND2X1)            
      0.08       2.61 v INVX1_1360/Y (INVX1)                
      0.09       2.70 ^ OAI21X1_4287/Y (OAI21X1)            
      0.05       2.75 v NOR2X1_1456/Y (NOR2X1)              
      0.00       2.75 v DFFPOSX1_436/D (DFFPOSX1)           
                 2.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_25/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_436/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.75   data arrival time                   
---------------------------------------------------------------
                -0.12   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_544 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_57/Y (BUFX2)                  
      0.12       2.11 v AND2X2_192/Y (AND2X2)               
      0.08       2.18 ^ NAND3X1_80/Y (NAND3X1)              
      0.17       2.36 v NOR2X1_1082/Y (NOR2X1)              
      0.13       2.49 ^ NAND2X1_797/Y (NAND2X1)             
      0.10       2.59 v INVX1_1012/Y (INVX1)                
      0.09       2.68 ^ OAI21X1_2438/Y (OAI21X1)            
      0.07       2.74 v NOR2X1_1094/Y (NOR2X1)              
      0.00       2.74 v DFFPOSX1_544/D (DFFPOSX1)           
                 2.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_133/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_544/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.74   data arrival time                   
---------------------------------------------------------------
                -0.12   slack (VIOLATED)                    


Startpoint: DFFPOSX1_1001 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1388 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_42/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1001/CLK (DFFPOSX1)        
      0.34       1.19 ^ DFFPOSX1_1001/Q (DFFPOSX1)          
      0.17       1.36 v NOR2X1_7/Y (NOR2X1)                 
      0.11       1.47 ^ INVX1_11/Y (INVX1)                  
      0.10       1.57 v NOR2X1_8/Y (NOR2X1)                 
      0.17       1.74 v BUFX2_1001/Y (BUFX2)                
      0.46       2.20 ^ INVX1_12/Y (INVX1)                  
      0.15       2.35 v NOR2X1_10/Y (NOR2X1)                
      0.13       2.49 v AND2X2_2/Y (AND2X2)                 
      0.08       2.57 ^ NAND3X1_1/Y (NAND3X1)               
      0.05       2.61 v NAND3X1_2/Y (NAND3X1)               
      0.06       2.67 ^ INVX1_20/Y (INVX1)                  
      0.04       2.71 v OAI21X1_6/Y (OAI21X1)               
      0.00       2.71 v DFFPOSX1_1388/D (DFFPOSX1)          
                 2.71   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_18/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1388/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.71   data arrival time                   
---------------------------------------------------------------
                -0.11   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_655 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.15       2.08 v NOR2X1_41/Y (NOR2X1)                
      0.16       2.24 v BUFX2_646/Y (BUFX2)                 
      0.15       2.39 ^ INVX1_33/Y (INVX1)                  
      0.21       2.60 ^ BUFX2_204/Y (BUFX2)                 
      0.09       2.69 v AOI21X1_87/Y (AOI21X1)              
      0.07       2.76 ^ AOI22X1_18/Y (AOI22X1)              
      0.00       2.76 ^ DFFPOSX1_655/D (DFFPOSX1)           
                 2.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_107/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_655/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -2.76   data arrival time                   
---------------------------------------------------------------
                -0.11   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_538 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1326/Y (BUFX2)                
      0.09       2.36 v NOR2X1_1085/Y (NOR2X1)              
      0.12       2.48 ^ NAND2X1_790/Y (NAND2X1)             
      0.09       2.57 v INVX1_1003/Y (INVX1)                
      0.09       2.65 ^ OAI21X1_2432/Y (OAI21X1)            
      0.05       2.71 v NOR2X1_1087/Y (NOR2X1)              
      0.00       2.71 v DFFPOSX1_538/D (DFFPOSX1)           
                 2.71   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_127/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_538/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.71   data arrival time                   
---------------------------------------------------------------
                -0.11   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_653 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.34       2.13 ^ BUFX2_687/Y (BUFX2)                 
      0.08       2.21 v AOI21X1_74/Y (AOI21X1)              
      0.07       2.28 ^ OAI21X1_624/Y (OAI21X1)             
      0.05       2.33 v OAI21X1_625/Y (OAI21X1)             
      0.10       2.43 v AND2X2_24/Y (AND2X2)                
      0.08       2.51 ^ OAI21X1_626/Y (OAI21X1)             
      0.06       2.57 v OAI21X1_627/Y (OAI21X1)             
      0.09       2.66 ^ OAI21X1_637/Y (OAI21X1)             
      0.05       2.71 v AOI22X1_15/Y (AOI22X1)              
      0.00       2.71 v DFFPOSX1_653/D (DFFPOSX1)           
                 2.71   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_105/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_653/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.71   data arrival time                   
---------------------------------------------------------------
                -0.11   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_931 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.21       2.57 ^ BUFX2_268/Y (BUFX2)                 
      0.13       2.70 v MUX2X1_242/Y (MUX2X1)               
      0.00       2.70 v DFFPOSX1_931/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_109/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_931/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.11   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_941 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.21       2.57 ^ BUFX2_266/Y (BUFX2)                 
      0.13       2.70 v MUX2X1_252/Y (MUX2X1)               
      0.00       2.70 v DFFPOSX1_941/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_119/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_941/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.11   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_943 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.21       2.57 ^ BUFX2_268/Y (BUFX2)                 
      0.13       2.70 v MUX2X1_254/Y (MUX2X1)               
      0.00       2.70 v DFFPOSX1_943/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_121/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_943/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.11   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_929 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.21       2.57 ^ BUFX2_266/Y (BUFX2)                 
      0.13       2.70 v MUX2X1_240/Y (MUX2X1)               
      0.00       2.70 v DFFPOSX1_929/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_107/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_929/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.11   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_539 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1326/Y (BUFX2)                
      0.09       2.36 v NOR2X1_1085/Y (NOR2X1)              
      0.12       2.48 ^ NAND2X1_790/Y (NAND2X1)             
      0.09       2.57 v NOR2X1_1086/Y (NOR2X1)              
      0.08       2.65 ^ NAND2X1_791/Y (NAND2X1)             
      0.06       2.70 v AOI21X1_846/Y (AOI21X1)             
      0.00       2.70 v DFFPOSX1_539/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_128/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_539/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.11   slack (VIOLATED)                    


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_794 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1137/Y (BUFX2)                
      0.06       2.27 v NOR2X1_1107/Y (NOR2X1)              
      0.09       2.36 ^ INVX1_1042/Y (INVX1)                
      0.17       2.53 v NOR2X1_1527/Y (NOR2X1)              
      0.12       2.65 ^ AOI22X1_171/Y (AOI22X1)             
      0.05       2.70 v NOR2X1_1534/Y (NOR2X1)              
      0.00       2.70 v DFFPOSX1_794/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_109/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_794/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.11   slack (VIOLATED)                    


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_771 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.18       2.40 v NOR2X1_1540/Y (NOR2X1)              
      0.13       2.53 ^ INVX1_1409/Y (INVX1)                
      0.07       2.61 v OAI22X1_315/Y (OAI22X1)             
      0.10       2.70 v AND2X2_294/Y (AND2X2)               
      0.00       2.70 v DFFPOSX1_771/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_86/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_771/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.11   slack (VIOLATED)                    


Startpoint: DFFPOSX1_723 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_588 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_723/CLK (DFFPOSX1)         
      0.24       1.13 v DFFPOSX1_723/Q (DFFPOSX1)           
      0.22       1.35 v BUFX2_252/Y (BUFX2)                 
      0.10       1.45 ^ NAND2X1_77/Y (NAND2X1)              
      0.08       1.53 v OAI21X1_154/Y (OAI21X1)             
      0.23       1.76 ^ MUX2X1_203/Y (MUX2X1)               
      0.09       1.85 v NAND2X1_623/Y (NAND2X1)             
      0.11       1.96 v AND2X2_162/Y (AND2X2)               
      0.10       2.07 ^ NAND3X1_58/Y (NAND3X1)              
      0.10       2.16 v NAND2X1_630/Y (NAND2X1)             
      0.13       2.30 ^ INVX1_866/Y (INVX1)                 
      0.10       2.40 v OAI21X1_2191/Y (OAI21X1)            
      0.09       2.49 ^ OAI21X1_2194/Y (OAI21X1)            
      0.07       2.55 v AOI21X1_720/Y (AOI21X1)             
      0.09       2.65 ^ OAI21X1_2198/Y (OAI21X1)            
      0.06       2.70 v AOI21X1_721/Y (AOI21X1)             
      0.00       2.70 v DFFPOSX1_588/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_40/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_588/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.10   slack (VIOLATED)                    


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_795 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1137/Y (BUFX2)                
      0.06       2.27 v NOR2X1_1107/Y (NOR2X1)              
      0.09       2.36 ^ INVX1_1042/Y (INVX1)                
      0.17       2.53 v NOR2X1_1527/Y (NOR2X1)              
      0.12       2.65 ^ AOI22X1_170/Y (AOI22X1)             
      0.05       2.70 v NOR2X1_1533/Y (NOR2X1)              
      0.00       2.70 v DFFPOSX1_795/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_110/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_795/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.10   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_738 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.11       2.31 v NOR2X1_1377/Y (NOR2X1)              
      0.08       2.39 ^ NOR2X1_1378/Y (NOR2X1)              
      0.06       2.46 v OAI21X1_3583/Y (OAI21X1)            
      0.09       2.55 ^ OAI21X1_3585/Y (OAI21X1)            
      0.09       2.64 ^ AND2X2_228/Y (AND2X2)               
      0.05       2.70 v OAI21X1_3593/Y (OAI21X1)            
      0.00       2.70 v DFFPOSX1_738/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_53/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_738/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.10   slack (VIOLATED)                    


Startpoint: DFFPOSX1_1001 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1389 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_42/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1001/CLK (DFFPOSX1)        
      0.34       1.19 ^ DFFPOSX1_1001/Q (DFFPOSX1)          
      0.17       1.36 v NOR2X1_7/Y (NOR2X1)                 
      0.11       1.47 ^ INVX1_11/Y (INVX1)                  
      0.10       1.57 v NOR2X1_8/Y (NOR2X1)                 
      0.17       1.74 v BUFX2_1001/Y (BUFX2)                
      0.46       2.20 ^ INVX1_12/Y (INVX1)                  
      0.15       2.35 v NOR2X1_10/Y (NOR2X1)                
      0.14       2.50 ^ NAND2X1_3/Y (NAND2X1)               
      0.08       2.57 v OAI21X1_4/Y (OAI21X1)               
      0.08       2.65 ^ AOI22X1_2/Y (AOI22X1)               
      0.05       2.70 v OAI21X1_8/Y (OAI21X1)               
      0.00       2.70 v DFFPOSX1_1389/D (DFFPOSX1)          
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_19/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1389/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.10   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_930 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_267/Y (BUFX2)                 
      0.13       2.69 v MUX2X1_241/Y (MUX2X1)               
      0.00       2.69 v DFFPOSX1_930/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_108/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_930/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.10   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_940 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_265/Y (BUFX2)                 
      0.13       2.69 v MUX2X1_251/Y (MUX2X1)               
      0.00       2.69 v DFFPOSX1_940/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_118/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_940/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.10   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_942 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_267/Y (BUFX2)                 
      0.13       2.69 v MUX2X1_253/Y (MUX2X1)               
      0.00       2.69 v DFFPOSX1_942/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_120/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_942/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.10   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_955 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.08       2.70 v AOI22X1_114/Y (AOI22X1)             
      0.08       2.77 ^ OAI21X1_2601/Y (OAI21X1)            
      0.00       2.77 ^ DFFPOSX1_955/D (DFFPOSX1)           
                 2.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_133/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_955/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.67   library setup time                  
                 2.67   data required time                  
---------------------------------------------------------------
                 2.67   data required time                  
                -2.77   data arrival time                   
---------------------------------------------------------------
                -0.10   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_957 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.08       2.70 v AOI22X1_116/Y (AOI22X1)             
      0.08       2.77 ^ OAI21X1_2607/Y (OAI21X1)            
      0.00       2.77 ^ DFFPOSX1_957/D (DFFPOSX1)           
                 2.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_135/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_957/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.67   library setup time                  
                 2.67   data required time                  
---------------------------------------------------------------
                 2.67   data required time                  
                -2.77   data arrival time                   
---------------------------------------------------------------
                -0.10   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_550 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_57/Y (BUFX2)                  
      0.12       2.11 v AND2X2_192/Y (AND2X2)               
      0.08       2.18 ^ NAND3X1_80/Y (NAND3X1)              
      0.17       2.36 v NOR2X1_1082/Y (NOR2X1)              
      0.13       2.49 ^ NAND2X1_797/Y (NAND2X1)             
      0.10       2.59 v NOR2X1_1099/Y (NOR2X1)              
      0.09       2.68 ^ OAI21X1_2443/Y (OAI21X1)            
      0.05       2.73 v AOI21X1_852/Y (AOI21X1)             
      0.00       2.73 v DFFPOSX1_550/D (DFFPOSX1)           
                 2.73   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_2/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_550/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.73   data arrival time                   
---------------------------------------------------------------
                -0.10   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_662 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.34       2.13 ^ BUFX2_688/Y (BUFX2)                 
      0.08       2.21 v AOI21X1_156/Y (AOI21X1)             
      0.08       2.29 ^ OAI21X1_838/Y (OAI21X1)             
      0.05       2.34 v NAND3X1_23/Y (NAND3X1)              
      0.07       2.41 ^ OAI21X1_839/Y (OAI21X1)             
      0.06       2.47 v OAI21X1_840/Y (OAI21X1)             
      0.07       2.54 ^ NOR2X1_368/Y (NOR2X1)               
      0.06       2.60 v NOR2X1_369/Y (NOR2X1)               
      0.07       2.67 ^ OAI21X1_841/Y (OAI21X1)             
      0.05       2.72 v AOI22X1_24/Y (AOI22X1)              
      0.00       2.72 v DFFPOSX1_662/D (DFFPOSX1)           
                 2.72   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_114/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_662/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.72   data arrival time                   
---------------------------------------------------------------
                -0.10   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_658 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.15       2.08 v NOR2X1_41/Y (NOR2X1)                
      0.16       2.24 v BUFX2_646/Y (BUFX2)                 
      0.15       2.39 ^ INVX1_33/Y (INVX1)                  
      0.21       2.60 ^ BUFX2_204/Y (BUFX2)                 
      0.09       2.69 v AOI22X1_23/Y (AOI22X1)              
      0.00       2.69 v DFFPOSX1_658/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_110/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_658/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.10   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_678 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.15       2.08 v NOR2X1_41/Y (NOR2X1)                
      0.16       2.24 v BUFX2_646/Y (BUFX2)                 
      0.15       2.39 ^ INVX1_33/Y (INVX1)                  
      0.21       2.60 ^ BUFX2_204/Y (BUFX2)                 
      0.09       2.69 v AOI22X1_45/Y (AOI22X1)              
      0.00       2.69 v DFFPOSX1_678/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_130/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_678/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.10   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_928 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_265/Y (BUFX2)                 
      0.13       2.69 v MUX2X1_239/Y (MUX2X1)               
      0.00       2.69 v DFFPOSX1_928/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_106/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_928/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.10   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_463 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.19       2.55 v AND2X2_279/Y (AND2X2)               
      0.09       2.64 ^ OAI21X1_4314/Y (OAI21X1)            
      0.05       2.69 v AOI21X1_1076/Y (AOI21X1)            
      0.00       2.69 v DFFPOSX1_463/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_52/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_463/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.09   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_508 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1326/Y (BUFX2)                
      0.10       2.36 v NOR2X1_1038/Y (NOR2X1)              
      0.12       2.48 ^ INVX1_967/Y (INVX1)                 
      0.09       2.57 v NOR2X1_1039/Y (NOR2X1)              
      0.07       2.64 ^ INVX1_969/Y (INVX1)                 
      0.06       2.69 v AOI21X1_824/Y (AOI21X1)             
      0.00       2.69 v DFFPOSX1_508/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_97/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_508/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.09   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_656 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.15       2.08 v NOR2X1_41/Y (NOR2X1)                
      0.16       2.24 v BUFX2_646/Y (BUFX2)                 
      0.15       2.39 ^ INVX1_33/Y (INVX1)                  
      0.19       2.58 ^ BUFX2_206/Y (BUFX2)                 
      0.08       2.67 v AOI21X1_98/Y (AOI21X1)              
      0.07       2.73 ^ AOI22X1_20/Y (AOI22X1)              
      0.00       2.73 ^ DFFPOSX1_656/D (DFFPOSX1)           
                 2.73   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_108/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_656/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -2.73   data arrival time                   
---------------------------------------------------------------
                -0.09   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_939 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_270/Y (BUFX2)                 
      0.13       2.68 v MUX2X1_250/Y (MUX2X1)               
      0.00       2.68 v DFFPOSX1_939/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_117/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_939/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                -0.09   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_668 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.34       2.13 ^ BUFX2_685/Y (BUFX2)                 
      0.09       2.22 v OAI21X1_974/Y (OAI21X1)             
      0.10       2.32 ^ MUX2X1_112/Y (MUX2X1)               
      0.07       2.39 v AOI21X1_213/Y (AOI21X1)             
      0.09       2.48 ^ AOI22X1_29/Y (AOI22X1)              
      0.07       2.55 v AOI21X1_214/Y (AOI21X1)             
      0.07       2.63 ^ OAI21X1_976/Y (OAI21X1)             
      0.06       2.68 v AOI21X1_216/Y (AOI21X1)             
      0.00       2.68 v DFFPOSX1_668/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_120/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_668/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                -0.09   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_676 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.15       2.08 v NOR2X1_41/Y (NOR2X1)                
      0.16       2.24 v BUFX2_646/Y (BUFX2)                 
      0.15       2.39 ^ INVX1_33/Y (INVX1)                  
      0.19       2.58 ^ BUFX2_206/Y (BUFX2)                 
      0.08       2.67 v AOI21X1_295/Y (AOI21X1)             
      0.07       2.73 ^ AOI22X1_43/Y (AOI22X1)              
      0.00       2.73 ^ DFFPOSX1_676/D (DFFPOSX1)           
                 2.73   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_128/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_676/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -2.73   data arrival time                   
---------------------------------------------------------------
                -0.09   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_888 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.13       2.08 v NOR2X1_11/Y (NOR2X1)                
      0.10       2.18 ^ INVX1_16/Y (INVX1)                  
      0.19       2.37 v NOR2X1_64/Y (NOR2X1)                
      0.25       2.62 ^ NOR2X1_1164/Y (NOR2X1)              
      0.07       2.69 v OAI21X1_2712/Y (OAI21X1)            
      0.00       2.69 v DFFPOSX1_888/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_66/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_888/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.09   slack (VIOLATED)                    


Startpoint: DFFPOSX1_713 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_713/CLK (DFFPOSX1)         
      0.16       1.02 ^ DFFPOSX1_713/Q (DFFPOSX1)           
      0.08       1.10 v NOR2X1_50/Y (NOR2X1)                
      0.15       1.25 ^ INVX1_50/Y (INVX1)                  
      0.14       1.39 v NOR2X1_51/Y (NOR2X1)                
      0.18       1.57 v BUFX2_1024/Y (BUFX2)                
      0.13       1.69 ^ INVX1_51/Y (INVX1)                  
      0.16       1.86 ^ BUFX2_587/Y (BUFX2)                 
      0.12       1.98 v NOR2X1_52/Y (NOR2X1)                
      0.26       2.24 ^ NAND2X1_24/Y (NAND2X1)              
      0.14       2.38 v NOR2X1_57/Y (NOR2X1)                
      0.18       2.56 v BUFX2_803/Y (BUFX2)                 
      0.09       2.65 ^ OAI21X1_27/Y (OAI21X1)              
      0.04       2.68 v NAND2X1_28/Y (NAND2X1)              
      0.00       2.68 v DFFPOSX1_998/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                -0.09   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_927 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_270/Y (BUFX2)                 
      0.13       2.68 v MUX2X1_238/Y (MUX2X1)               
      0.00       2.68 v DFFPOSX1_927/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_105/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_927/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                -0.09   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_932 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.19       2.55 ^ BUFX2_269/Y (BUFX2)                 
      0.13       2.68 v MUX2X1_243/Y (MUX2X1)               
      0.00       2.68 v DFFPOSX1_932/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_110/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_932/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                -0.09   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_938 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.19       2.55 ^ BUFX2_269/Y (BUFX2)                 
      0.13       2.68 v MUX2X1_249/Y (MUX2X1)               
      0.00       2.68 v DFFPOSX1_938/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_116/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_938/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                -0.08   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_445 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.16       2.31 v NOR2X1_1465/Y (NOR2X1)              
      0.14       2.44 ^ NAND2X1_1433/Y (NAND2X1)            
      0.12       2.57 v INVX1_1371/Y (INVX1)                
      0.09       2.66 ^ OAI21X1_4296/Y (OAI21X1)            
      0.05       2.72 v AOI21X1_1065/Y (AOI21X1)            
      0.00       2.72 v DFFPOSX1_445/D (DFFPOSX1)           
                 2.72   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_34/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_445/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.72   data arrival time                   
---------------------------------------------------------------
                -0.08   slack (VIOLATED)                    


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_877 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.19       2.41 v NOR2X1_1115/Y (NOR2X1)              
      0.20       2.61 ^ INVX1_1047/Y (INVX1)                
      0.07       2.68 v OAI22X1_228/Y (OAI22X1)             
      0.00       2.68 v DFFPOSX1_877/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_55/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_877/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                -0.08   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_937 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.21       2.57 ^ BUFX2_268/Y (BUFX2)                 
      0.13       2.70 v MUX2X1_248/Y (MUX2X1)               
      0.00       2.70 v DFFPOSX1_937/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_115/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_937/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.08   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_935 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.21       2.57 ^ BUFX2_266/Y (BUFX2)                 
      0.13       2.70 v MUX2X1_246/Y (MUX2X1)               
      0.00       2.70 v DFFPOSX1_935/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_113/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_935/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.08   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_716 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.33       2.40 ^ INVX1_19/Y (INVX1)                  
      0.13       2.53 v NOR2X1_63/Y (NOR2X1)                
      0.09       2.62 ^ NAND2X1_326/Y (NAND2X1)             
      0.06       2.68 v AOI21X1_64/Y (AOI21X1)              
      0.00       2.68 v DFFPOSX1_716/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_31/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_716/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                -0.08   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_925 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.21       2.57 ^ BUFX2_268/Y (BUFX2)                 
      0.13       2.70 v MUX2X1_236/Y (MUX2X1)               
      0.00       2.70 v DFFPOSX1_925/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_103/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_925/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.07   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_923 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.21       2.57 ^ BUFX2_266/Y (BUFX2)                 
      0.13       2.70 v MUX2X1_234/Y (MUX2X1)               
      0.00       2.70 v DFFPOSX1_923/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_101/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_923/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.07   slack (VIOLATED)                    


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_774 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.18       2.40 v NOR2X1_1540/Y (NOR2X1)              
      0.13       2.53 ^ INVX1_1409/Y (INVX1)                
      0.07       2.61 v OAI22X1_314/Y (OAI22X1)             
      0.10       2.70 v AND2X2_293/Y (AND2X2)               
      0.00       2.70 v DFFPOSX1_774/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_89/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_774/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.07   slack (VIOLATED)                    


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_800 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1137/Y (BUFX2)                
      0.06       2.27 v NOR2X1_1107/Y (NOR2X1)              
      0.09       2.36 ^ INVX1_1042/Y (INVX1)                
      0.17       2.53 v NOR2X1_1527/Y (NOR2X1)              
      0.12       2.65 ^ AOI22X1_168/Y (AOI22X1)             
      0.05       2.70 v NOR2X1_1529/Y (NOR2X1)              
      0.00       2.70 v DFFPOSX1_800/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_115/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_800/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.07   slack (VIOLATED)                    


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_796 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1137/Y (BUFX2)                
      0.06       2.27 v NOR2X1_1107/Y (NOR2X1)              
      0.09       2.36 ^ INVX1_1042/Y (INVX1)                
      0.17       2.53 v NOR2X1_1527/Y (NOR2X1)              
      0.12       2.65 ^ AOI22X1_169/Y (AOI22X1)             
      0.05       2.70 v NOR2X1_1532/Y (NOR2X1)              
      0.00       2.70 v DFFPOSX1_796/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_111/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_796/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.07   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_446 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.16       2.31 v NOR2X1_1465/Y (NOR2X1)              
      0.14       2.44 ^ NAND2X1_1433/Y (NAND2X1)            
      0.12       2.57 v INVX1_1371/Y (INVX1)                
      0.08       2.65 ^ AOI21X1_1066/Y (AOI21X1)            
      0.05       2.70 v NOR2X1_1470/Y (NOR2X1)              
      0.00       2.70 v DFFPOSX1_446/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_446/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.07   slack (VIOLATED)                    


Startpoint: DFFPOSX1_992 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_660 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_992/CLK (DFFPOSX1)         
      0.25       1.10 v DFFPOSX1_992/Q (DFFPOSX1)           
      0.18       1.28 v BUFX2_43/Y (BUFX2)                  
      0.21       1.49 v BUFX2_928/Y (BUFX2)                 
      0.30       1.79 ^ INVX1_256/Y (INVX1)                 
      0.34       2.13 ^ BUFX2_688/Y (BUFX2)                 
      0.10       2.23 v NOR2X1_346/Y (NOR2X1)               
      0.10       2.34 ^ OAI22X1_42/Y (OAI22X1)              
      0.07       2.41 v NOR2X1_347/Y (NOR2X1)               
      0.09       2.49 ^ OAI21X1_792/Y (OAI21X1)             
      0.06       2.56 v NOR2X1_349/Y (NOR2X1)               
      0.07       2.63 ^ NOR2X1_350/Y (NOR2X1)               
      0.06       2.68 v OAI21X1_793/Y (OAI21X1)             
      0.07       2.75 ^ AOI21X1_134/Y (AOI21X1)             
      0.00       2.75 ^ DFFPOSX1_660/D (DFFPOSX1)           
                 2.75   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_112/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_660/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.19       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.75   data arrival time                   
---------------------------------------------------------------
                -0.07   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_934 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_265/Y (BUFX2)                 
      0.13       2.69 v MUX2X1_245/Y (MUX2X1)               
      0.00       2.69 v DFFPOSX1_934/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_112/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_934/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.07   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_936 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_267/Y (BUFX2)                 
      0.13       2.69 v MUX2X1_247/Y (MUX2X1)               
      0.00       2.69 v DFFPOSX1_936/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_114/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_936/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.07   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_949 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_265/Y (BUFX2)                 
      0.09       2.66 v NOR2X1_1179/Y (NOR2X1)              
      0.06       2.71 ^ AOI21X1_877/Y (AOI21X1)             
      0.00       2.71 ^ DFFPOSX1_949/D (DFFPOSX1)           
                 2.71   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_127/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_949/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -2.71   data arrival time                   
---------------------------------------------------------------
                -0.07   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_953 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_267/Y (BUFX2)                 
      0.09       2.66 v NOR2X1_1183/Y (NOR2X1)              
      0.06       2.71 ^ AOI21X1_881/Y (AOI21X1)             
      0.00       2.71 ^ DFFPOSX1_953/D (DFFPOSX1)           
                 2.71   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_131/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_953/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -2.71   data arrival time                   
---------------------------------------------------------------
                -0.07   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_721 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.27       2.44 ^ INVX1_54/Y (INVX1)                  
      0.13       2.57 v NOR2X1_55/Y (NOR2X1)                
      0.13       2.70 v AND2X2_13/Y (AND2X2)                
      0.00       2.70 v DFFPOSX1_721/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_36/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_721/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.07   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_680 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.09       2.53 v NOR2X1_1235/Y (NOR2X1)              
      0.09       2.62 ^ OAI21X1_3306/Y (OAI21X1)            
      0.04       2.66 v NAND3X1_95/Y (NAND3X1)              
      0.00       2.66 v DFFPOSX1_680/D (DFFPOSX1)           
                 2.66   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_132/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_680/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.66   data arrival time                   
---------------------------------------------------------------
                -0.06   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_671 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.15       2.08 v NOR2X1_41/Y (NOR2X1)                
      0.16       2.24 v BUFX2_646/Y (BUFX2)                 
      0.15       2.39 ^ INVX1_33/Y (INVX1)                  
      0.21       2.60 ^ BUFX2_204/Y (BUFX2)                 
      0.09       2.69 v AOI22X1_34/Y (AOI22X1)              
      0.00       2.69 v DFFPOSX1_671/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_123/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_671/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.06   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_924 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_267/Y (BUFX2)                 
      0.13       2.69 v MUX2X1_235/Y (MUX2X1)               
      0.00       2.69 v DFFPOSX1_924/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_102/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_924/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.06   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_922 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_265/Y (BUFX2)                 
      0.13       2.69 v MUX2X1_233/Y (MUX2X1)               
      0.00       2.69 v DFFPOSX1_922/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_100/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_922/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.06   slack (VIOLATED)                    


Startpoint: DFFPOSX1_804 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1000 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       0.84 ^ CLKBUF1_119/Y (CLKBUF1)             
      0.00       0.84 ^ DFFPOSX1_804/CLK (DFFPOSX1)         
      0.16       1.00 ^ DFFPOSX1_804/Q (DFFPOSX1)           
      0.14       1.14 ^ BUFX2_310/Y (BUFX2)                 
      0.29       1.43 v INVX1_30/Y (INVX1)                  
      0.21       1.64 ^ NAND2X1_16/Y (NAND2X1)              
      0.18       1.82 ^ BUFX2_331/Y (BUFX2)                 
      0.11       1.93 v NOR2X1_39/Y (NOR2X1)                
      0.10       2.03 ^ INVX1_31/Y (INVX1)                  
      0.07       2.09 v NOR2X1_40/Y (NOR2X1)                
      0.13       2.23 ^ NAND3X1_6/Y (NAND3X1)               
      0.14       2.36 v OAI21X1_22/Y (OAI21X1)              
      0.16       2.52 v AND2X2_4/Y (AND2X2)                 
      0.08       2.60 ^ NAND3X1_7/Y (NAND3X1)               
      0.06       2.66 v OAI21X1_23/Y (OAI21X1)              
      0.00       2.66 v DFFPOSX1_1000/D (DFFPOSX1)          
                 2.66   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_41/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1000/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.66   data arrival time                   
---------------------------------------------------------------
                -0.06   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_999 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.33       2.40 ^ INVX1_19/Y (INVX1)                  
      0.13       2.53 v NOR2X1_63/Y (NOR2X1)                
      0.12       2.66 v AND2X2_5/Y (AND2X2)                 
      0.00       2.66 v DFFPOSX1_999/D (DFFPOSX1)           
                 2.66   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_40/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_999/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.66   data arrival time                   
---------------------------------------------------------------
                -0.06   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_673 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.15       2.08 v NOR2X1_41/Y (NOR2X1)                
      0.16       2.24 v BUFX2_646/Y (BUFX2)                 
      0.15       2.39 ^ INVX1_33/Y (INVX1)                  
      0.19       2.58 ^ BUFX2_207/Y (BUFX2)                 
      0.08       2.67 v AOI21X1_265/Y (AOI21X1)             
      0.07       2.73 ^ AOI22X1_38/Y (AOI22X1)              
      0.00       2.73 ^ DFFPOSX1_673/D (DFFPOSX1)           
                 2.73   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_125/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_673/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.73   data arrival time                   
---------------------------------------------------------------
                -0.06   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_933 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_270/Y (BUFX2)                 
      0.13       2.68 v MUX2X1_244/Y (MUX2X1)               
      0.00       2.68 v DFFPOSX1_933/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_111/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_933/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                -0.06   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_674 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.15       2.08 v NOR2X1_41/Y (NOR2X1)                
      0.16       2.24 v BUFX2_646/Y (BUFX2)                 
      0.15       2.39 ^ INVX1_33/Y (INVX1)                  
      0.19       2.59 ^ BUFX2_209/Y (BUFX2)                 
      0.08       2.67 v AOI21X1_275/Y (AOI21X1)             
      0.07       2.74 ^ AOI22X1_40/Y (AOI22X1)              
      0.00       2.74 ^ DFFPOSX1_674/D (DFFPOSX1)           
                 2.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_126/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_674/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.74   data arrival time                   
---------------------------------------------------------------
                -0.06   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_945 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_270/Y (BUFX2)                 
      0.13       2.68 v MUX2X1_256/Y (MUX2X1)               
      0.00       2.68 v DFFPOSX1_945/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_123/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_945/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                -0.06   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_741 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NAND2X1_104/Y (NAND2X1)             
      0.18       1.91 ^ NAND2X1_105/Y (NAND2X1)             
      0.06       1.97 v OAI21X1_227/Y (OAI21X1)             
      0.13       2.10 v AND2X2_14/Y (AND2X2)                
      0.10       2.20 ^ NOR2X1_196/Y (NOR2X1)               
      0.07       2.26 v OAI21X1_231/Y (OAI21X1)             
      0.16       2.42 v AND2X2_15/Y (AND2X2)                
      0.12       2.54 ^ OAI21X1_3615/Y (OAI21X1)            
      0.09       2.63 ^ AND2X2_234/Y (AND2X2)               
      0.05       2.69 v OAI21X1_3620/Y (OAI21X1)            
      0.00       2.69 v DFFPOSX1_741/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_56/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_741/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.06   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_471 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.18       2.55 v AND2X2_285/Y (AND2X2)               
      0.09       2.63 ^ OAI21X1_4321/Y (OAI21X1)            
      0.05       2.69 v AOI21X1_1079/Y (AOI21X1)            
      0.00       2.69 v DFFPOSX1_471/D (DFFPOSX1)           
                 2.69   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_60/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_471/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.69   data arrival time                   
---------------------------------------------------------------
                -0.06   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_670 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.15       2.08 v NOR2X1_41/Y (NOR2X1)                
      0.16       2.24 v BUFX2_646/Y (BUFX2)                 
      0.15       2.39 ^ INVX1_33/Y (INVX1)                  
      0.19       2.58 ^ BUFX2_208/Y (BUFX2)                 
      0.08       2.67 v AOI21X1_236/Y (AOI21X1)             
      0.07       2.73 ^ AOI22X1_32/Y (AOI22X1)              
      0.00       2.73 ^ DFFPOSX1_670/D (DFFPOSX1)           
                 2.73   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_122/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_670/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.73   data arrival time                   
---------------------------------------------------------------
                -0.06   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_659 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.15       2.08 v NOR2X1_41/Y (NOR2X1)                
      0.16       2.24 v BUFX2_646/Y (BUFX2)                 
      0.15       2.39 ^ INVX1_33/Y (INVX1)                  
      0.19       2.58 ^ BUFX2_205/Y (BUFX2)                 
      0.08       2.66 v AOI21X1_127/Y (AOI21X1)             
      0.08       2.74 ^ AOI21X1_128/Y (AOI21X1)             
      0.00       2.74 ^ DFFPOSX1_659/D (DFFPOSX1)           
                 2.74   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_111/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_659/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.19       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.74   data arrival time                   
---------------------------------------------------------------
                -0.06   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_672 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.15       2.08 v NOR2X1_41/Y (NOR2X1)                
      0.16       2.24 v BUFX2_646/Y (BUFX2)                 
      0.15       2.39 ^ INVX1_33/Y (INVX1)                  
      0.19       2.58 ^ BUFX2_205/Y (BUFX2)                 
      0.08       2.67 v AOI21X1_256/Y (AOI21X1)             
      0.07       2.73 ^ AOI22X1_36/Y (AOI22X1)              
      0.00       2.73 ^ DFFPOSX1_672/D (DFFPOSX1)           
                 2.73   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_124/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_672/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.73   data arrival time                   
---------------------------------------------------------------
                -0.05   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_944 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.19       2.55 ^ BUFX2_269/Y (BUFX2)                 
      0.13       2.68 v MUX2X1_255/Y (MUX2X1)               
      0.00       2.68 v DFFPOSX1_944/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_122/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_944/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                -0.05   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_652 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.15       2.08 v NOR2X1_41/Y (NOR2X1)                
      0.16       2.24 v BUFX2_646/Y (BUFX2)                 
      0.15       2.39 ^ INVX1_33/Y (INVX1)                  
      0.19       2.58 ^ BUFX2_205/Y (BUFX2)                 
      0.08       2.67 v AOI21X1_70/Y (AOI21X1)              
      0.07       2.73 ^ AOI22X1_13/Y (AOI22X1)              
      0.00       2.73 ^ DFFPOSX1_652/D (DFFPOSX1)           
                 2.73   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_104/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_652/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.73   data arrival time                   
---------------------------------------------------------------
                -0.05   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_950 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_267/Y (BUFX2)                 
      0.08       2.64 v NOR2X1_1180/Y (NOR2X1)              
      0.06       2.70 ^ AOI21X1_878/Y (AOI21X1)             
      0.00       2.70 ^ DFFPOSX1_950/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_128/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_950/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.05   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_952 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_265/Y (BUFX2)                 
      0.08       2.64 v NOR2X1_1182/Y (NOR2X1)              
      0.06       2.70 ^ AOI21X1_880/Y (AOI21X1)             
      0.00       2.70 ^ DFFPOSX1_952/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_130/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_952/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.05   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_926 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.19       2.55 ^ BUFX2_269/Y (BUFX2)                 
      0.13       2.68 v MUX2X1_237/Y (MUX2X1)               
      0.00       2.68 v DFFPOSX1_926/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_104/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_926/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                -0.05   slack (VIOLATED)                    


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_878 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.19       2.41 v NOR2X1_1115/Y (NOR2X1)              
      0.20       2.61 ^ INVX1_1047/Y (INVX1)                
      0.06       2.68 v OAI21X1_2494/Y (OAI21X1)            
      0.00       2.68 v DFFPOSX1_878/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_56/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_878/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                -0.04   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_946 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_265/Y (BUFX2)                 
      0.09       2.66 v NOR2X1_1176/Y (NOR2X1)              
      0.06       2.71 ^ AOI21X1_874/Y (AOI21X1)             
      0.00       2.71 ^ DFFPOSX1_946/D (DFFPOSX1)           
                 2.71   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_124/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_946/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.71   data arrival time                   
---------------------------------------------------------------
                -0.03   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_947 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.20       2.56 ^ BUFX2_267/Y (BUFX2)                 
      0.09       2.66 v NOR2X1_1177/Y (NOR2X1)              
      0.06       2.71 ^ AOI21X1_875/Y (AOI21X1)             
      0.00       2.71 ^ DFFPOSX1_947/D (DFFPOSX1)           
                 2.71   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_125/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_947/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.71   data arrival time                   
---------------------------------------------------------------
                -0.03   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_951 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.19       2.55 ^ BUFX2_269/Y (BUFX2)                 
      0.07       2.62 v NOR2X1_1181/Y (NOR2X1)              
      0.06       2.68 ^ AOI21X1_879/Y (AOI21X1)             
      0.00       2.68 ^ DFFPOSX1_951/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_129/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_951/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.19       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                -0.03   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_737 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.33       1.22 ^ DFFPOSX1_616/Q (DFFPOSX1)           
      0.34       1.55 v INVX1_22/Y (INVX1)                  
      0.17       1.73 ^ NAND2X1_104/Y (NAND2X1)             
      0.14       1.87 v NAND2X1_105/Y (NAND2X1)             
      0.09       1.96 ^ OAI21X1_227/Y (OAI21X1)             
      0.12       2.07 ^ AND2X2_14/Y (AND2X2)                
      0.09       2.16 v NOR2X1_196/Y (NOR2X1)               
      0.13       2.29 ^ NOR2X1_1377/Y (NOR2X1)              
      0.05       2.34 v NAND2X1_1140/Y (NAND2X1)            
      0.10       2.44 ^ OAI21X1_3578/Y (OAI21X1)            
      0.07       2.51 v AOI21X1_991/Y (AOI21X1)             
      0.08       2.59 ^ OAI21X1_3579/Y (OAI21X1)            
      0.04       2.63 v NAND3X1_110/Y (NAND3X1)             
      0.00       2.63 v DFFPOSX1_737/D (DFFPOSX1)           
                 2.63   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_52/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_737/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.63   data arrival time                   
---------------------------------------------------------------
                -0.03   slack (VIOLATED)                    


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_444 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.16       2.31 v NOR2X1_1465/Y (NOR2X1)              
      0.11       2.42 ^ INVX1_1367/Y (INVX1)                
      0.08       2.50 v NOR2X1_1467/Y (NOR2X1)              
      0.07       2.57 ^ INVX1_1369/Y (INVX1)                
      0.06       2.62 v AOI21X1_1064/Y (AOI21X1)            
      0.00       2.62 v DFFPOSX1_444/D (DFFPOSX1)           
                 2.62   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_444/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.62   data arrival time                   
---------------------------------------------------------------
                -0.03   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_537 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1326/Y (BUFX2)                
      0.09       2.36 v NOR2X1_1085/Y (NOR2X1)              
      0.12       2.48 ^ NAND2X1_790/Y (NAND2X1)             
      0.09       2.57 v INVX1_1003/Y (INVX1)                
      0.07       2.63 ^ AOI21X1_845/Y (AOI21X1)             
      0.08       2.71 ^ AND2X2_193/Y (AND2X2)               
      0.00       2.71 ^ DFFPOSX1_537/D (DFFPOSX1)           
                 2.71   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_126/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_537/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.19       2.69   library setup time                  
                 2.69   data required time                  
---------------------------------------------------------------
                 2.69   data required time                  
                -2.71   data arrival time                   
---------------------------------------------------------------
                -0.02   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_997 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.15       2.08 v NOR2X1_41/Y (NOR2X1)                
      0.16       2.24 v BUFX2_646/Y (BUFX2)                 
      0.15       2.39 ^ INVX1_33/Y (INVX1)                  
      0.21       2.60 ^ BUFX2_204/Y (BUFX2)                 
      0.05       2.65 v OAI21X1_16/Y (OAI21X1)              
      0.00       2.65 v DFFPOSX1_997/D (DFFPOSX1)           
                 2.65   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_997/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.65   data arrival time                   
---------------------------------------------------------------
                -0.02   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_681 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI22X1_274/Y (OAI22X1)             
      0.08       2.60 ^ OAI21X1_3309/Y (OAI21X1)            
      0.04       2.64 v NAND2X1_1003/Y (NAND2X1)            
      0.00       2.64 v DFFPOSX1_681/D (DFFPOSX1)           
                 2.64   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_133/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_681/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.64   data arrival time                   
---------------------------------------------------------------
                -0.02   slack (VIOLATED)                    


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_948 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.19       2.36 ^ NAND2X1_889/Y (NAND2X1)             
      0.19       2.55 ^ BUFX2_269/Y (BUFX2)                 
      0.09       2.64 v NOR2X1_1178/Y (NOR2X1)              
      0.06       2.70 ^ AOI21X1_876/Y (AOI21X1)             
      0.00       2.70 ^ DFFPOSX1_948/D (DFFPOSX1)           
                 2.70   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_126/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_948/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.19       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.70   data arrival time                   
---------------------------------------------------------------
                -0.02   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_534 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1325/Y (BUFX2)                
      0.10       2.36 v NOR2X1_1076/Y (NOR2X1)              
      0.12       2.48 ^ NAND2X1_785/Y (NAND2X1)             
      0.11       2.59 ^ XNOR2X1_49/Y (XNOR2X1)              
      0.05       2.64 v NOR2X1_1079/Y (NOR2X1)              
      0.00       2.64 v DFFPOSX1_534/D (DFFPOSX1)           
                 2.64   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_123/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_534/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.64   data arrival time                   
---------------------------------------------------------------
                -0.01   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_515 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.22       2.48 v NOR2X1_1051/Y (NOR2X1)              
      0.11       2.59 ^ OAI21X1_2416/Y (OAI21X1)            
      0.05       2.65 v AOI21X1_829/Y (AOI21X1)             
      0.00       2.65 v DFFPOSX1_515/D (DFFPOSX1)           
                 2.65   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_104/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_515/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.65   data arrival time                   
---------------------------------------------------------------
                -0.01   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_491 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1325/Y (BUFX2)                
      0.12       2.39 v NOR2X1_1016/Y (NOR2X1)              
      0.16       2.55 ^ NAND2X1_742/Y (NAND2X1)             
      0.10       2.65 v INVX1_954/Y (INVX1)                 
      0.06       2.71 ^ NOR2X1_1018/Y (NOR2X1)              
      0.00       2.71 ^ DFFPOSX1_491/D (DFFPOSX1)           
                 2.71   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_80/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_491/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.19       2.69   library setup time                  
                 2.69   data required time                  
---------------------------------------------------------------
                 2.69   data required time                  
                -2.71   data arrival time                   
---------------------------------------------------------------
                -0.01   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_684 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.21       2.44 ^ INVX1_1079/Y (INVX1)                
      0.08       2.52 v OAI21X1_3325/Y (OAI21X1)            
      0.07       2.59 ^ AOI21X1_926/Y (AOI21X1)             
      0.05       2.64 v OAI21X1_3330/Y (OAI21X1)            
      0.00       2.64 v DFFPOSX1_684/D (DFFPOSX1)           
                 2.64   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_136/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_684/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.64   data arrival time                   
---------------------------------------------------------------
                -0.01   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_499 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.16       1.98 v BUFX2_59/Y (BUFX2)                  
      0.16       2.13 ^ NAND2X1_745/Y (NAND2X1)             
      0.16       2.30 v NOR2X1_1024/Y (NOR2X1)              
      0.14       2.44 ^ NAND2X1_749/Y (NAND2X1)             
      0.11       2.55 ^ OR2X2_35/Y (OR2X2)                  
      0.05       2.61 v AOI21X1_820/Y (AOI21X1)             
      0.00       2.61 v DFFPOSX1_499/D (DFFPOSX1)           
                 2.61   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_88/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_499/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.61   data arrival time                   
---------------------------------------------------------------
                -0.01   slack (VIOLATED)                    


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_679 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.10       2.32 ^ NAND2X1_998/Y (NAND2X1)             
      0.05       2.38 v OAI21X1_3303/Y (OAI21X1)            
      0.11       2.48 v OR2X2_41/Y (OR2X2)                  
      0.07       2.55 ^ AOI21X1_917/Y (AOI21X1)             
      0.04       2.60 v OAI21X1_3305/Y (OAI21X1)            
      0.00       2.60 v DFFPOSX1_679/D (DFFPOSX1)           
                 2.60   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_131/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_679/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.60   data arrival time                   
---------------------------------------------------------------
                 0.00   slack (VIOLATED)                    


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_492 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1325/Y (BUFX2)                
      0.12       2.39 v NOR2X1_1016/Y (NOR2X1)              
      0.16       2.55 ^ NAND2X1_742/Y (NAND2X1)             
      0.08       2.63 v OAI21X1_2401/Y (OAI21X1)            
      0.06       2.68 ^ AOI21X1_814/Y (AOI21X1)             
      0.00       2.68 ^ DFFPOSX1_492/D (DFFPOSX1)           
                 2.68   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_81/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_492/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.69   library setup time                  
                 2.69   data required time                  
---------------------------------------------------------------
                 2.69   data required time                  
                -2.68   data arrival time                   
---------------------------------------------------------------
                 0.01   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_490 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1324/Y (BUFX2)                
      0.09       2.36 v NOR2X1_1013/Y (NOR2X1)              
      0.13       2.49 v AND2X2_184/Y (AND2X2)               
      0.08       2.57 ^ OAI21X1_2399/Y (OAI21X1)            
      0.05       2.62 v NOR2X1_1017/Y (NOR2X1)              
      0.00       2.62 v DFFPOSX1_490/D (DFFPOSX1)           
                 2.62   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_79/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_490/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.62   data arrival time                   
---------------------------------------------------------------
                 0.01   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_784 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.19       2.41 v NOR2X1_1115/Y (NOR2X1)              
      0.12       2.53 ^ AOI22X1_174/Y (AOI22X1)             
      0.05       2.58 v NOR2X1_1538/Y (NOR2X1)              
      0.00       2.58 v DFFPOSX1_784/D (DFFPOSX1)           
                 2.58   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_99/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_784/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.58   data arrival time                   
---------------------------------------------------------------
                 0.02   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_783 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.19       2.41 v NOR2X1_1115/Y (NOR2X1)              
      0.12       2.53 ^ AOI22X1_175/Y (AOI22X1)             
      0.05       2.58 v NOR2X1_1539/Y (NOR2X1)              
      0.00       2.58 v DFFPOSX1_783/D (DFFPOSX1)           
                 2.58   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_98/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_783/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.58   data arrival time                   
---------------------------------------------------------------
                 0.02   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_540 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1326/Y (BUFX2)                
      0.09       2.36 v NOR2X1_1085/Y (NOR2X1)              
      0.13       2.49 ^ NAND2X1_793/Y (NAND2X1)             
      0.07       2.56 v OAI21X1_2434/Y (OAI21X1)            
      0.06       2.62 ^ AOI21X1_847/Y (AOI21X1)             
      0.00       2.62 ^ DFFPOSX1_540/D (DFFPOSX1)           
                 2.62   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_129/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_540/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.20       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -2.62   data arrival time                   
---------------------------------------------------------------
                 0.02   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_435 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.15       2.11 v AND2X2_273/Y (AND2X2)               
      0.13       2.24 v AND2X2_274/Y (AND2X2)               
      0.08       2.32 ^ NAND2X1_1423/Y (NAND2X1)            
      0.11       2.43 v NOR2X1_1452/Y (NOR2X1)              
      0.10       2.53 ^ NAND2X1_1424/Y (NAND2X1)            
      0.08       2.61 v INVX1_1360/Y (INVX1)                
      0.05       2.67 ^ NOR2X1_1454/Y (NOR2X1)              
      0.00       2.67 ^ DFFPOSX1_435/D (DFFPOSX1)           
                 2.67   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_24/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_435/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.19       2.70   library setup time                  
                 2.70   data required time                  
---------------------------------------------------------------
                 2.70   data required time                  
                -2.67   data arrival time                   
---------------------------------------------------------------
                 0.03   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_456 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.17       2.53 ^ NAND2X1_1439/Y (NAND2X1)            
      0.07       2.60 v OAI21X1_4307/Y (OAI21X1)            
      0.06       2.66 ^ AOI21X1_1072/Y (AOI21X1)            
      0.00       2.66 ^ DFFPOSX1_456/D (DFFPOSX1)           
                 2.66   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_45/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_456/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.69   library setup time                  
                 2.69   data required time                  
---------------------------------------------------------------
                 2.69   data required time                  
                -2.66   data arrival time                   
---------------------------------------------------------------
                 0.03   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_769 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.18       2.40 v NOR2X1_1540/Y (NOR2X1)              
      0.12       2.51 ^ AOI22X1_179/Y (AOI22X1)             
      0.05       2.57 v NOR2X1_1544/Y (NOR2X1)              
      0.00       2.57 v DFFPOSX1_769/D (DFFPOSX1)           
                 2.57   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_84/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_769/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.57   data arrival time                   
---------------------------------------------------------------
                 0.03   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_793 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.14       2.21 ^ BUFX2_1140/Y (BUFX2)                
      0.06       2.27 v NOR2X1_1152/Y (NOR2X1)              
      0.09       2.36 ^ NAND2X1_872/Y (NAND2X1)             
      0.07       2.43 v INVX1_1408/Y (INVX1)                
      0.07       2.50 ^ NAND2X1_1474/Y (NAND2X1)            
      0.06       2.56 v AOI21X1_1106/Y (AOI21X1)            
      0.00       2.56 v DFFPOSX1_793/D (DFFPOSX1)           
                 2.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_108/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_793/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.56   data arrival time                   
---------------------------------------------------------------
                 0.04   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_507 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1326/Y (BUFX2)                
      0.10       2.36 v NOR2X1_1038/Y (NOR2X1)              
      0.12       2.48 ^ INVX1_967/Y (INVX1)                 
      0.09       2.57 v NOR2X1_1039/Y (NOR2X1)              
      0.06       2.62 ^ NOR2X1_1040/Y (NOR2X1)              
      0.00       2.62 ^ DFFPOSX1_507/D (DFFPOSX1)           
                 2.62   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_96/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_507/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.19       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -2.62   data arrival time                   
---------------------------------------------------------------
                 0.04   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_789 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.19       2.41 v NOR2X1_1115/Y (NOR2X1)              
      0.12       2.53 ^ NAND2X1_874/Y (NAND2X1)             
      0.06       2.59 v OAI21X1_2565/Y (OAI21X1)            
      0.00       2.59 v DFFPOSX1_789/D (DFFPOSX1)           
                 2.59   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_104/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_789/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.59   data arrival time                   
---------------------------------------------------------------
                 0.04   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_773 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.18       2.40 v NOR2X1_1540/Y (NOR2X1)              
      0.11       2.50 ^ AOI22X1_176/Y (AOI22X1)             
      0.05       2.55 v NOR2X1_1541/Y (NOR2X1)              
      0.00       2.55 v DFFPOSX1_773/D (DFFPOSX1)           
                 2.55   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_88/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_773/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.55   data arrival time                   
---------------------------------------------------------------
                 0.05   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_770 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.18       2.40 v NOR2X1_1540/Y (NOR2X1)              
      0.11       2.50 ^ AOI22X1_178/Y (AOI22X1)             
      0.05       2.55 v NOR2X1_1543/Y (NOR2X1)              
      0.00       2.55 v DFFPOSX1_770/D (DFFPOSX1)           
                 2.55   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_85/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_770/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.55   data arrival time                   
---------------------------------------------------------------
                 0.05   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_772 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.18       2.40 v NOR2X1_1540/Y (NOR2X1)              
      0.11       2.50 ^ AOI22X1_177/Y (AOI22X1)             
      0.05       2.55 v NOR2X1_1542/Y (NOR2X1)              
      0.00       2.55 v DFFPOSX1_772/D (DFFPOSX1)           
                 2.55   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_87/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_772/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.55   data arrival time                   
---------------------------------------------------------------
                 0.05   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_787 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.19       2.41 v NOR2X1_1115/Y (NOR2X1)              
      0.12       2.53 ^ AOI22X1_172/Y (AOI22X1)             
      0.05       2.58 v NOR2X1_1536/Y (NOR2X1)              
      0.00       2.58 v DFFPOSX1_787/D (DFFPOSX1)           
                 2.58   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_102/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_787/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.58   data arrival time                   
---------------------------------------------------------------
                 0.05   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_785 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1138/Y (BUFX2)                
      0.19       2.41 v NOR2X1_1115/Y (NOR2X1)              
      0.12       2.53 ^ AOI22X1_173/Y (AOI22X1)             
      0.05       2.58 v NOR2X1_1537/Y (NOR2X1)              
      0.00       2.58 v DFFPOSX1_785/D (DFFPOSX1)           
                 2.58   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_100/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_785/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.58   data arrival time                   
---------------------------------------------------------------
                 0.05   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_514 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1322/Y (BUFX2)                
      0.06       2.33 v NOR2X1_1049/Y (NOR2X1)              
      0.10       2.43 v AND2X2_189/Y (AND2X2)               
      0.08       2.51 ^ INVX1_976/Y (INVX1)                 
      0.07       2.58 v OAI21X1_2415/Y (OAI21X1)            
      0.06       2.64 ^ AOI21X1_828/Y (AOI21X1)             
      0.00       2.64 ^ DFFPOSX1_514/D (DFFPOSX1)           
                 2.64   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_103/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_514/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.69   library setup time                  
                 2.69   data required time                  
---------------------------------------------------------------
                 2.69   data required time                  
                -2.64   data arrival time                   
---------------------------------------------------------------
                 0.05   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_799 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.14       2.21 ^ BUFX2_1140/Y (BUFX2)                
      0.06       2.27 v NOR2X1_1152/Y (NOR2X1)              
      0.09       2.36 ^ NAND2X1_872/Y (NAND2X1)             
      0.07       2.43 v INVX1_1408/Y (INVX1)                
      0.08       2.51 ^ NAND2X1_1472/Y (NAND2X1)            
      0.06       2.57 v AOI21X1_1104/Y (AOI21X1)            
      0.00       2.57 v DFFPOSX1_799/D (DFFPOSX1)           
                 2.57   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_114/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_799/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.57   data arrival time                   
---------------------------------------------------------------
                 0.06   slack (MET)                         


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_736 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.33       1.22 ^ DFFPOSX1_616/Q (DFFPOSX1)           
      0.34       1.55 v INVX1_22/Y (INVX1)                  
      0.17       1.73 ^ NAND2X1_104/Y (NAND2X1)             
      0.14       1.87 v NAND2X1_105/Y (NAND2X1)             
      0.09       1.96 ^ OAI21X1_227/Y (OAI21X1)             
      0.12       2.07 ^ AND2X2_14/Y (AND2X2)                
      0.07       2.14 v OAI21X1_3571/Y (OAI21X1)            
      0.12       2.26 ^ OAI21X1_3573/Y (OAI21X1)            
      0.07       2.34 v AOI21X1_989/Y (AOI21X1)             
      0.07       2.41 ^ OAI21X1_3574/Y (OAI21X1)            
      0.08       2.49 ^ AND2X2_227/Y (AND2X2)               
      0.04       2.53 v OAI21X1_3575/Y (OAI21X1)            
      0.00       2.53 v DFFPOSX1_736/D (DFFPOSX1)           
                 2.53   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_51/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_736/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.53   data arrival time                   
---------------------------------------------------------------
                 0.06   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_442 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.12       2.27 v NOR2X1_1463/Y (NOR2X1)              
      0.13       2.40 v AND2X2_275/Y (AND2X2)               
      0.08       2.48 ^ OAI21X1_4293/Y (OAI21X1)            
      0.05       2.53 v NOR2X1_1466/Y (NOR2X1)              
      0.00       2.53 v DFFPOSX1_442/D (DFFPOSX1)           
                 2.53   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_31/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_442/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.53   data arrival time                   
---------------------------------------------------------------
                 0.06   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_506 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.08       2.07 ^ NAND2X1_758/Y (NAND2X1)             
      0.09       2.16 v NOR2X1_1035/Y (NOR2X1)              
      0.11       2.27 ^ NAND2X1_759/Y (NAND2X1)             
      0.08       2.35 v INVX1_964/Y (INVX1)                 
      0.10       2.46 ^ NAND2X1_761/Y (NAND2X1)             
      0.07       2.53 v OAI21X1_2409/Y (OAI21X1)            
      0.06       2.59 ^ AOI21X1_823/Y (AOI21X1)             
      0.00       2.59 ^ DFFPOSX1_506/D (DFFPOSX1)           
                 2.59   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_95/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_506/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.20       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -2.59   data arrival time                   
---------------------------------------------------------------
                 0.07   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_455 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.21       2.36 v NOR2X1_1487/Y (NOR2X1)              
      0.11       2.47 ^ OAI21X1_4306/Y (OAI21X1)            
      0.05       2.52 v AOI21X1_1071/Y (AOI21X1)            
      0.00       2.52 v DFFPOSX1_455/D (DFFPOSX1)           
                 2.52   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_44/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_455/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.52   data arrival time                   
---------------------------------------------------------------
                 0.08   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_434 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.15       2.11 v AND2X2_273/Y (AND2X2)               
      0.13       2.24 v AND2X2_274/Y (AND2X2)               
      0.08       2.32 ^ NAND2X1_1423/Y (NAND2X1)            
      0.08       2.40 v INVX1_1358/Y (INVX1)                
      0.09       2.49 ^ OAI21X1_4285/Y (OAI21X1)            
      0.05       2.54 v NOR2X1_1453/Y (NOR2X1)              
      0.00       2.54 v DFFPOSX1_434/D (DFFPOSX1)           
                 2.54   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_23/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_434/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.54   data arrival time                   
---------------------------------------------------------------
                 0.09   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_536 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_57/Y (BUFX2)                  
      0.12       2.11 v AND2X2_192/Y (AND2X2)               
      0.08       2.18 ^ NAND3X1_80/Y (NAND3X1)              
      0.17       2.36 v NOR2X1_1082/Y (NOR2X1)              
      0.13       2.49 ^ NAND2X1_787/Y (NAND2X1)             
      0.05       2.54 v NAND2X1_788/Y (NAND2X1)             
      0.05       2.59 ^ NOR2X1_1084/Y (NOR2X1)              
      0.00       2.59 ^ DFFPOSX1_536/D (DFFPOSX1)           
                 2.59   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_125/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_536/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.19       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.59   data arrival time                   
---------------------------------------------------------------
                 0.09   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_533 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.26 ^ BUFX2_1325/Y (BUFX2)                
      0.10       2.36 v NOR2X1_1076/Y (NOR2X1)              
      0.12       2.48 ^ NAND2X1_785/Y (NAND2X1)             
      0.05       2.54 v NAND2X1_786/Y (NAND2X1)             
      0.05       2.59 ^ NOR2X1_1078/Y (NOR2X1)              
      0.00       2.59 ^ DFFPOSX1_533/D (DFFPOSX1)           
                 2.59   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_122/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_533/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.19       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.59   data arrival time                   
---------------------------------------------------------------
                 0.10   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_503 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.16       1.98 v BUFX2_59/Y (BUFX2)                  
      0.16       2.13 ^ NAND2X1_745/Y (NAND2X1)             
      0.14       2.27 v NOR2X1_1031/Y (NOR2X1)              
      0.11       2.38 ^ NAND2X1_755/Y (NAND2X1)             
      0.11       2.49 ^ XNOR2X1_46/Y (XNOR2X1)              
      0.05       2.54 v NOR2X1_1032/Y (NOR2X1)              
      0.00       2.54 v DFFPOSX1_503/D (DFFPOSX1)           
                 2.54   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_92/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_503/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.54   data arrival time                   
---------------------------------------------------------------
                 0.10   slack (MET)                         


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_685 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.11       2.34 ^ AOI22X1_139/Y (AOI22X1)             
      0.07       2.41 v AOI21X1_929/Y (AOI21X1)             
      0.07       2.48 ^ NOR2X1_1251/Y (NOR2X1)              
      0.04       2.53 v OAI21X1_3337/Y (OAI21X1)            
      0.00       2.53 v DFFPOSX1_685/D (DFFPOSX1)           
                 2.53   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_137/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_685/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.53   data arrival time                   
---------------------------------------------------------------
                 0.10   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_719 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.22       2.17 v NOR2X1_6/Y (NOR2X1)                 
      0.14       2.31 ^ OAI21X1_5/Y (OAI21X1)               
      0.12       2.42 v NOR2X1_15/Y (NOR2X1)                
      0.06       2.49 ^ INVX1_1405/Y (INVX1)                
      0.04       2.53 v OAI21X1_4343/Y (OAI21X1)            
      0.00       2.53 v DFFPOSX1_719/D (DFFPOSX1)           
                 2.53   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_34/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_719/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.53   data arrival time                   
---------------------------------------------------------------
                 0.10   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_443 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.16       2.31 v NOR2X1_1465/Y (NOR2X1)              
      0.11       2.42 ^ INVX1_1367/Y (INVX1)                
      0.08       2.50 v NOR2X1_1467/Y (NOR2X1)              
      0.05       2.56 ^ NOR2X1_1468/Y (NOR2X1)              
      0.00       2.56 ^ DFFPOSX1_443/D (DFFPOSX1)           
                 2.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_32/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_443/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.19       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -2.56   data arrival time                   
---------------------------------------------------------------
                 0.11   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_535 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_57/Y (BUFX2)                  
      0.12       2.11 v AND2X2_192/Y (AND2X2)               
      0.08       2.18 ^ NAND3X1_80/Y (NAND3X1)              
      0.17       2.36 v NOR2X1_1082/Y (NOR2X1)              
      0.10       2.46 ^ OAI21X1_2431/Y (OAI21X1)            
      0.05       2.51 v AOI21X1_843/Y (AOI21X1)             
      0.00       2.51 v DFFPOSX1_535/D (DFFPOSX1)           
                 2.51   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_124/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_535/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.51   data arrival time                   
---------------------------------------------------------------
                 0.11   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_498 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.16       1.98 v BUFX2_59/Y (BUFX2)                  
      0.16       2.13 ^ NAND2X1_745/Y (NAND2X1)             
      0.16       2.30 v NOR2X1_1024/Y (NOR2X1)              
      0.14       2.44 ^ NAND2X1_749/Y (NAND2X1)             
      0.05       2.49 v NAND2X1_750/Y (NAND2X1)             
      0.05       2.55 ^ NOR2X1_1025/Y (NOR2X1)              
      0.00       2.55 ^ DFFPOSX1_498/D (DFFPOSX1)           
                 2.55   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_87/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_498/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.19       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -2.55   data arrival time                   
---------------------------------------------------------------
                 0.12   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_489 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1324/Y (BUFX2)                
      0.09       2.36 v NOR2X1_1013/Y (NOR2X1)              
      0.09       2.44 ^ OAI21X1_2398/Y (OAI21X1)            
      0.07       2.51 v NOR2X1_1014/Y (NOR2X1)              
      0.00       2.51 v DFFPOSX1_489/D (DFFPOSX1)           
                 2.51   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_78/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_489/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.51   data arrival time                   
---------------------------------------------------------------
                 0.12   slack (MET)                         


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_683 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.10       2.33 ^ AOI22X1_137/Y (AOI22X1)             
      0.06       2.39 v OAI21X1_3319/Y (OAI21X1)            
      0.07       2.46 ^ AOI21X1_925/Y (AOI21X1)             
      0.04       2.51 v OAI21X1_3322/Y (OAI21X1)            
      0.00       2.51 v DFFPOSX1_683/D (DFFPOSX1)           
                 2.51   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_135/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_683/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.51   data arrival time                   
---------------------------------------------------------------
                 0.12   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_792 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1137/Y (BUFX2)                
      0.11       2.33 v NOR2X1_1153/Y (NOR2X1)              
      0.08       2.41 ^ NAND2X1_1475/Y (NAND2X1)            
      0.06       2.47 v AOI21X1_1107/Y (AOI21X1)            
      0.00       2.47 v DFFPOSX1_792/D (DFFPOSX1)           
                 2.47   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_107/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_792/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.47   data arrival time                   
---------------------------------------------------------------
                 0.13   slack (MET)                         


Startpoint: DFFPOSX1_723 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_587 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_723/CLK (DFFPOSX1)         
      0.24       1.13 v DFFPOSX1_723/Q (DFFPOSX1)           
      0.22       1.35 v BUFX2_252/Y (BUFX2)                 
      0.10       1.45 ^ NAND2X1_77/Y (NAND2X1)              
      0.08       1.53 v OAI21X1_154/Y (OAI21X1)             
      0.23       1.76 ^ MUX2X1_203/Y (MUX2X1)               
      0.09       1.85 v NAND2X1_623/Y (NAND2X1)             
      0.11       1.96 v AND2X2_162/Y (AND2X2)               
      0.10       2.07 ^ NAND3X1_58/Y (NAND3X1)              
      0.10       2.16 v NAND2X1_630/Y (NAND2X1)             
      0.09       2.25 ^ OAI21X1_2187/Y (OAI21X1)            
      0.07       2.32 v AOI21X1_718/Y (AOI21X1)             
      0.09       2.41 ^ OAI21X1_2190/Y (OAI21X1)            
      0.06       2.47 v AOI21X1_719/Y (AOI21X1)             
      0.00       2.47 v DFFPOSX1_587/D (DFFPOSX1)           
                 2.47   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_587/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.47   data arrival time                   
---------------------------------------------------------------
                 0.13   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_728 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.33       2.40 ^ INVX1_19/Y (INVX1)                  
      0.07       2.47 v OAI22X1_7/Y (OAI22X1)               
      0.00       2.47 v DFFPOSX1_728/D (DFFPOSX1)           
                 2.47   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_43/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_728/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.47   data arrival time                   
---------------------------------------------------------------
                 0.13   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_729 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.33       2.40 ^ INVX1_19/Y (INVX1)                  
      0.07       2.47 v OAI22X1_8/Y (OAI22X1)               
      0.00       2.47 v DFFPOSX1_729/D (DFFPOSX1)           
                 2.47   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_44/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_729/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.47   data arrival time                   
---------------------------------------------------------------
                 0.13   slack (MET)                         


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_682 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.38       1.27 v DFFPOSX1_616/Q (DFFPOSX1)           
      0.37       1.64 ^ INVX1_22/Y (INVX1)                  
      0.08       1.72 v NOR2X1_1165/Y (NOR2X1)              
      0.31       2.03 ^ INVX1_1078/Y (INVX1)                
      0.19       2.22 v OAI21X1_2602/Y (OAI21X1)            
      0.10       2.33 ^ AOI22X1_135/Y (AOI22X1)             
      0.05       2.38 v NAND2X1_1005/Y (NAND2X1)            
      0.07       2.45 ^ AOI21X1_923/Y (AOI21X1)             
      0.04       2.50 v OAI21X1_3318/Y (OAI21X1)            
      0.00       2.50 v DFFPOSX1_682/D (DFFPOSX1)           
                 2.50   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_134/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_682/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.50   data arrival time                   
---------------------------------------------------------------
                 0.13   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_790 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1137/Y (BUFX2)                
      0.11       2.33 v NOR2X1_1153/Y (NOR2X1)              
      0.07       2.40 ^ INVX1_1071/Y (INVX1)                
      0.06       2.46 v OAI22X1_270/Y (OAI22X1)             
      0.00       2.46 v DFFPOSX1_790/D (DFFPOSX1)           
                 2.46   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_105/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_790/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.46   data arrival time                   
---------------------------------------------------------------
                 0.14   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_497 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.16       1.98 v BUFX2_59/Y (BUFX2)                  
      0.16       2.13 ^ NAND2X1_745/Y (NAND2X1)             
      0.16       2.30 v NOR2X1_1024/Y (NOR2X1)              
      0.10       2.40 ^ OAI21X1_2406/Y (OAI21X1)            
      0.05       2.45 v AOI21X1_818/Y (AOI21X1)             
      0.00       2.45 v DFFPOSX1_497/D (DFFPOSX1)           
                 2.45   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_86/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_497/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.45   data arrival time                   
---------------------------------------------------------------
                 0.15   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_798 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1137/Y (BUFX2)                
      0.11       2.33 v NOR2X1_1153/Y (NOR2X1)              
      0.09       2.42 ^ NAND2X1_1473/Y (NAND2X1)            
      0.06       2.48 v AOI21X1_1105/Y (AOI21X1)            
      0.00       2.48 v DFFPOSX1_798/D (DFFPOSX1)           
                 2.48   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_113/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_798/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.48   data arrival time                   
---------------------------------------------------------------
                 0.15   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_725 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.33       2.40 ^ INVX1_19/Y (INVX1)                  
      0.11       2.51 ^ AND2X2_22/Y (AND2X2)                
      0.00       2.51 ^ DFFPOSX1_725/D (DFFPOSX1)           
                 2.51   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_40/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_725/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.19       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -2.51   data arrival time                   
---------------------------------------------------------------
                 0.15   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_495 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.16       1.98 v BUFX2_59/Y (BUFX2)                  
      0.16       2.13 ^ NAND2X1_745/Y (NAND2X1)             
      0.16       2.29 v INVX1_958/Y (INVX1)                 
      0.10       2.39 ^ OAI21X1_2404/Y (OAI21X1)            
      0.05       2.44 v AOI21X1_816/Y (AOI21X1)             
      0.00       2.44 v DFFPOSX1_495/D (DFFPOSX1)           
                 2.44   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_84/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_495/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.44   data arrival time                   
---------------------------------------------------------------
                 0.15   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_730 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.33       2.40 ^ INVX1_19/Y (INVX1)                  
      0.07       2.47 v OAI22X1_9/Y (OAI22X1)               
      0.00       2.47 v DFFPOSX1_730/D (DFFPOSX1)           
                 2.47   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_45/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_730/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.47   data arrival time                   
---------------------------------------------------------------
                 0.16   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_731 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.33       2.40 ^ INVX1_19/Y (INVX1)                  
      0.07       2.47 v OAI22X1_10/Y (OAI22X1)              
      0.00       2.47 v DFFPOSX1_731/D (DFFPOSX1)           
                 2.47   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_46/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_731/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.47   data arrival time                   
---------------------------------------------------------------
                 0.16   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_732 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.12       2.07 v NOR2X1_16/Y (NOR2X1)                
      0.33       2.40 ^ INVX1_19/Y (INVX1)                  
      0.07       2.47 v OAI22X1_11/Y (OAI22X1)              
      0.00       2.47 v DFFPOSX1_732/D (DFFPOSX1)           
                 2.47   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_47/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_732/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.47   data arrival time                   
---------------------------------------------------------------
                 0.16   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_505 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.08       2.07 ^ NAND2X1_758/Y (NAND2X1)             
      0.09       2.16 v NOR2X1_1035/Y (NOR2X1)              
      0.11       2.27 ^ NAND2X1_759/Y (NAND2X1)             
      0.11       2.38 ^ OR2X2_36/Y (OR2X2)                  
      0.05       2.44 v AOI21X1_822/Y (AOI21X1)             
      0.00       2.44 v DFFPOSX1_505/D (DFFPOSX1)           
                 2.44   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_94/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_505/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.44   data arrival time                   
---------------------------------------------------------------
                 0.16   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_496 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.16       1.98 v BUFX2_59/Y (BUFX2)                  
      0.16       2.13 ^ NAND2X1_745/Y (NAND2X1)             
      0.16       2.29 v INVX1_958/Y (INVX1)                 
      0.09       2.38 ^ AOI21X1_817/Y (AOI21X1)             
      0.05       2.43 v NOR2X1_1023/Y (NOR2X1)              
      0.00       2.43 v DFFPOSX1_496/D (DFFPOSX1)           
                 2.43   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_85/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_496/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.43   data arrival time                   
---------------------------------------------------------------
                 0.17   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_584 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1322/Y (BUFX2)                
      0.06       2.32 v OAI21X1_2169/Y (OAI21X1)            
      0.07       2.40 ^ OAI21X1_2170/Y (OAI21X1)            
      0.06       2.46 v AOI21X1_710/Y (AOI21X1)             
      0.00       2.46 v DFFPOSX1_584/D (DFFPOSX1)           
                 2.46   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_36/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_584/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.46   data arrival time                   
---------------------------------------------------------------
                 0.18   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_441 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.20       2.15 ^ NAND2X1_1431/Y (NAND2X1)            
      0.12       2.27 v NOR2X1_1463/Y (NOR2X1)              
      0.09       2.36 ^ OAI21X1_4292/Y (OAI21X1)            
      0.07       2.42 v NOR2X1_1464/Y (NOR2X1)              
      0.00       2.42 v DFFPOSX1_441/D (DFFPOSX1)           
                 2.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_30/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_441/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.42   data arrival time                   
---------------------------------------------------------------
                 0.18   slack (MET)                         


Startpoint: DFFPOSX1_616 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_735 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_68/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_616/CLK (DFFPOSX1)         
      0.33       1.22 ^ DFFPOSX1_616/Q (DFFPOSX1)           
      0.34       1.55 v INVX1_22/Y (INVX1)                  
      0.17       1.73 ^ NAND2X1_104/Y (NAND2X1)             
      0.14       1.87 v NAND2X1_105/Y (NAND2X1)             
      0.09       1.96 ^ OAI21X1_227/Y (OAI21X1)             
      0.12       2.07 ^ AND2X2_14/Y (AND2X2)                
      0.04       2.12 v NAND2X1_1128/Y (NAND2X1)            
      0.10       2.22 ^ OAI21X1_3557/Y (OAI21X1)            
      0.07       2.29 v AOI21X1_987/Y (AOI21X1)             
      0.08       2.37 ^ OAI21X1_3558/Y (OAI21X1)            
      0.05       2.42 v NAND3X1_109/Y (NAND3X1)             
      0.00       2.42 v DFFPOSX1_735/D (DFFPOSX1)           
                 2.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_50/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_735/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.42   data arrival time                   
---------------------------------------------------------------
                 0.18   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_791 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.14       2.21 ^ BUFX2_1140/Y (BUFX2)                
      0.06       2.27 v NOR2X1_1152/Y (NOR2X1)              
      0.09       2.36 ^ NAND2X1_872/Y (NAND2X1)             
      0.06       2.41 v OAI22X1_269/Y (OAI22X1)             
      0.00       2.41 v DFFPOSX1_791/D (DFFPOSX1)           
                 2.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_106/Y (CLKBUF1)             
      0.00       2.85 ^ DFFPOSX1_791/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.41   data arrival time                   
---------------------------------------------------------------
                 0.19   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_433 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.15       2.11 v AND2X2_273/Y (AND2X2)               
      0.13       2.24 v AND2X2_274/Y (AND2X2)               
      0.08       2.32 ^ NAND2X1_1423/Y (NAND2X1)            
      0.08       2.40 v INVX1_1358/Y (INVX1)                
      0.05       2.46 ^ NOR2X1_1451/Y (NOR2X1)              
      0.00       2.46 ^ DFFPOSX1_433/D (DFFPOSX1)           
                 2.46   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_22/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_433/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.19       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -2.46   data arrival time                   
---------------------------------------------------------------
                 0.20   slack (MET)                         


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_586 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.17       1.32 v AND2X2_160/Y (AND2X2)               
      0.16       1.49 v BUFX2_878/Y (BUFX2)                 
      0.22       1.71 v MUX2X1_203/Y (MUX2X1)               
      0.13       1.83 ^ NAND2X1_623/Y (NAND2X1)             
      0.13       1.97 v NAND2X1_624/Y (NAND2X1)             
      0.14       2.10 ^ OAI21X1_2176/Y (OAI21X1)            
      0.07       2.18 v AOI21X1_715/Y (AOI21X1)             
      0.06       2.24 ^ OAI21X1_2179/Y (OAI21X1)            
      0.05       2.29 v OAI21X1_2180/Y (OAI21X1)            
      0.08       2.37 ^ OAI21X1_2181/Y (OAI21X1)            
      0.06       2.43 v AOI21X1_717/Y (AOI21X1)             
      0.00       2.43 v DFFPOSX1_586/D (DFFPOSX1)           
                 2.43   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_586/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.43   data arrival time                   
---------------------------------------------------------------
                 0.20   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_513 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.16       1.98 v BUFX2_59/Y (BUFX2)                  
      0.07       2.05 ^ NAND2X1_765/Y (NAND2X1)             
      0.09       2.14 v NOR2X1_1045/Y (NOR2X1)              
      0.14       2.27 v AND2X2_186/Y (AND2X2)               
      0.10       2.38 ^ XNOR2X1_47/Y (XNOR2X1)              
      0.05       2.43 v NOR2X1_1048/Y (NOR2X1)              
      0.00       2.43 v DFFPOSX1_513/D (DFFPOSX1)           
                 2.43   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_102/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_513/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.43   data arrival time                   
---------------------------------------------------------------
                 0.21   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_880 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.16       2.22 ^ BUFX2_1137/Y (BUFX2)                
      0.06       2.27 v NOR2X1_1107/Y (NOR2X1)              
      0.09       2.36 ^ INVX1_1042/Y (INVX1)                
      0.06       2.42 v OAI22X1_227/Y (OAI22X1)             
      0.00       2.42 v DFFPOSX1_880/D (DFFPOSX1)           
                 2.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_58/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_880/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.42   data arrival time                   
---------------------------------------------------------------
                 0.21   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_502 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.16       1.98 v BUFX2_59/Y (BUFX2)                  
      0.16       2.13 ^ NAND2X1_745/Y (NAND2X1)             
      0.14       2.27 v NOR2X1_1031/Y (NOR2X1)              
      0.09       2.36 ^ OAI21X1_2407/Y (OAI21X1)            
      0.05       2.42 v AOI21X1_821/Y (AOI21X1)             
      0.00       2.42 v DFFPOSX1_502/D (DFFPOSX1)           
                 2.42   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_91/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_502/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.42   data arrival time                   
---------------------------------------------------------------
                 0.21   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_812 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.20       2.30 ^ BUFX2_52/Y (BUFX2)                  
      0.08       2.38 v OAI22X1_229/Y (OAI22X1)             
      0.00       2.38 v DFFPOSX1_812/D (DFFPOSX1)           
                 2.38   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_127/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_812/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.38   data arrival time                   
---------------------------------------------------------------
                 0.22   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_832 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.20       2.30 ^ BUFX2_52/Y (BUFX2)                  
      0.08       2.38 v OAI22X1_254/Y (OAI22X1)             
      0.00       2.38 v DFFPOSX1_832/D (DFFPOSX1)           
                 2.38   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_10/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_832/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.38   data arrival time                   
---------------------------------------------------------------
                 0.22   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_501 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_57/Y (BUFX2)                  
      0.16       2.15 ^ NAND3X1_72/Y (NAND3X1)              
      0.10       2.25 v NOR2X1_1028/Y (NOR2X1)              
      0.11       2.36 ^ XNOR2X1_45/Y (XNOR2X1)              
      0.05       2.40 v NOR2X1_1029/Y (NOR2X1)              
      0.00       2.40 v DFFPOSX1_501/D (DFFPOSX1)           
                 2.40   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_90/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_501/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.40   data arrival time                   
---------------------------------------------------------------
                 0.23   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_817 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.20       2.30 ^ BUFX2_52/Y (BUFX2)                  
      0.06       2.36 v OAI22X1_234/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_817/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_132/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_817/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.23   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_889 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.16       2.33 ^ INVX1_1141/Y (INVX1)                
      0.07       2.40 v OAI21X1_2707/Y (OAI21X1)            
      0.06       2.45 ^ OAI21X1_2708/Y (OAI21X1)            
      0.00       2.45 ^ DFFPOSX1_889/D (DFFPOSX1)           
                 2.45   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_67/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_889/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.20       2.69   library setup time                  
                 2.69   data required time                  
---------------------------------------------------------------
                 2.69   data required time                  
                -2.45   data arrival time                   
---------------------------------------------------------------
                 0.24   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_813 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_53/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_230/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_813/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_128/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_813/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.24   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_814 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_54/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_231/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_814/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_129/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_814/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.24   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_815 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_55/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_232/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_815/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_130/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_815/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.24   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_842 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.20       2.30 ^ BUFX2_52/Y (BUFX2)                  
      0.06       2.36 v OAI21X1_2535/Y (OAI21X1)            
      0.00       2.36 v DFFPOSX1_842/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_20/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_842/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.24   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_841 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_56/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_267/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_841/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_19/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_841/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.24   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_831 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_56/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_252/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_831/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_9/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_831/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.24   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_829 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_54/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_250/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_829/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_7/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_829/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.24   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_830 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_55/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_251/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_830/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_8/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_830/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.24   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_840 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_55/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_265/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_840/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_18/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_840/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.24   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_833 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_53/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_256/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_833/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_11/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_833/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.24   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_828 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_53/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_249/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_828/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_6/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_828/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.24   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_839 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_54/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_264/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_839/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_17/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_839/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.24   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_816 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_56/Y (BUFX2)                  
      0.06       2.35 v OAI22X1_233/Y (OAI22X1)             
      0.00       2.35 v DFFPOSX1_816/D (DFFPOSX1)           
                 2.35   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_131/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_816/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.35   data arrival time                   
---------------------------------------------------------------
                 0.25   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_822 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.20       2.30 ^ BUFX2_52/Y (BUFX2)                  
      0.08       2.38 v OAI22X1_239/Y (OAI22X1)             
      0.00       2.38 v DFFPOSX1_822/D (DFFPOSX1)           
                 2.38   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_137/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_822/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.38   data arrival time                   
---------------------------------------------------------------
                 0.25   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_837 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.20       2.30 ^ BUFX2_52/Y (BUFX2)                  
      0.08       2.38 v OAI22X1_261/Y (OAI22X1)             
      0.00       2.38 v DFFPOSX1_837/D (DFFPOSX1)           
                 2.38   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_15/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_837/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.38   data arrival time                   
---------------------------------------------------------------
                 0.26   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_827 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.20       2.30 ^ BUFX2_52/Y (BUFX2)                  
      0.08       2.38 v OAI22X1_248/Y (OAI22X1)             
      0.00       2.38 v DFFPOSX1_827/D (DFFPOSX1)           
                 2.38   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_5/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_827/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.38   data arrival time                   
---------------------------------------------------------------
                 0.26   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_512 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.16       1.98 v BUFX2_59/Y (BUFX2)                  
      0.07       2.05 ^ NAND2X1_765/Y (NAND2X1)             
      0.09       2.14 v NOR2X1_1045/Y (NOR2X1)              
      0.07       2.20 ^ NOR2X1_1046/Y (NOR2X1)              
      0.07       2.27 v NOR2X1_1047/Y (NOR2X1)              
      0.09       2.36 v AND2X2_187/Y (AND2X2)               
      0.00       2.36 v DFFPOSX1_512/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_101/Y (CLKBUF1)             
      0.00       2.89 ^ DFFPOSX1_512/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.27   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_488 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.13       2.12 ^ INVX1_859/Y (INVX1)                 
      0.15       2.27 ^ BUFX2_1323/Y (BUFX2)                
      0.07       2.34 v OAI21X1_2397/Y (OAI21X1)            
      0.06       2.39 ^ NOR2X1_1012/Y (NOR2X1)              
      0.00       2.39 ^ DFFPOSX1_488/D (DFFPOSX1)           
                 2.39   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_77/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_488/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.19       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -2.39   data arrival time                   
---------------------------------------------------------------
                 0.27   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_826 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_56/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_246/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_826/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_826/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.27   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_836 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_56/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_260/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_836/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_14/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_836/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.27   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_823 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_53/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_240/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_823/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_1/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_823/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.27   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_824 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_54/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_242/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_824/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_2/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_824/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.27   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_834 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_54/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_258/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_834/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_834/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.27   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_838 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_53/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_263/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_838/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_16/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_838/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.27   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_835 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_55/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_259/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_835/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_13/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_835/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.27   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_825 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_55/Y (BUFX2)                  
      0.07       2.36 v OAI22X1_244/Y (OAI22X1)             
      0.00       2.36 v DFFPOSX1_825/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_3/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_825/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.27   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_821 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_56/Y (BUFX2)                  
      0.06       2.35 v OAI22X1_238/Y (OAI22X1)             
      0.00       2.35 v DFFPOSX1_821/D (DFFPOSX1)           
                 2.35   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_136/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_821/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.35   data arrival time                   
---------------------------------------------------------------
                 0.28   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_818 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_53/Y (BUFX2)                  
      0.06       2.35 v OAI22X1_235/Y (OAI22X1)             
      0.00       2.35 v DFFPOSX1_818/D (DFFPOSX1)           
                 2.35   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_133/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_818/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.35   data arrival time                   
---------------------------------------------------------------
                 0.28   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_820 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_55/Y (BUFX2)                  
      0.06       2.35 v OAI22X1_237/Y (OAI22X1)             
      0.00       2.35 v DFFPOSX1_820/D (DFFPOSX1)           
                 2.35   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_135/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_820/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.35   data arrival time                   
---------------------------------------------------------------
                 0.28   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_819 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_432/Y (BUFX2)                 
      0.15       2.10 ^ OAI21X1_2500/Y (OAI21X1)            
      0.19       2.28 ^ BUFX2_54/Y (BUFX2)                  
      0.06       2.35 v OAI22X1_236/Y (OAI22X1)             
      0.00       2.35 v DFFPOSX1_819/D (DFFPOSX1)           
                 2.35   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_134/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_819/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.35   data arrival time                   
---------------------------------------------------------------
                 0.28   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_500 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_57/Y (BUFX2)                  
      0.16       2.15 ^ NAND3X1_72/Y (NAND3X1)              
      0.11       2.26 v XNOR2X1_44/Y (XNOR2X1)              
      0.09       2.35 v AND2X2_185/Y (AND2X2)               
      0.00       2.35 v DFFPOSX1_500/D (DFFPOSX1)           
                 2.35   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_89/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_500/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.35   data arrival time                   
---------------------------------------------------------------
                 0.28   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_504 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_58/Y (BUFX2)                  
      0.08       2.07 ^ NAND2X1_758/Y (NAND2X1)             
      0.09       2.16 v NOR2X1_1035/Y (NOR2X1)              
      0.11       2.27 ^ NAND2X1_759/Y (NAND2X1)             
      0.08       2.35 v INVX1_964/Y (INVX1)                 
      0.05       2.41 ^ NOR2X1_1036/Y (NOR2X1)              
      0.00       2.41 ^ DFFPOSX1_504/D (DFFPOSX1)           
                 2.41   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_93/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_504/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.19       2.70   library setup time                  
                 2.70   data required time                  
---------------------------------------------------------------
                 2.70   data required time                  
                -2.41   data arrival time                   
---------------------------------------------------------------
                 0.29   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_959 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_702/Y (BUFX2)                 
      0.35       2.00 v INVX1_35/Y (INVX1)                  
      0.15       2.15 ^ NAND2X1_885/Y (NAND2X1)             
      0.06       2.21 v OAI21X1_2591/Y (OAI21X1)            
      0.08       2.29 ^ OAI21X1_2592/Y (OAI21X1)            
      0.05       2.34 v OAI21X1_2593/Y (OAI21X1)            
      0.00       2.34 v DFFPOSX1_959/D (DFFPOSX1)           
                 2.34   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_137/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_959/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.34   data arrival time                   
---------------------------------------------------------------
                 0.29   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_494 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.16       1.98 v BUFX2_59/Y (BUFX2)                  
      0.16       2.13 ^ NAND2X1_745/Y (NAND2X1)             
      0.16       2.29 v INVX1_958/Y (INVX1)                 
      0.07       2.36 ^ NOR2X1_1022/Y (NOR2X1)              
      0.00       2.36 ^ DFFPOSX1_494/D (DFFPOSX1)           
                 2.36   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_83/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_494/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.20       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -2.36   data arrival time                   
---------------------------------------------------------------
                 0.30   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_718 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1283/Y (BUFX2)                
      0.15       2.10 v NOR2X1_17/Y (NOR2X1)                
      0.13       2.23 ^ NAND3X1_125/Y (NAND3X1)             
      0.06       2.29 v OAI22X1_312/Y (OAI22X1)             
      0.00       2.29 v DFFPOSX1_718/D (DFFPOSX1)           
                 2.29   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_718/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.29   data arrival time                   
---------------------------------------------------------------
                 0.31   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_958 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.22       2.17 v NOR2X1_1158/Y (NOR2X1)              
      0.10       2.27 ^ OAI21X1_2589/Y (OAI21X1)            
      0.05       2.32 v OAI21X1_2590/Y (OAI21X1)            
      0.00       2.32 v DFFPOSX1_958/D (DFFPOSX1)           
                 2.32   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_136/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_958/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.32   data arrival time                   
---------------------------------------------------------------
                 0.31   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_804 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_427/Y (BUFX2)                 
      0.10       2.04 ^ NAND2X1_866/Y (NAND2X1)             
      0.08       2.12 v NOR2X1_1148/Y (NOR2X1)              
      0.10       2.22 ^ NAND3X1_90/Y (NAND3X1)              
      0.04       2.27 v OAI21X1_2561/Y (OAI21X1)            
      0.00       2.27 v DFFPOSX1_804/D (DFFPOSX1)           
                 2.27   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_119/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_804/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.27   data arrival time                   
---------------------------------------------------------------
                 0.33   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_803 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_429/Y (BUFX2)                 
      0.09       2.04 ^ NAND2X1_869/Y (NAND2X1)             
      0.06       2.09 v NOR2X1_1150/Y (NOR2X1)              
      0.11       2.20 ^ NAND2X1_870/Y (NAND2X1)             
      0.07       2.27 v OAI22X1_268/Y (OAI22X1)             
      0.00       2.27 v DFFPOSX1_803/D (DFFPOSX1)           
                 2.27   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_118/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_803/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.27   data arrival time                   
---------------------------------------------------------------
                 0.33   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_802 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.22       1.94 v BUFX2_429/Y (BUFX2)                 
      0.09       2.04 ^ NAND2X1_869/Y (NAND2X1)             
      0.06       2.09 v NOR2X1_1150/Y (NOR2X1)              
      0.11       2.20 ^ NAND2X1_870/Y (NAND2X1)             
      0.06       2.26 v OAI21X1_2563/Y (OAI21X1)            
      0.00       2.26 v DFFPOSX1_802/D (DFFPOSX1)           
                 2.26   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_117/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_802/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.26   data arrival time                   
---------------------------------------------------------------
                 0.33   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_805 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_427/Y (BUFX2)                 
      0.10       2.04 ^ NAND2X1_866/Y (NAND2X1)             
      0.08       2.12 v NOR2X1_1148/Y (NOR2X1)              
      0.09       2.21 ^ NAND2X1_867/Y (NAND2X1)             
      0.05       2.25 v OAI21X1_2560/Y (OAI21X1)            
      0.00       2.25 v DFFPOSX1_805/D (DFFPOSX1)           
                 2.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.30       2.84 ^ CLKBUF1_120/Y (CLKBUF1)             
      0.00       2.84 ^ DFFPOSX1_805/CLK (DFFPOSX1)         
      0.00       2.84   clock reconvergence pessimism       
     -0.25       2.59   library setup time                  
                 2.59   data required time                  
---------------------------------------------------------------
                 2.59   data required time                  
                -2.25   data arrival time                   
---------------------------------------------------------------
                 0.34   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_432 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.15       2.11 v AND2X2_273/Y (AND2X2)               
      0.08       2.19 ^ OAI21X1_4283/Y (OAI21X1)            
      0.07       2.26 v NOR2X1_1450/Y (NOR2X1)              
      0.00       2.26 v DFFPOSX1_432/D (DFFPOSX1)           
                 2.26   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_21/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_432/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.26   data arrival time                   
---------------------------------------------------------------
                 0.34   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_811 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.12       2.06 ^ INVX1_1041/Y (INVX1)                
      0.15       2.21 ^ BUFX2_1139/Y (BUFX2)                
      0.05       2.26 v OAI21X1_2499/Y (OAI21X1)            
      0.00       2.26 v DFFPOSX1_811/D (DFFPOSX1)           
                 2.26   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.30       2.88 ^ CLKBUF1_126/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_811/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.26   data arrival time                   
---------------------------------------------------------------
                 0.37   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_965 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_702/Y (BUFX2)                 
      0.35       2.00 v INVX1_35/Y (INVX1)                  
      0.13       2.13 ^ NAND2X1_21/Y (NAND2X1)              
      0.10       2.23 v OAI21X1_19/Y (OAI21X1)              
      0.00       2.23 v DFFPOSX1_965/D (DFFPOSX1)           
                 2.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_6/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_965/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.23   data arrival time                   
---------------------------------------------------------------
                 0.37   slack (MET)                         


Startpoint: DFFPOSX1_640 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_734 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_92/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_640/CLK (DFFPOSX1)         
      0.25       1.14 v DFFPOSX1_640/Q (DFFPOSX1)           
      0.45       1.58 ^ INVX1_171/Y (INVX1)                 
      0.11       1.69 v OAI21X1_3516/Y (OAI21X1)            
      0.08       1.78 ^ NAND2X1_1098/Y (NAND2X1)            
      0.06       1.84 v OAI21X1_3517/Y (OAI21X1)            
      0.06       1.90 ^ NAND2X1_1099/Y (NAND2X1)            
      0.04       1.95 v OAI21X1_3518/Y (OAI21X1)            
      0.09       2.04 ^ INVX1_1264/Y (INVX1)                
      0.09       2.13 v OAI21X1_3526/Y (OAI21X1)            
      0.07       2.20 ^ NOR2X1_1368/Y (NOR2X1)              
      0.05       2.25 v OAI21X1_3545/Y (OAI21X1)            
      0.00       2.25 v DFFPOSX1_734/D (DFFPOSX1)           
                 2.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_49/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_734/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.25   data arrival time                   
---------------------------------------------------------------
                 0.38   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_779 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.23       2.16 ^ NAND2X1_877/Y (NAND2X1)             
      0.05       2.22 v OAI21X1_2573/Y (OAI21X1)            
      0.00       2.22 v DFFPOSX1_779/D (DFFPOSX1)           
                 2.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_94/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_779/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.22   data arrival time                   
---------------------------------------------------------------
                 0.38   slack (MET)                         


Startpoint: DFFPOSX1_723 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_585 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_723/CLK (DFFPOSX1)         
      0.24       1.13 v DFFPOSX1_723/Q (DFFPOSX1)           
      0.22       1.35 v BUFX2_252/Y (BUFX2)                 
      0.10       1.45 ^ NAND2X1_77/Y (NAND2X1)              
      0.08       1.53 v OAI21X1_154/Y (OAI21X1)             
      0.23       1.76 ^ MUX2X1_203/Y (MUX2X1)               
      0.09       1.85 v NAND2X1_623/Y (NAND2X1)             
      0.18       2.03 ^ NAND2X1_624/Y (NAND2X1)             
      0.08       2.10 v AOI21X1_712/Y (AOI21X1)             
      0.08       2.18 ^ OAI21X1_2173/Y (OAI21X1)            
      0.06       2.24 v AOI21X1_714/Y (AOI21X1)             
      0.00       2.24 v DFFPOSX1_585/D (DFFPOSX1)           
                 2.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_37/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_585/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.24   data arrival time                   
---------------------------------------------------------------
                 0.39   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_963 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_702/Y (BUFX2)                 
      0.35       2.00 v INVX1_35/Y (INVX1)                  
      0.13       2.13 ^ NAND2X1_19/Y (NAND2X1)              
      0.11       2.24 v OAI21X1_17/Y (OAI21X1)              
      0.00       2.24 v DFFPOSX1_963/D (DFFPOSX1)           
                 2.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_963/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -2.24   data arrival time                   
---------------------------------------------------------------
                 0.40   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_777 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.23       2.16 ^ NAND2X1_877/Y (NAND2X1)             
      0.07       2.23 v OAI22X1_271/Y (OAI22X1)             
      0.00       2.23 v DFFPOSX1_777/D (DFFPOSX1)           
                 2.23   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_92/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_777/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.23   data arrival time                   
---------------------------------------------------------------
                 0.40   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_967 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_702/Y (BUFX2)                 
      0.35       2.00 v INVX1_35/Y (INVX1)                  
      0.13       2.13 ^ NAND2X1_852/Y (NAND2X1)             
      0.07       2.20 v OAI21X1_2549/Y (OAI21X1)            
      0.00       2.20 v DFFPOSX1_967/D (DFFPOSX1)           
                 2.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_8/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_967/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.20   data arrival time                   
---------------------------------------------------------------
                 0.40   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_976 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_702/Y (BUFX2)                 
      0.35       2.00 v INVX1_35/Y (INVX1)                  
      0.13       2.13 ^ NAND2X1_831/Y (NAND2X1)             
      0.07       2.20 v OAI21X1_2483/Y (OAI21X1)            
      0.00       2.20 v DFFPOSX1_976/D (DFFPOSX1)           
                 2.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_17/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_976/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.20   data arrival time                   
---------------------------------------------------------------
                 0.40   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_981 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_702/Y (BUFX2)                 
      0.35       2.00 v INVX1_35/Y (INVX1)                  
      0.13       2.13 ^ NAND2X1_811/Y (NAND2X1)             
      0.07       2.20 v OAI21X1_2452/Y (OAI21X1)            
      0.00       2.20 v DFFPOSX1_981/D (DFFPOSX1)           
                 2.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_22/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_981/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.20   data arrival time                   
---------------------------------------------------------------
                 0.40   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_775 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.23       2.16 ^ NAND2X1_877/Y (NAND2X1)             
      0.05       2.22 v OAI21X1_2579/Y (OAI21X1)            
      0.00       2.22 v DFFPOSX1_775/D (DFFPOSX1)           
                 2.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_90/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_775/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.22   data arrival time                   
---------------------------------------------------------------
                 0.42   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_776 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.23       2.16 ^ NAND2X1_877/Y (NAND2X1)             
      0.05       2.22 v OAI21X1_2577/Y (OAI21X1)            
      0.00       2.22 v DFFPOSX1_776/D (DFFPOSX1)           
                 2.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_91/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_776/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.22   data arrival time                   
---------------------------------------------------------------
                 0.42   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_778 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_428/Y (BUFX2)                 
      0.23       2.16 ^ NAND2X1_877/Y (NAND2X1)             
      0.05       2.22 v OAI21X1_2575/Y (OAI21X1)            
      0.00       2.22 v DFFPOSX1_778/D (DFFPOSX1)           
                 2.22   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_93/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_778/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.22   data arrival time                   
---------------------------------------------------------------
                 0.42   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_523 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.17       1.98 v BUFX2_60/Y (BUFX2)                  
      0.15       2.12 ^ NAND3X1_77/Y (NAND3X1)              
      0.07       2.20 v OAI21X1_2424/Y (OAI21X1)            
      0.06       2.25 ^ AOI21X1_837/Y (AOI21X1)             
      0.00       2.25 ^ DFFPOSX1_523/D (DFFPOSX1)           
                 2.25   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.30       2.88 ^ CLKBUF1_112/Y (CLKBUF1)             
      0.00       2.88 ^ DFFPOSX1_523/CLK (DFFPOSX1)         
      0.00       2.88   clock reconvergence pessimism       
     -0.20       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -2.25   data arrival time                   
---------------------------------------------------------------
                 0.42   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_982 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_702/Y (BUFX2)                 
      0.35       2.00 v INVX1_35/Y (INVX1)                  
      0.13       2.13 ^ NAND2X1_813/Y (NAND2X1)             
      0.07       2.20 v OAI21X1_2454/Y (OAI21X1)            
      0.00       2.20 v DFFPOSX1_982/D (DFFPOSX1)           
                 2.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_23/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_982/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.25       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.20   data arrival time                   
---------------------------------------------------------------
                 0.44   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_781 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_427/Y (BUFX2)                 
      0.16       2.10 ^ NAND2X1_875/Y (NAND2X1)             
      0.05       2.15 v OAI21X1_2569/Y (OAI21X1)            
      0.00       2.15 v DFFPOSX1_781/D (DFFPOSX1)           
                 2.15   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_96/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_781/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.15   data arrival time                   
---------------------------------------------------------------
                 0.45   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_780 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_427/Y (BUFX2)                 
      0.16       2.10 ^ NAND2X1_875/Y (NAND2X1)             
      0.05       2.15 v OAI21X1_2571/Y (OAI21X1)            
      0.00       2.15 v DFFPOSX1_780/D (DFFPOSX1)           
                 2.15   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_95/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_780/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.15   data arrival time                   
---------------------------------------------------------------
                 0.45   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_782 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.21       1.10 v DFFPOSX1_720/Q (DFFPOSX1)           
      0.15       1.25 v BUFX2_306/Y (BUFX2)                 
      0.14       1.39 ^ INVX1_57/Y (INVX1)                  
      0.19       1.58 ^ BUFX2_121/Y (BUFX2)                 
      0.15       1.72 v NOR2X1_1101/Y (NOR2X1)              
      0.21       1.94 v BUFX2_427/Y (BUFX2)                 
      0.16       2.10 ^ NAND2X1_875/Y (NAND2X1)             
      0.05       2.15 v OAI21X1_2567/Y (OAI21X1)            
      0.00       2.15 v DFFPOSX1_782/D (DFFPOSX1)           
                 2.15   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_97/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_782/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.15   data arrival time                   
---------------------------------------------------------------
                 0.45   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_583 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.18       1.99 v BUFX2_57/Y (BUFX2)                  
      0.12       2.11 ^ NAND2X1_615/Y (NAND2X1)             
      0.07       2.18 v OAI21X1_2166/Y (OAI21X1)            
      0.06       2.24 ^ AOI21X1_707/Y (AOI21X1)             
      0.00       2.24 ^ DFFPOSX1_583/D (DFFPOSX1)           
                 2.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_583/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.19       2.69   library setup time                  
                 2.69   data required time                  
---------------------------------------------------------------
                 2.69   data required time                  
                -2.24   data arrival time                   
---------------------------------------------------------------
                 0.45   slack (MET)                         


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_578 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.22       1.58 ^ BUFX2_1184/Y (BUFX2)                
      0.13       1.70 v OAI21X1_2355/Y (OAI21X1)            
      0.19       1.89 ^ INVX1_932/Y (INVX1)                 
      0.12       2.01 v NOR2X1_971/Y (NOR2X1)               
      0.07       2.09 ^ AOI21X1_810/Y (AOI21X1)             
      0.05       2.14 v NOR2X1_1009/Y (NOR2X1)              
      0.00       2.14 v DFFPOSX1_578/D (DFFPOSX1)           
                 2.14   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_30/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_578/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.14   data arrival time                   
---------------------------------------------------------------
                 0.46   slack (MET)                         


Startpoint: DFFPOSX1_998 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_487 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_998/CLK (DFFPOSX1)         
      0.23       1.08 v DFFPOSX1_998/Q (DFFPOSX1)           
      0.18       1.27 v BUFX2_708/Y (BUFX2)                 
      0.18       1.45 ^ INVX1_6/Y (INVX1)                   
      0.23       1.68 ^ BUFX2_375/Y (BUFX2)                 
      0.14       1.81 v NOR2X1_901/Y (NOR2X1)               
      0.17       1.98 v BUFX2_60/Y (BUFX2)                  
      0.09       2.07 ^ OAI21X1_2396/Y (OAI21X1)            
      0.05       2.12 v AOI21X1_812/Y (AOI21X1)             
      0.00       2.12 v DFFPOSX1_487/D (DFFPOSX1)           
                 2.12   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_76/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_487/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.12   data arrival time                   
---------------------------------------------------------------
                 0.47   slack (MET)                         


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_559 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.22       1.58 ^ BUFX2_1184/Y (BUFX2)                
      0.20       1.77 v OAI21X1_2218/Y (OAI21X1)            
      0.13       1.90 ^ INVX1_873/Y (INVX1)                 
      0.10       2.00 v NOR2X1_912/Y (NOR2X1)               
      0.07       2.07 ^ AOI21X1_804/Y (AOI21X1)             
      0.05       2.12 v NOR2X1_993/Y (NOR2X1)               
      0.00       2.12 v DFFPOSX1_559/D (DFFPOSX1)           
                 2.12   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_11/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_559/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.12   data arrival time                   
---------------------------------------------------------------
                 0.48   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_431 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.13       1.95 v NOR2X1_1447/Y (NOR2X1)              
      0.09       2.05 ^ OAI21X1_4282/Y (OAI21X1)            
      0.07       2.11 v NOR2X1_1449/Y (NOR2X1)              
      0.00       2.11 v DFFPOSX1_431/D (DFFPOSX1)           
                 2.11   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_20/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_431/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.11   data arrival time                   
---------------------------------------------------------------
                 0.49   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_576 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.29       1.96 ^ BUFX2_1279/Y (BUFX2)                
      0.09       2.05 v NOR2X1_1008/Y (NOR2X1)              
      0.00       2.05 v DFFPOSX1_576/D (DFFPOSX1)           
                 2.05   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_576/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.05   data arrival time                   
---------------------------------------------------------------
                 0.55   slack (MET)                         


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_581 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.22       1.58 ^ BUFX2_1186/Y (BUFX2)                
      0.19       1.77 v OAI21X1_2374/Y (OAI21X1)            
      0.13       1.90 ^ NAND2X1_734/Y (NAND2X1)             
      0.05       1.95 v OAI21X1_2395/Y (OAI21X1)            
      0.10       2.05 v AND2X2_183/Y (AND2X2)               
      0.00       2.05 v DFFPOSX1_581/D (DFFPOSX1)           
                 2.05   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_581/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.05   data arrival time                   
---------------------------------------------------------------
                 0.55   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_565 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1281/Y (BUFX2)                
      0.09       2.05 v NOR2X1_998/Y (NOR2X1)               
      0.00       2.05 v DFFPOSX1_565/D (DFFPOSX1)           
                 2.05   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_17/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_565/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.05   data arrival time                   
---------------------------------------------------------------
                 0.55   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_580 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1281/Y (BUFX2)                
      0.09       2.05 v NOR2X1_1010/Y (NOR2X1)              
      0.00       2.05 v DFFPOSX1_580/D (DFFPOSX1)           
                 2.05   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_32/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_580/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.05   data arrival time                   
---------------------------------------------------------------
                 0.55   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_554 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1283/Y (BUFX2)                
      0.09       2.05 v NOR2X1_988/Y (NOR2X1)               
      0.00       2.05 v DFFPOSX1_554/D (DFFPOSX1)           
                 2.05   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_6/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_554/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.05   data arrival time                   
---------------------------------------------------------------
                 0.55   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_567 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1283/Y (BUFX2)                
      0.09       2.05 v NOR2X1_1000/Y (NOR2X1)              
      0.00       2.05 v DFFPOSX1_567/D (DFFPOSX1)           
                 2.05   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_19/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_567/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.05   data arrival time                   
---------------------------------------------------------------
                 0.55   slack (MET)                         


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_563 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.21       1.56 ^ BUFX2_1188/Y (BUFX2)                
      0.23       1.79 v OAI21X1_2251/Y (OAI21X1)            
      0.14       1.93 ^ NAND2X1_660/Y (NAND2X1)             
      0.05       1.98 v OAI21X1_2391/Y (OAI21X1)            
      0.10       2.08 v AND2X2_179/Y (AND2X2)               
      0.00       2.08 v DFFPOSX1_563/D (DFFPOSX1)           
                 2.08   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_15/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_563/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.08   data arrival time                   
---------------------------------------------------------------
                 0.55   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_430 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.08       1.90 v INVX1_1356/Y (INVX1)                
      0.09       1.99 ^ OAI21X1_4281/Y (OAI21X1)            
      0.05       2.04 v NOR2X1_1448/Y (NOR2X1)              
      0.00       2.04 v DFFPOSX1_430/D (DFFPOSX1)           
                 2.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_19/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_430/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.04   data arrival time                   
---------------------------------------------------------------
                 0.56   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_566 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.09       2.04 v NOR2X1_999/Y (NOR2X1)               
      0.00       2.04 v DFFPOSX1_566/D (DFFPOSX1)           
                 2.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_18/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_566/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.04   data arrival time                   
---------------------------------------------------------------
                 0.56   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_558 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1287/Y (BUFX2)                
      0.09       2.03 v NOR2X1_992/Y (NOR2X1)               
      0.00       2.03 v DFFPOSX1_558/D (DFFPOSX1)           
                 2.03   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_10/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_558/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.03   data arrival time                   
---------------------------------------------------------------
                 0.57   slack (MET)                         


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_577 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.30       1.16 v DFFPOSX1_724/Q (DFFPOSX1)           
      0.20       1.35 ^ NAND2X1_616/Y (NAND2X1)             
      0.22       1.57 ^ BUFX2_1183/Y (BUFX2)                
      0.18       1.76 v OAI21X1_2346/Y (OAI21X1)            
      0.12       1.88 ^ NAND2X1_722/Y (NAND2X1)             
      0.05       1.93 v OAI21X1_2393/Y (OAI21X1)            
      0.10       2.03 v AND2X2_181/Y (AND2X2)               
      0.00       2.03 v DFFPOSX1_577/D (DFFPOSX1)           
                 2.03   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_29/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_577/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.03   data arrival time                   
---------------------------------------------------------------
                 0.57   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_556 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.09       2.03 v NOR2X1_990/Y (NOR2X1)               
      0.00       2.03 v DFFPOSX1_556/D (DFFPOSX1)           
                 2.03   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_8/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_556/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.03   data arrival time                   
---------------------------------------------------------------
                 0.57   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_569 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1285/Y (BUFX2)                
      0.09       2.03 v NOR2X1_1002/Y (NOR2X1)              
      0.00       2.03 v DFFPOSX1_569/D (DFFPOSX1)           
                 2.03   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_21/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_569/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.03   data arrival time                   
---------------------------------------------------------------
                 0.57   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_557 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.09       2.03 v NOR2X1_991/Y (NOR2X1)               
      0.00       2.03 v DFFPOSX1_557/D (DFFPOSX1)           
                 2.03   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_9/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_557/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.03   data arrival time                   
---------------------------------------------------------------
                 0.57   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_570 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1286/Y (BUFX2)                
      0.09       2.03 v NOR2X1_1003/Y (NOR2X1)              
      0.00       2.03 v DFFPOSX1_570/D (DFFPOSX1)           
                 2.03   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_22/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_570/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.03   data arrival time                   
---------------------------------------------------------------
                 0.57   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_555 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1284/Y (BUFX2)                
      0.09       2.03 v NOR2X1_989/Y (NOR2X1)               
      0.00       2.03 v DFFPOSX1_555/D (DFFPOSX1)           
                 2.03   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_7/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_555/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.03   data arrival time                   
---------------------------------------------------------------
                 0.57   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_568 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.26       1.94 ^ BUFX2_1284/Y (BUFX2)                
      0.09       2.03 v NOR2X1_1001/Y (NOR2X1)              
      0.00       2.03 v DFFPOSX1_568/D (DFFPOSX1)           
                 2.03   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_20/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_568/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -2.03   data arrival time                   
---------------------------------------------------------------
                 0.57   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_562 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.29       1.96 ^ BUFX2_1279/Y (BUFX2)                
      0.09       2.05 v NOR2X1_996/Y (NOR2X1)               
      0.00       2.05 v DFFPOSX1_562/D (DFFPOSX1)           
                 2.05   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_14/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_562/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.05   data arrival time                   
---------------------------------------------------------------
                 0.58   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_560 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1277/Y (BUFX2)                
      0.09       2.05 v NOR2X1_994/Y (NOR2X1)               
      0.00       2.05 v DFFPOSX1_560/D (DFFPOSX1)           
                 2.05   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_560/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.05   data arrival time                   
---------------------------------------------------------------
                 0.59   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_573 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1277/Y (BUFX2)                
      0.09       2.05 v NOR2X1_1006/Y (NOR2X1)              
      0.00       2.05 v DFFPOSX1_573/D (DFFPOSX1)           
                 2.05   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_25/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_573/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.05   data arrival time                   
---------------------------------------------------------------
                 0.59   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_582 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.09       2.04 v NOR2X1_1011/Y (NOR2X1)              
      0.00       2.04 v DFFPOSX1_582/D (DFFPOSX1)           
                 2.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_34/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_582/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.04   data arrival time                   
---------------------------------------------------------------
                 0.59   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_561 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.09       2.04 v NOR2X1_995/Y (NOR2X1)               
      0.00       2.04 v DFFPOSX1_561/D (DFFPOSX1)           
                 2.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_13/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_561/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.04   data arrival time                   
---------------------------------------------------------------
                 0.59   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_574 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.09       2.04 v NOR2X1_1007/Y (NOR2X1)              
      0.00       2.04 v DFFPOSX1_574/D (DFFPOSX1)           
                 2.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_26/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_574/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.04   data arrival time                   
---------------------------------------------------------------
                 0.59   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_564 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1280/Y (BUFX2)                
      0.09       2.04 v NOR2X1_997/Y (NOR2X1)               
      0.00       2.04 v DFFPOSX1_564/D (DFFPOSX1)           
                 2.04   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_16/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_564/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.04   data arrival time                   
---------------------------------------------------------------
                 0.59   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_571 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1287/Y (BUFX2)                
      0.09       2.03 v NOR2X1_1004/Y (NOR2X1)              
      0.00       2.03 v DFFPOSX1_571/D (DFFPOSX1)           
                 2.03   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_23/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_571/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.03   data arrival time                   
---------------------------------------------------------------
                 0.60   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_572 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.27       1.94 ^ BUFX2_1288/Y (BUFX2)                
      0.09       2.03 v NOR2X1_1005/Y (NOR2X1)              
      0.00       2.03 v DFFPOSX1_572/D (DFFPOSX1)           
                 2.03   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_24/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_572/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.03   data arrival time                   
---------------------------------------------------------------
                 0.60   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_552 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1282/Y (BUFX2)                
      0.07       2.02 v AOI21X1_801/Y (AOI21X1)             
      0.00       2.02 v DFFPOSX1_552/D (DFFPOSX1)           
                 2.02   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_552/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.02   data arrival time                   
---------------------------------------------------------------
                 0.61   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.27       1.67 ^ INVX1_2/Y (INVX1)                   
      0.28       1.95 ^ BUFX2_1278/Y (BUFX2)                
      0.07       2.02 v NOR2X1_1439/Y (NOR2X1)              
      0.00       2.02 v DFFPOSX1_423/D (DFFPOSX1)           
                 2.02   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -2.02   data arrival time                   
---------------------------------------------------------------
                 0.61   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_887 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.15       1.04 ^ DFFPOSX1_720/Q (DFFPOSX1)           
      0.14       1.19 ^ BUFX2_306/Y (BUFX2)                 
      0.12       1.31 v INVX1_57/Y (INVX1)                  
      0.20       1.50 v BUFX2_121/Y (BUFX2)                 
      0.15       1.66 ^ NOR2X1_1101/Y (NOR2X1)              
      0.22       1.88 ^ BUFX2_430/Y (BUFX2)                 
      0.08       1.96 v NOR2X1_1526/Y (NOR2X1)              
      0.00       1.96 v DFFPOSX1_887/D (DFFPOSX1)           
                 1.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_65/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_887/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.96   data arrival time                   
---------------------------------------------------------------
                 0.64   slack (MET)                         


Startpoint: DFFPOSX1_723 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_579 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_723/CLK (DFFPOSX1)         
      0.24       1.13 v DFFPOSX1_723/Q (DFFPOSX1)           
      0.21       1.34 v BUFX2_254/Y (BUFX2)                 
      0.10       1.44 ^ NAND2X1_67/Y (NAND2X1)              
      0.07       1.51 v OAI21X1_128/Y (OAI21X1)             
      0.07       1.58 ^ INVX1_933/Y (INVX1)                 
      0.09       1.67 v OAI21X1_2360/Y (OAI21X1)            
      0.09       1.76 ^ NAND2X1_728/Y (NAND2X1)             
      0.05       1.82 v OAI21X1_2394/Y (OAI21X1)            
      0.10       1.91 v AND2X2_182/Y (AND2X2)               
      0.00       1.91 v DFFPOSX1_579/D (DFFPOSX1)           
                 1.91   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_31/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_579/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.91   data arrival time                   
---------------------------------------------------------------
                 0.68   slack (MET)                         


Startpoint: DFFPOSX1_720 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_881 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_720/CLK (DFFPOSX1)         
      0.15       1.04 ^ DFFPOSX1_720/Q (DFFPOSX1)           
      0.14       1.19 ^ BUFX2_306/Y (BUFX2)                 
      0.12       1.31 v INVX1_57/Y (INVX1)                  
      0.20       1.50 v BUFX2_121/Y (BUFX2)                 
      0.15       1.66 ^ NOR2X1_1101/Y (NOR2X1)              
      0.21       1.87 ^ BUFX2_427/Y (BUFX2)                 
      0.08       1.95 v NOR2X1_1103/Y (NOR2X1)              
      0.00       1.95 v DFFPOSX1_881/D (DFFPOSX1)           
                 1.95   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_59/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_881/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.95   data arrival time                   
---------------------------------------------------------------
                 0.69   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_429 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.13       1.74 v AND2X2_272/Y (AND2X2)               
      0.08       1.82 ^ NAND2X1_1422/Y (NAND2X1)            
      0.08       1.90 v INVX1_1356/Y (INVX1)                
      0.05       1.96 ^ NOR2X1_1446/Y (NOR2X1)              
      0.00       1.96 ^ DFFPOSX1_429/D (DFFPOSX1)           
                 1.96   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_18/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_429/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.19       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -1.96   data arrival time                   
---------------------------------------------------------------
                 0.70   slack (MET)                         


Startpoint: DFFPOSX1_723 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_575 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_723/CLK (DFFPOSX1)         
      0.24       1.13 v DFFPOSX1_723/Q (DFFPOSX1)           
      0.22       1.35 v BUFX2_253/Y (BUFX2)                 
      0.10       1.45 ^ NAND2X1_60/Y (NAND2X1)              
      0.07       1.52 v OAI21X1_109/Y (OAI21X1)             
      0.07       1.59 ^ INVX1_916/Y (INVX1)                 
      0.09       1.68 v OAI21X1_2332/Y (OAI21X1)            
      0.09       1.77 ^ NAND2X1_710/Y (NAND2X1)             
      0.05       1.83 v OAI21X1_2392/Y (OAI21X1)            
      0.10       1.92 v AND2X2_180/Y (AND2X2)               
      0.00       1.92 v DFFPOSX1_575/D (DFFPOSX1)           
                 1.92   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_27/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_575/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.92   data arrival time                   
---------------------------------------------------------------
                 0.71   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_966 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_705/Y (BUFX2)                 
      0.14       1.80 ^ MUX2X1_1/Y (MUX2X1)                 
      0.09       1.89 v INVX1_38/Y (INVX1)                  
      0.00       1.89 v DFFPOSX1_966/D (DFFPOSX1)           
                 1.89   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_7/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_966/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.89   data arrival time                   
---------------------------------------------------------------
                 0.71   slack (MET)                         


Startpoint: DFFPOSX1_1000 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_723 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_41/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1000/CLK (DFFPOSX1)        
      0.22       1.08 v DFFPOSX1_1000/Q (DFFPOSX1)          
      0.17       1.24 v BUFX2_1120/Y (BUFX2)                
      0.37       1.62 ^ INVX1_41/Y (INVX1)                  
      0.15       1.77 v NOR2X1_261/Y (NOR2X1)               
      0.08       1.85 ^ NOR2X1_1523/Y (NOR2X1)              
      0.05       1.90 v NOR2X1_1524/Y (NOR2X1)              
      0.00       1.90 v DFFPOSX1_723/D (DFFPOSX1)           
                 1.90   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_723/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.90   data arrival time                   
---------------------------------------------------------------
                 0.74   slack (MET)                         


Startpoint: DFFPOSX1_765 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_875 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_80/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_765/CLK (DFFPOSX1)         
      0.33       1.21 ^ DFFPOSX1_765/Q (DFFPOSX1)           
      0.38       1.59 v NOR2X1_21/Y (NOR2X1)                
      0.23       1.82 ^ NAND2X1_9/Y (NAND2X1)               
      0.00       1.82 ^ DFFPOSX1_875/D (DFFPOSX1)           
                 1.82   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_53/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_875/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.25       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.82   data arrival time                   
---------------------------------------------------------------
                 0.78   slack (MET)                         


Startpoint: DFFPOSX1_723 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_553 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_38/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_723/CLK (DFFPOSX1)         
      0.24       1.13 v DFFPOSX1_723/Q (DFFPOSX1)           
      0.22       1.35 v BUFX2_252/Y (BUFX2)                 
      0.10       1.45 ^ NAND2X1_77/Y (NAND2X1)              
      0.08       1.53 v OAI21X1_154/Y (OAI21X1)             
      0.23       1.76 ^ MUX2X1_203/Y (MUX2X1)               
      0.08       1.84 v AOI21X1_802/Y (AOI21X1)             
      0.00       1.84 v DFFPOSX1_553/D (DFFPOSX1)           
                 1.84   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_5/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_553/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.84   data arrival time                   
---------------------------------------------------------------
                 0.79   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_964 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_703/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_20/Y (NAND2X1)              
      0.13       1.83 ^ OAI21X1_18/Y (OAI21X1)              
      0.00       1.83 ^ DFFPOSX1_964/D (DFFPOSX1)           
                 1.83   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_5/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_964/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.24       2.65   library setup time                  
                 2.65   data required time                  
---------------------------------------------------------------
                 2.65   data required time                  
                -1.83   data arrival time                   
---------------------------------------------------------------
                 0.82   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_428 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.15       1.61 v AND2X2_271/Y (AND2X2)               
      0.08       1.69 ^ OAI21X1_4279/Y (OAI21X1)            
      0.07       1.76 v NOR2X1_1445/Y (NOR2X1)              
      0.00       1.76 v DFFPOSX1_428/D (DFFPOSX1)           
                 1.76   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_17/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_428/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.76   data arrival time                   
---------------------------------------------------------------
                 0.84   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_974 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_705/Y (BUFX2)                 
      0.05       1.71 v NAND2X1_31/Y (NAND2X1)              
      0.10       1.81 ^ OAI21X1_32/Y (OAI21X1)              
      0.00       1.81 ^ DFFPOSX1_974/D (DFFPOSX1)           
                 1.81   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_15/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_974/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.23       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -1.81   data arrival time                   
---------------------------------------------------------------
                 0.85   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_968 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.23       1.66 ^ BUFX2_704/Y (BUFX2)                 
      0.05       1.71 v NAND2X1_854/Y (NAND2X1)             
      0.08       1.79 ^ OAI21X1_2551/Y (OAI21X1)            
      0.00       1.79 ^ DFFPOSX1_968/D (DFFPOSX1)           
                 1.79   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_9/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_968/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -1.79   data arrival time                   
---------------------------------------------------------------
                 0.85   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_987 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.23       1.66 ^ BUFX2_704/Y (BUFX2)                 
      0.05       1.71 v NAND2X1_807/Y (NAND2X1)             
      0.08       1.79 ^ OAI21X1_2448/Y (OAI21X1)            
      0.00       1.79 ^ DFFPOSX1_987/D (DFFPOSX1)           
                 1.79   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_987/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -1.79   data arrival time                   
---------------------------------------------------------------
                 0.85   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_978 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_705/Y (BUFX2)                 
      0.05       1.71 v NAND2X1_835/Y (NAND2X1)             
      0.08       1.79 ^ OAI21X1_2487/Y (OAI21X1)            
      0.00       1.79 ^ DFFPOSX1_978/D (DFFPOSX1)           
                 1.79   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_19/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_978/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -1.79   data arrival time                   
---------------------------------------------------------------
                 0.85   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_988 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_705/Y (BUFX2)                 
      0.05       1.71 v NAND2X1_819/Y (NAND2X1)             
      0.08       1.79 ^ OAI21X1_2460/Y (OAI21X1)            
      0.00       1.79 ^ DFFPOSX1_988/D (DFFPOSX1)           
                 1.79   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_29/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_988/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -1.79   data arrival time                   
---------------------------------------------------------------
                 0.85   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_962 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_706/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_22/Y (NAND2X1)              
      0.10       1.81 ^ OAI21X1_20/Y (OAI21X1)              
      0.00       1.81 ^ DFFPOSX1_962/D (DFFPOSX1)           
                 1.81   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_3/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_962/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.23       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -1.81   data arrival time                   
---------------------------------------------------------------
                 0.85   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_972 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_701/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_29/Y (NAND2X1)              
      0.10       1.81 ^ OAI21X1_30/Y (OAI21X1)              
      0.00       1.81 ^ DFFPOSX1_972/D (DFFPOSX1)           
                 1.81   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_13/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_972/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.23       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -1.81   data arrival time                   
---------------------------------------------------------------
                 0.86   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_973 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_703/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_30/Y (NAND2X1)              
      0.10       1.80 ^ OAI21X1_31/Y (OAI21X1)              
      0.00       1.80 ^ DFFPOSX1_973/D (DFFPOSX1)           
                 1.80   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_14/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_973/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.23       2.66   library setup time                  
                 2.66   data required time                  
---------------------------------------------------------------
                 2.66   data required time                  
                -1.80   data arrival time                   
---------------------------------------------------------------
                 0.86   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_969 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_706/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_856/Y (NAND2X1)             
      0.08       1.78 ^ OAI21X1_2553/Y (OAI21X1)            
      0.00       1.78 ^ DFFPOSX1_969/D (DFFPOSX1)           
                 1.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_10/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_969/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -1.78   data arrival time                   
---------------------------------------------------------------
                 0.86   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_980 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_706/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_827/Y (NAND2X1)             
      0.08       1.78 ^ OAI21X1_2479/Y (OAI21X1)            
      0.00       1.78 ^ DFFPOSX1_980/D (DFFPOSX1)           
                 1.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_21/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_980/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -1.78   data arrival time                   
---------------------------------------------------------------
                 0.86   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_990 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_702/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_805/Y (NAND2X1)             
      0.08       1.78 ^ OAI21X1_2446/Y (OAI21X1)            
      0.00       1.78 ^ DFFPOSX1_990/D (DFFPOSX1)           
                 1.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_31/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_990/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -1.78   data arrival time                   
---------------------------------------------------------------
                 0.86   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_991 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_702/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_823/Y (NAND2X1)             
      0.08       1.78 ^ OAI21X1_2464/Y (OAI21X1)            
      0.00       1.78 ^ DFFPOSX1_991/D (DFFPOSX1)           
                 1.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_32/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_991/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -1.78   data arrival time                   
---------------------------------------------------------------
                 0.86   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_970 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_701/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_858/Y (NAND2X1)             
      0.08       1.78 ^ OAI21X1_2555/Y (OAI21X1)            
      0.00       1.78 ^ DFFPOSX1_970/D (DFFPOSX1)           
                 1.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_11/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_970/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -1.78   data arrival time                   
---------------------------------------------------------------
                 0.86   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_977 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_703/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_833/Y (NAND2X1)             
      0.08       1.78 ^ OAI21X1_2485/Y (OAI21X1)            
      0.00       1.78 ^ DFFPOSX1_977/D (DFFPOSX1)           
                 1.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_18/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_977/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -1.78   data arrival time                   
---------------------------------------------------------------
                 0.86   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_979 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.21       1.64 ^ BUFX2_707/Y (BUFX2)                 
      0.05       1.69 v NAND2X1_803/Y (NAND2X1)             
      0.08       1.77 ^ OAI21X1_2444/Y (OAI21X1)            
      0.00       1.77 ^ DFFPOSX1_979/D (DFFPOSX1)           
                 1.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_20/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_979/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -1.77   data arrival time                   
---------------------------------------------------------------
                 0.87   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_989 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.21       1.64 ^ BUFX2_707/Y (BUFX2)                 
      0.05       1.69 v NAND2X1_821/Y (NAND2X1)             
      0.08       1.77 ^ OAI21X1_2462/Y (OAI21X1)            
      0.00       1.77 ^ DFFPOSX1_989/D (DFFPOSX1)           
                 1.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_30/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_989/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.21       2.64   library setup time                  
                 2.64   data required time                  
---------------------------------------------------------------
                 2.64   data required time                  
                -1.77   data arrival time                   
---------------------------------------------------------------
                 0.87   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_984 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.23       1.66 ^ BUFX2_704/Y (BUFX2)                 
      0.05       1.71 v NAND2X1_825/Y (NAND2X1)             
      0.08       1.79 ^ OAI21X1_2477/Y (OAI21X1)            
      0.00       1.79 ^ DFFPOSX1_984/D (DFFPOSX1)           
                 1.79   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_25/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_984/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.67   library setup time                  
                 2.67   data required time                  
---------------------------------------------------------------
                 2.67   data required time                  
                -1.79   data arrival time                   
---------------------------------------------------------------
                 0.89   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_986 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_706/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_809/Y (NAND2X1)             
      0.08       1.78 ^ OAI21X1_2450/Y (OAI21X1)            
      0.00       1.78 ^ DFFPOSX1_986/D (DFFPOSX1)           
                 1.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_27/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_986/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.68   library setup time                  
                 2.68   data required time                  
---------------------------------------------------------------
                 2.68   data required time                  
                -1.78   data arrival time                   
---------------------------------------------------------------
                 0.89   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_961 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_702/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_838/Y (NAND2X1)             
      0.08       1.78 ^ OAI21X1_2490/Y (OAI21X1)            
      0.00       1.78 ^ DFFPOSX1_961/D (DFFPOSX1)           
                 1.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_2/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_961/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.67   library setup time                  
                 2.67   data required time                  
---------------------------------------------------------------
                 2.67   data required time                  
                -1.78   data arrival time                   
---------------------------------------------------------------
                 0.89   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_975 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_701/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_829/Y (NAND2X1)             
      0.08       1.78 ^ OAI21X1_2481/Y (OAI21X1)            
      0.00       1.78 ^ DFFPOSX1_975/D (DFFPOSX1)           
                 1.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_16/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_975/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.67   library setup time                  
                 2.67   data required time                  
---------------------------------------------------------------
                 2.67   data required time                  
                -1.78   data arrival time                   
---------------------------------------------------------------
                 0.90   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_983 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_701/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_815/Y (NAND2X1)             
      0.08       1.78 ^ OAI21X1_2456/Y (OAI21X1)            
      0.00       1.78 ^ DFFPOSX1_983/D (DFFPOSX1)           
                 1.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_24/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_983/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.67   library setup time                  
                 2.67   data required time                  
---------------------------------------------------------------
                 2.67   data required time                  
                -1.78   data arrival time                   
---------------------------------------------------------------
                 0.90   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_971 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_703/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_860/Y (NAND2X1)             
      0.08       1.78 ^ OAI21X1_2557/Y (OAI21X1)            
      0.00       1.78 ^ DFFPOSX1_971/D (DFFPOSX1)           
                 1.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_971/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.67   library setup time                  
                 2.67   data required time                  
---------------------------------------------------------------
                 2.67   data required time                  
                -1.78   data arrival time                   
---------------------------------------------------------------
                 0.90   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_985 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.22       1.65 ^ BUFX2_703/Y (BUFX2)                 
      0.05       1.70 v NAND2X1_817/Y (NAND2X1)             
      0.08       1.78 ^ OAI21X1_2458/Y (OAI21X1)            
      0.00       1.78 ^ DFFPOSX1_985/D (DFFPOSX1)           
                 1.78   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_26/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_985/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.67   library setup time                  
                 2.67   data required time                  
---------------------------------------------------------------
                 2.67   data required time                  
                -1.78   data arrival time                   
---------------------------------------------------------------
                 0.90   slack (MET)                         


Startpoint: mem_ready (input port clocked by clk)
Endpoint: DFFPOSX1_960 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v mem_ready (in)                      
      0.43       1.43 ^ NAND2X1_2/Y (NAND2X1)               
      0.21       1.64 ^ BUFX2_707/Y (BUFX2)                 
      0.05       1.69 v NAND2X1_837/Y (NAND2X1)             
      0.08       1.77 ^ OAI21X1_2489/Y (OAI21X1)            
      0.00       1.77 ^ DFFPOSX1_960/D (DFFPOSX1)           
                 1.77   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_1/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_960/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.21       2.67   library setup time                  
                 2.67   data required time                  
---------------------------------------------------------------
                 2.67   data required time                  
                -1.77   data arrival time                   
---------------------------------------------------------------
                 0.90   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_427 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.11       1.46 v NOR2X1_1442/Y (NOR2X1)              
      0.09       1.55 ^ OAI21X1_4278/Y (OAI21X1)            
      0.07       1.62 v NOR2X1_1444/Y (NOR2X1)              
      0.00       1.62 v DFFPOSX1_427/D (DFFPOSX1)           
                 1.62   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_16/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_427/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.62   data arrival time                   
---------------------------------------------------------------
                 1.01   slack (MET)                         


Startpoint: DFFPOSX1_724 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_551 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_39/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_724/CLK (DFFPOSX1)         
      0.24       1.10 ^ DFFPOSX1_724/Q (DFFPOSX1)           
      0.13       1.23 v INVX1_856/Y (INVX1)                 
      0.19       1.41 v BUFX2_1041/Y (BUFX2)                
      0.13       1.54 ^ OAI21X1_2167/Y (OAI21X1)            
      0.06       1.60 v AOI21X1_800/Y (AOI21X1)             
      0.00       1.60 v DFFPOSX1_551/D (DFFPOSX1)           
                 1.60   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_3/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_551/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.60   data arrival time                   
---------------------------------------------------------------
                 1.03   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_425 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.40       1.40 v BUFX2_838/Y (BUFX2)                 
      0.11       1.51 ^ OAI21X1_4276/Y (OAI21X1)            
      0.07       1.57 v NOR2X1_1441/Y (NOR2X1)              
      0.00       1.57 v DFFPOSX1_425/D (DFFPOSX1)           
                 1.57   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_14/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_425/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.57   data arrival time                   
---------------------------------------------------------------
                 1.06   slack (MET)                         


Startpoint: DFFPOSX1_423 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_426 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_423/CLK (DFFPOSX1)         
      0.24       1.12 v DFFPOSX1_423/Q (DFFPOSX1)           
      0.14       1.27 v AND2X2_270/Y (AND2X2)               
      0.08       1.35 ^ NAND2X1_1421/Y (NAND2X1)            
      0.08       1.43 v INVX1_1354/Y (INVX1)                
      0.09       1.52 ^ OAI21X1_4277/Y (OAI21X1)            
      0.05       1.57 v NOR2X1_1443/Y (NOR2X1)              
      0.00       1.57 v DFFPOSX1_426/D (DFFPOSX1)           
                 1.57   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_15/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_426/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.57   data arrival time                   
---------------------------------------------------------------
                 1.06   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_422 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.39       1.39 v BUFX2_844/Y (BUFX2)                 
      0.13       1.52 v AND2X2_287/Y (AND2X2)               
      0.00       1.52 v DFFPOSX1_422/D (DFFPOSX1)           
                 1.52   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_11/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_422/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.52   data arrival time                   
---------------------------------------------------------------
                 1.07   slack (MET)                         


Startpoint: resetn (input port clocked by clk)
Endpoint: DFFPOSX1_424 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock network delay (propagated)    
      1.00       1.00 v input external delay                
      0.00       1.00 v resetn (in)                         
      0.39       1.39 v BUFX2_849/Y (BUFX2)                 
      0.10       1.49 ^ OAI21X1_4275/Y (OAI21X1)            
      0.07       1.56 v NOR2X1_1440/Y (NOR2X1)              
      0.00       1.56 v DFFPOSX1_424/D (DFFPOSX1)           
                 1.56   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_13/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_424/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.56   data arrival time                   
---------------------------------------------------------------
                 1.07   slack (MET)                         


Startpoint: DFFPOSX1_778 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_884 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_93/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_778/CLK (DFFPOSX1)         
      0.20       1.09 v DFFPOSX1_778/Q (DFFPOSX1)           
      0.11       1.20 ^ NOR2X1_19/Y (NOR2X1)                
      0.04       1.24 v NAND2X1_18/Y (NAND2X1)              
      0.00       1.24 v DFFPOSX1_884/D (DFFPOSX1)           
                 1.24   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_62/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_884/CLK (DFFPOSX1)         
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.24   data arrival time                   
---------------------------------------------------------------
                 1.35   slack (MET)                         


Startpoint: DFFPOSX1_1123 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1123 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_27/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_1123/CLK (DFFPOSX1)        
      0.22       1.11 v DFFPOSX1_1123/Q (DFFPOSX1)          
      0.09       1.20 v BUFX2_1366/Y (BUFX2)                
      0.00       1.20 v DFFPOSX1_1123/D (DFFPOSX1)          
                 1.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_27/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1123/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.20   data arrival time                   
---------------------------------------------------------------
                 1.43   slack (MET)                         


Startpoint: DFFPOSX1_1124 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1124 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1124/CLK (DFFPOSX1)        
      0.22       1.07 v DFFPOSX1_1124/Q (DFFPOSX1)          
      0.09       1.17 v BUFX2_1367/Y (BUFX2)                
      0.00       1.17 v DFFPOSX1_1124/D (DFFPOSX1)          
                 1.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_28/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1124/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.17   data arrival time                   
---------------------------------------------------------------
                 1.43   slack (MET)                         


Startpoint: DFFPOSX1_1122 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1122 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_26/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_1122/CLK (DFFPOSX1)        
      0.22       1.10 v DFFPOSX1_1122/Q (DFFPOSX1)          
      0.09       1.20 v BUFX2_1365/Y (BUFX2)                
      0.00       1.20 v DFFPOSX1_1122/D (DFFPOSX1)          
                 1.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_26/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1122/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.20   data arrival time                   
---------------------------------------------------------------
                 1.43   slack (MET)                         


Startpoint: DFFPOSX1_1119 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1119 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_23/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_1119/CLK (DFFPOSX1)        
      0.22       1.10 v DFFPOSX1_1119/Q (DFFPOSX1)          
      0.09       1.20 v BUFX2_1362/Y (BUFX2)                
      0.00       1.20 v DFFPOSX1_1119/D (DFFPOSX1)          
                 1.20   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_23/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1119/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.20   data arrival time                   
---------------------------------------------------------------
                 1.43   slack (MET)                         


Startpoint: DFFPOSX1_1113 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1113 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_17/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1113/CLK (DFFPOSX1)        
      0.22       1.07 v DFFPOSX1_1113/Q (DFFPOSX1)          
      0.09       1.16 v BUFX2_1356/Y (BUFX2)                
      0.00       1.16 v DFFPOSX1_1113/D (DFFPOSX1)          
                 1.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_17/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1113/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.16   data arrival time                   
---------------------------------------------------------------
                 1.43   slack (MET)                         


Startpoint: DFFPOSX1_1115 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1115 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_19/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1115/CLK (DFFPOSX1)        
      0.22       1.07 v DFFPOSX1_1115/Q (DFFPOSX1)          
      0.09       1.16 v BUFX2_1358/Y (BUFX2)                
      0.00       1.16 v DFFPOSX1_1115/D (DFFPOSX1)          
                 1.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_19/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1115/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.16   data arrival time                   
---------------------------------------------------------------
                 1.43   slack (MET)                         


Startpoint: DFFPOSX1_1126 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1126 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_30/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1126/CLK (DFFPOSX1)        
      0.22       1.07 v DFFPOSX1_1126/Q (DFFPOSX1)          
      0.09       1.16 v BUFX2_1369/Y (BUFX2)                
      0.00       1.16 v DFFPOSX1_1126/D (DFFPOSX1)          
                 1.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_30/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1126/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.16   data arrival time                   
---------------------------------------------------------------
                 1.43   slack (MET)                         


Startpoint: DFFPOSX1_1106 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1106 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_10/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1106/CLK (DFFPOSX1)        
      0.22       1.07 v DFFPOSX1_1106/Q (DFFPOSX1)          
      0.09       1.16 v BUFX2_1349/Y (BUFX2)                
      0.00       1.16 v DFFPOSX1_1106/D (DFFPOSX1)          
                 1.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_10/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1106/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.16   data arrival time                   
---------------------------------------------------------------
                 1.43   slack (MET)                         


Startpoint: DFFPOSX1_1107 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1107 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_11/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1107/CLK (DFFPOSX1)        
      0.22       1.07 v DFFPOSX1_1107/Q (DFFPOSX1)          
      0.09       1.16 v BUFX2_1350/Y (BUFX2)                
      0.00       1.16 v DFFPOSX1_1107/D (DFFPOSX1)          
                 1.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_11/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1107/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.16   data arrival time                   
---------------------------------------------------------------
                 1.43   slack (MET)                         


Startpoint: DFFPOSX1_1101 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1101 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_5/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_1101/CLK (DFFPOSX1)        
      0.21       1.10 v DFFPOSX1_1101/Q (DFFPOSX1)          
      0.09       1.19 v BUFX2_1344/Y (BUFX2)                
      0.00       1.19 v DFFPOSX1_1101/D (DFFPOSX1)          
                 1.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_5/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1101/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.19   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1108 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1108 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_1108/CLK (DFFPOSX1)        
      0.21       1.10 v DFFPOSX1_1108/Q (DFFPOSX1)          
      0.09       1.19 v BUFX2_1351/Y (BUFX2)                
      0.00       1.19 v DFFPOSX1_1108/D (DFFPOSX1)          
                 1.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_12/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1108/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.19   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1110 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1110 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_14/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_1110/CLK (DFFPOSX1)        
      0.21       1.10 v DFFPOSX1_1110/Q (DFFPOSX1)          
      0.09       1.19 v BUFX2_1353/Y (BUFX2)                
      0.00       1.19 v DFFPOSX1_1110/D (DFFPOSX1)          
                 1.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_14/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1110/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.19   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1102 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1102 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_6/Y (CLKBUF1)               
      0.00       0.85 ^ DFFPOSX1_1102/CLK (DFFPOSX1)        
      0.21       1.07 v DFFPOSX1_1102/Q (DFFPOSX1)          
      0.09       1.16 v BUFX2_1345/Y (BUFX2)                
      0.00       1.16 v DFFPOSX1_1102/D (DFFPOSX1)          
                 1.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_12/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_6/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1102/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.16   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1103 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1103 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_7/Y (CLKBUF1)               
      0.00       0.85 ^ DFFPOSX1_1103/CLK (DFFPOSX1)        
      0.21       1.07 v DFFPOSX1_1103/Q (DFFPOSX1)          
      0.09       1.16 v BUFX2_1346/Y (BUFX2)                
      0.00       1.16 v DFFPOSX1_1103/D (DFFPOSX1)          
                 1.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_7/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1103/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.16   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1104 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1104 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_8/Y (CLKBUF1)               
      0.00       0.85 ^ DFFPOSX1_1104/CLK (DFFPOSX1)        
      0.21       1.07 v DFFPOSX1_1104/Q (DFFPOSX1)          
      0.09       1.16 v BUFX2_1347/Y (BUFX2)                
      0.00       1.16 v DFFPOSX1_1104/D (DFFPOSX1)          
                 1.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_14/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_8/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1104/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.16   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1105 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1105 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_9/Y (CLKBUF1)               
      0.00       0.85 ^ DFFPOSX1_1105/CLK (DFFPOSX1)        
      0.21       1.07 v DFFPOSX1_1105/Q (DFFPOSX1)          
      0.09       1.16 v BUFX2_1348/Y (BUFX2)                
      0.00       1.16 v DFFPOSX1_1105/D (DFFPOSX1)          
                 1.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_9/Y (CLKBUF1)               
      0.00       2.85 ^ DFFPOSX1_1105/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.16   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1116 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1116 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_20/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1116/CLK (DFFPOSX1)        
      0.21       1.07 v DFFPOSX1_1116/Q (DFFPOSX1)          
      0.09       1.16 v BUFX2_1359/Y (BUFX2)                
      0.00       1.16 v DFFPOSX1_1116/D (DFFPOSX1)          
                 1.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_20/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1116/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.16   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1111 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1111 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_15/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_1111/CLK (DFFPOSX1)        
      0.21       1.10 v DFFPOSX1_1111/Q (DFFPOSX1)          
      0.09       1.19 v BUFX2_1354/Y (BUFX2)                
      0.00       1.19 v DFFPOSX1_1111/D (DFFPOSX1)          
                 1.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_15/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1111/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.19   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1112 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1112 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_16/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_1112/CLK (DFFPOSX1)        
      0.21       1.10 v DFFPOSX1_1112/Q (DFFPOSX1)          
      0.09       1.19 v BUFX2_1355/Y (BUFX2)                
      0.00       1.19 v DFFPOSX1_1112/D (DFFPOSX1)          
                 1.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_16/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1112/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.19   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1130 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1130 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_34/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_1130/CLK (DFFPOSX1)        
      0.21       1.10 v DFFPOSX1_1130/Q (DFFPOSX1)          
      0.09       1.19 v BUFX2_1373/Y (BUFX2)                
      0.00       1.19 v DFFPOSX1_1130/D (DFFPOSX1)          
                 1.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_7/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_34/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1130/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.19   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1118 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1118 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_22/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1118/CLK (DFFPOSX1)        
      0.21       1.07 v DFFPOSX1_1118/Q (DFFPOSX1)          
      0.09       1.16 v BUFX2_1361/Y (BUFX2)                
      0.00       1.16 v DFFPOSX1_1118/D (DFFPOSX1)          
                 1.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_22/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1118/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.16   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1127 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1127 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_31/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1127/CLK (DFFPOSX1)        
      0.21       1.07 v DFFPOSX1_1127/Q (DFFPOSX1)          
      0.09       1.16 v BUFX2_1370/Y (BUFX2)                
      0.00       1.16 v DFFPOSX1_1127/D (DFFPOSX1)          
                 1.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_15/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_31/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1127/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.16   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1128 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1128 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_32/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1128/CLK (DFFPOSX1)        
      0.21       1.07 v DFFPOSX1_1128/Q (DFFPOSX1)          
      0.09       1.16 v BUFX2_1371/Y (BUFX2)                
      0.00       1.16 v DFFPOSX1_1128/D (DFFPOSX1)          
                 1.16   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_32/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1128/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.16   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1120 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1120 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_24/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_1120/CLK (DFFPOSX1)        
      0.21       1.10 v DFFPOSX1_1120/Q (DFFPOSX1)          
      0.09       1.19 v BUFX2_1363/Y (BUFX2)                
      0.00       1.19 v DFFPOSX1_1120/D (DFFPOSX1)          
                 1.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_24/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1120/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.19   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1121 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1121 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_25/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_1121/CLK (DFFPOSX1)        
      0.21       1.10 v DFFPOSX1_1121/Q (DFFPOSX1)          
      0.09       1.19 v BUFX2_1364/Y (BUFX2)                
      0.00       1.19 v DFFPOSX1_1121/D (DFFPOSX1)          
                 1.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_9/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_25/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1121/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.19   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1114 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1114 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_18/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1114/CLK (DFFPOSX1)        
      0.21       1.06 v DFFPOSX1_1114/Q (DFFPOSX1)          
      0.09       1.15 v BUFX2_1357/Y (BUFX2)                
      0.00       1.15 v DFFPOSX1_1114/D (DFFPOSX1)          
                 1.15   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_18/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1114/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.15   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1129 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1129 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1129/CLK (DFFPOSX1)        
      0.21       1.06 v DFFPOSX1_1129/Q (DFFPOSX1)          
      0.09       1.15 v BUFX2_1372/Y (BUFX2)                
      0.00       1.15 v DFFPOSX1_1129/D (DFFPOSX1)          
                 1.15   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_33/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1129/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.15   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_784 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_882 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_17/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_99/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_784/CLK (DFFPOSX1)         
      0.21       1.06 v DFFPOSX1_784/Q (DFFPOSX1)           
      0.09       1.15 ^ NOR2X1_22/Y (NOR2X1)                
      0.04       1.19 v NAND2X1_17/Y (NAND2X1)              
      0.00       1.19 v DFFPOSX1_882/D (DFFPOSX1)           
                 1.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_11/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_60/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_882/CLK (DFFPOSX1)         
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.19   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1100 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1100 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       0.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       0.89 ^ DFFPOSX1_1100/CLK (DFFPOSX1)        
      0.21       1.10 v DFFPOSX1_1100/Q (DFFPOSX1)          
      0.09       1.19 v BUFX2_1343/Y (BUFX2)                
      0.00       1.19 v DFFPOSX1_1100/D (DFFPOSX1)          
                 1.19   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_10/Y (BUFX2)                  
      0.31       2.89 ^ CLKBUF1_4/Y (CLKBUF1)               
      0.00       2.89 ^ DFFPOSX1_1100/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.19   data arrival time                   
---------------------------------------------------------------
                 1.44   slack (MET)                         


Startpoint: DFFPOSX1_1109 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1109 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_13/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_1109/CLK (DFFPOSX1)        
      0.19       1.08 v DFFPOSX1_1109/Q (DFFPOSX1)          
      0.09       1.17 v BUFX2_1352/Y (BUFX2)                
      0.00       1.17 v DFFPOSX1_1109/D (DFFPOSX1)          
                 1.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_13/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1109/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.17   data arrival time                   
---------------------------------------------------------------
                 1.46   slack (MET)                         


Startpoint: DFFPOSX1_1131 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1131 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.58       0.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       0.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       0.89 ^ DFFPOSX1_1131/CLK (DFFPOSX1)        
      0.19       1.08 v DFFPOSX1_1131/Q (DFFPOSX1)          
      0.09       1.17 v BUFX2_1374/Y (BUFX2)                
      0.00       1.17 v DFFPOSX1_1131/D (DFFPOSX1)          
                 1.17   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.58       2.58 ^ BUFX2_8/Y (BUFX2)                   
      0.31       2.89 ^ CLKBUF1_35/Y (CLKBUF1)              
      0.00       2.89 ^ DFFPOSX1_1131/CLK (DFFPOSX1)        
      0.00       2.89   clock reconvergence pessimism       
     -0.26       2.63   library setup time                  
                 2.63   data required time                  
---------------------------------------------------------------
                 2.63   data required time                  
                -1.17   data arrival time                   
---------------------------------------------------------------
                 1.46   slack (MET)                         


Startpoint: DFFPOSX1_1117 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1117 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_21/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1117/CLK (DFFPOSX1)        
      0.19       1.05 v DFFPOSX1_1117/Q (DFFPOSX1)          
      0.09       1.13 v BUFX2_1360/Y (BUFX2)                
      0.00       1.13 v DFFPOSX1_1117/D (DFFPOSX1)          
                 1.13   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_16/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_21/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1117/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.13   data arrival time                   
---------------------------------------------------------------
                 1.46   slack (MET)                         


Startpoint: DFFPOSX1_1125 (rising edge-triggered flip-flop clocked by clk)
Endpoint: DFFPOSX1_1125 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

     Delay       Time   Description
---------------------------------------------------------------
      0.00       0.00   clock clk (rise edge)               
      0.00       0.00   clock source latency                
      0.00       0.00 ^ clk (in)                            
      0.54       0.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       0.85 ^ CLKBUF1_29/Y (CLKBUF1)              
      0.00       0.85 ^ DFFPOSX1_1125/CLK (DFFPOSX1)        
      0.19       1.05 v DFFPOSX1_1125/Q (DFFPOSX1)          
      0.09       1.13 v BUFX2_1368/Y (BUFX2)                
      0.00       1.13 v DFFPOSX1_1125/D (DFFPOSX1)          
                 1.13   data arrival time                   

      2.00       2.00   clock clk (rise edge)               
      0.00       2.00   clock source latency                
      0.00       2.00 ^ clk (in)                            
      0.54       2.54 ^ BUFX2_13/Y (BUFX2)                  
      0.31       2.85 ^ CLKBUF1_29/Y (CLKBUF1)              
      0.00       2.85 ^ DFFPOSX1_1125/CLK (DFFPOSX1)        
      0.00       2.85   clock reconvergence pessimism       
     -0.26       2.60   library setup time                  
                 2.60   data required time                  
---------------------------------------------------------------
                 2.60   data required time                  
                -1.13   data arrival time                   
---------------------------------------------------------------
                 1.46   slack (MET)                         


exit
