
// AFE79xx
// START: Doing AFE Config


// Device Initialization for ChipVersion: 2.0


// **********System Parameters**********


// System Parameters:
	FRef	=	491.52
	FadcFb	=	2949.12
	FadcRx	=	2949.12
	Fdac	=	11796.48
	LMFSHdFb	=	['22210', '22210']
	LMFSHdRx	=	['44210', '44210', '44210', '44210']
	LMFSHdTx	=	['44210', '44210', '44210', '44210']
	RRFMode	=	0
	adcDataMuxEn	=	1
	adcSelect0	=	[0, 1, 2]
	adcSelect1	=	[0, 1, 2]
	auxAdcEn	=	False
	broadcastRxNcoSel	=	0
	broadcastTxNcoSel	=	0
	chipId	=	121
	chipType	=	0
	chipVersion	=	32
	combineDucMode	=	[0, 0]
	continuousSysref	=	True
	dacDataMuxEn	=	1
	ddcFactorFb	=	[6, 6]
	ddcFactorRx	=	[6, 6, 6, 6]
	defaultFbDsa	=	[0, 0]
	defaultRxDsa	=	[0, 0, 0, 0]
	defaultTxDsa	=	[0, 0, 0, 0]
	doSerdesAdaptationSeparately	=	False
	ducFactorTx	=	[24, 24, 24, 24]
	enableDacInterleavedMode	=	True
	enableReliabilityDetector	=	True
	enableRxDsaCalibration	=	False
	enableTxDsaCalibration	=	False
	enableTxFbLoopbackLowLatencyMode	=	[False, False]
	executeLinkUpSequenceSeparately	=	False
	externalClockRx	=	False
	externalClockTx	=	False
	fbChainSelForDsaCalib	=	0
	fbDataMux	=	[0, 1]
	fbDsaPerTx	=	[0, 0, 0, 0]
	fbDsaPerTxEn	=	False
	fbEnable	=	[True, True]
	fbJesdTxK	=	[32, 32]
	fbJesdTxScr	=	[False, False]
	fbJesdTxSyncMux	=	[0, 0]
	fbNco0	=	[2500, 2500]
	fbNco1	=	[2500, 2500]
	fbNco2	=	[2500, 2500]
	fbNco3	=	[2500, 2500]
	gpioMapping = {		'K14'	:['FBABTDD', 'FBCDTDD'],
			'P9'	:'DAC_SYNC3',
			'H15'	:['TXATDD', 'TXBTDD', 'TXCTDD', 'TXDTDD'],
			'N8'	:'ADC_SYNC2',
			'N9'	:'DAC_SYNC2',
			'N7'	:'ADC_SYNC3',
			'H8'	:'ADC_SYNC0',
			'H9'	:'ADC_SYNC1',
			'H7'	:'DAC_SYNC0',
			'G9'	:'DAC_SYNC1',
			'P14'	:'GLOBAL_PDN',
			'E7'	:['RXATDD', 'RXBTDD', 'RXCTDD', 'RXDTDD'],
			}
	gpioOverrideValSet	=	[]
	gpioPolarityInv	=	[]
	halfRateModeFb	=	[False, False]
	halfRateModeRx	=	[False, False]
	halfRateModeTx	=	[False, False]
	intPinsParams[0] = {		'SPI'	:True,
			'TXBPAP'	:True,
			'TXCPAP'	:True,
			'JESD'	:True,
			'TXAPAP'	:True,
			'PLL'	:True,
			'TXDPAP'	:True,
			}
	
	intPinsParams[1] = {		'SPI'	:True,
			'TXBPAP'	:True,
			'TXCPAP'	:True,
			'JESD'	:True,
			'TXAPAP'	:True,
			'PLL'	:True,
			'TXDPAP'	:True,
			}
	
	jesdABLvdsSync	=	0
	jesdCDLvdsSync	=	0
	jesdLoopbackEn	=	0
	jesdRxK	=	[16, 16, 16, 16]
	jesdRxLaneMux	=	[0, 1, 2, 3, 4, 5, 7, 6]
	jesdRxProtocol	=	[0, 0]
	jesdRxRbd	=	[4, 4]
	jesdRxScr	=	[False, False, False, False]
	jesdRxSyncMux	=	[0, 0, 0, 0]
	jesdSendZeroesInTddOff	=	False
	jesdSystemMode	=	[3, 3]
	jesdTxIlaL	=	[4, 4, 2, 4, 4, 2]
	jesdTxIlaLid	=	[0, 1, 2, 3, 4, 5, 6, 7]
	jesdTxIlaM	=	[8, 8, 2, 8, 8, 2]
	jesdTxLaneMux	=	[0, 1, 2, 3, 4, 5, 6, 7]
	jesdTxProtocol	=	[0, 0]
	libVersion	=	'1.11.2'
	modeTdd	=	0
	ncoFbMode	=	0
	ncoFreqMode	=	'1KHz'
	ncoRxMode	=	[0, 0]
	ncoTxMode	=	[0, 0]
	numBandsFb	=	[0, 0]
	numBandsRx	=	[0, 0, 0, 0]
	numBandsTx	=	[0, 0, 0, 0]
	numFbNCO	=	1
	numRxNCO	=	1
	numRxNCOB0	=	[1, 1, 1, 1]
	numRxNCOB1	=	[1, 1, 1, 1]
	numTxNCO	=	1
	numTxNCOB0	=	[1, 1, 1, 1]
	numTxNCOB1	=	[1, 1, 1, 1]
	papParams[0] = {		'hpfWindowCntr'	:0,
			'triggerToRampDown'	:50,
			'triggerClearToRampUp'	:50,
			'hpfNumSample'	:4,
			'rampDownStartVal'	:128,
			'enable'	:False,
			'maNumSample'	:128,
			'alarmPinDynamicMode'	:1,
			'waitCounter'	:200,
			'maWindowCntrTh'	:1,
			'alarmMask'	:64,
			'detectInWaitState'	:0,
			'maThreshB0'	:90.0,
			'maThreshB1'	:90.0,
			'hpfWindowCntrTh'	:0,
			'hpfEnable'	:1,
			'amplUpdateCycles'	:2,
			'alarmChannelMask'	:14,
			'maWindowCntr'	:1,
			'rampStickyMode'	:0,
			'gainStepSize'	:5,
			'multMode'	:0,
			'alarmPulseGPIO'	:1000,
			'hpfThreshComb'	:30.0,
			'maEnable'	:1,
			'attnStepSize'	:5,
			'maThreshComb'	:90.0,
			'hpfThreshB1'	:30.0,
			'hpfThreshB0'	:30.0,
			}
	
	papParams[1] = {		'hpfWindowCntr'	:0,
			'triggerToRampDown'	:50,
			'triggerClearToRampUp'	:50,
			'hpfNumSample'	:4,
			'rampDownStartVal'	:128,
			'enable'	:False,
			'maNumSample'	:128,
			'alarmPinDynamicMode'	:1,
			'waitCounter'	:200,
			'maWindowCntrTh'	:1,
			'alarmMask'	:64,
			'detectInWaitState'	:0,
			'maThreshB0'	:90.0,
			'maThreshB1'	:90.0,
			'hpfWindowCntrTh'	:0,
			'hpfEnable'	:1,
			'amplUpdateCycles'	:2,
			'alarmChannelMask'	:14,
			'maWindowCntr'	:1,
			'rampStickyMode'	:0,
			'gainStepSize'	:5,
			'multMode'	:0,
			'alarmPulseGPIO'	:1000,
			'hpfThreshComb'	:30.0,
			'maEnable'	:1,
			'attnStepSize'	:5,
			'maThreshComb'	:90.0,
			'hpfThreshB1'	:30.0,
			'hpfThreshB0'	:30.0,
			}
	
	papParams[2] = {		'hpfWindowCntr'	:0,
			'triggerToRampDown'	:50,
			'triggerClearToRampUp'	:50,
			'hpfNumSample'	:4,
			'rampDownStartVal'	:128,
			'enable'	:False,
			'maNumSample'	:128,
			'alarmPinDynamicMode'	:1,
			'waitCounter'	:200,
			'maWindowCntrTh'	:1,
			'alarmMask'	:64,
			'detectInWaitState'	:0,
			'maThreshB0'	:90.0,
			'maThreshB1'	:90.0,
			'hpfWindowCntrTh'	:0,
			'hpfEnable'	:1,
			'amplUpdateCycles'	:2,
			'alarmChannelMask'	:14,
			'maWindowCntr'	:1,
			'rampStickyMode'	:0,
			'gainStepSize'	:5,
			'multMode'	:0,
			'alarmPulseGPIO'	:1000,
			'hpfThreshComb'	:30.0,
			'maEnable'	:1,
			'attnStepSize'	:5,
			'maThreshComb'	:90.0,
			'hpfThreshB1'	:30.0,
			'hpfThreshB0'	:30.0,
			}
	
	papParams[3] = {		'hpfWindowCntr'	:0,
			'triggerToRampDown'	:50,
			'triggerClearToRampUp'	:50,
			'hpfNumSample'	:4,
			'rampDownStartVal'	:128,
			'enable'	:False,
			'maNumSample'	:128,
			'alarmPinDynamicMode'	:1,
			'waitCounter'	:200,
			'maWindowCntrTh'	:1,
			'alarmMask'	:64,
			'detectInWaitState'	:0,
			'maThreshB0'	:90.0,
			'maThreshB1'	:90.0,
			'hpfWindowCntrTh'	:0,
			'hpfEnable'	:1,
			'amplUpdateCycles'	:2,
			'alarmChannelMask'	:14,
			'maWindowCntr'	:1,
			'rampStickyMode'	:0,
			'gainStepSize'	:5,
			'multMode'	:0,
			'alarmPulseGPIO'	:1000,
			'hpfThreshComb'	:30.0,
			'maEnable'	:1,
			'attnStepSize'	:5,
			'maThreshComb'	:90.0,
			'hpfThreshB1'	:30.0,
			'hpfThreshB0'	:30.0,
			}
	
	pllGsmMode	=	False
	reliabilityDetectorDecayMode	=	2
	rxChainSelForDsaCalib	=	15
	rxDataMux	=	[0, 1, 2, 3, 4, 5, 6, 7]
	rxDsaBandCalibMode	=	0
	rxDsaCalibMode	=	0
	rxDsaGainRange	=	[0, 25]
	rxEnable	=	[True, True, True, True]
	rxJesdTxK	=	[32, 32, 32, 32]
	rxJesdTxScr	=	[False, False, False, False]
	rxJesdTxSyncMux	=	[0, 0, 0, 0]
	rxNco0	=	[[2500, 2500], [2500, 2500], [2500, 2500], [2500, 2500]]
	rxNco1	=	[[1800, 2600], [1800, 2600], [1800, 2600], [1800, 2600]]
	serdesFirmware	=	True
	serdesManualCTLE	=	[6, 6, 6, 6, 6, 6, 6, 6]
	serdesManualCTLEEn	=	False
	serdesRxLanePolarity	=	[True, True, True, True, False, False, False, False]
	serdesTxLanePolarity	=	[True, True, False, False, True, True, False, False]
	serdesTxMainCursor	=	[3, 0, 0, 0, 0, 0, 0, 3]
	serdesTxPostCursor	=	[0, 0, 0, 0, 0, 0, 0, 0]
	serdesTxPreCursor	=	[0, 0, 0, 0, 0, 0, 0, 0]
	setIlaParams	=	True
	spiMode	=	1
	syncLoopBack	=	True
	sysrefTermination	=	0
	topLevelSystemMode	=	'StaticTDDMode'
	txDataMux	=	[0, 1, 2, 3, 4, 5, 6, 7]
	txDsaBandCalibMode	=	0
	txDsaCalibMode	=	0
	txEnable	=	[True, True, True, True]
	txNco0	=	[[2500, 2500], [2500, 2500], [2500, 2500], [2500, 2500]]
	txNco1	=	[[1800, 2600], [1800, 2600], [1800, 2600], [1800, 2600]]
	txToFbMode	=	0
	txdsaStartStop	=	[0, 29]
	useSpiSysref	=	False
	useTxForCalib	=	0
	


// **********Configuration Starting**********
	


// EXTERNAL-ACTION: Toggle HW Reset


// START: Device Soft Reset and SPI Check

0x0000	0x30	// global_soft_reset=0x0; 	Address(0x0[7:7])
0x0000	0xb0	// global_soft_reset=0x1; 	Address(0x0[7:7])
0x0000	0x30	// global_soft_reset=0x0; 	Address(0x0[7:7])
0x0000	0x30	// global_4pin=0x1; 	Address(0x0[7:4])
0x0000	0x30	// global_ascend=0x1; 	Address(0x0[7:5])
0x0003		// Read: 0x0a

// Read	chip_type=0xa; 	Address(0x3[7:0],0x4[7:0])

0x0004		// Read: 0x78
0x0005		// Read: 0x00

// Read	chip_id=0x78; 	Address(0x4[7:0],0x5[7:0],0x5[7:0],0x6[7:0])

0x0006		// Read: 0x20

// Read	chip_ver=0x20; 	Address(0x6[7:0],0x7[7:0])

0x0007		// Read: 0x51
0x0008		// Read: 0x04

// Read	vendor_id=0x451; 	Address(0x7[7:0],0x8[7:0],0x8[7:0],0x9[7:0])


// END: Device Soft Reset and SPI Check


// START: Waking up device

0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x0191	0x00	// Property_170h_8_8=0x0; 	Address(0x191[7:0])
0x0231	0x00	// Property_210h_8_8=0x0; 	Address(0x231[7:0])
0x02d1	0x00	// Property_2b0h_8_8=0x0; 	Address(0x2d1[7:0])
0x0371	0x00	// Property_350h_8_8=0x0; 	Address(0x371[7:0])
0x042a	0x00	// Property_408h_16_16=0x0; 	Address(0x42a[7:0])
0x04e2	0x00	// Property_4c0h_16_16=0x0; 	Address(0x4e2[7:0])
0x059a	0x00	// Property_578h_16_16=0x0; 	Address(0x59a[7:0])
0x0652	0x00	// Property_630h_16_16=0x0; 	Address(0x652[7:0])
0x070a	0x00	// Property_6e8h_16_16=0x0; 	Address(0x70a[7:0])
0x07c2	0x00	// Property_7a0h_16_16=0x0; 	Address(0x7c2[7:0])

// START: Setting TDD Pin in override state and setting override values.

0x00ec	0x01	// Property_cch_0_0=0x1; 	Address(0xec[7:0])
0x00f4	0x01	// Property_d4h_0_0=0x1; 	Address(0xf4[7:0])
0x00e4	0x01	// Property_c4h_0_0=0x1; 	Address(0xe4[7:0])
0x00ed	0x00	// Property_cch_11_8=0x0; 	Address(0xed[7:0])
0x00f5	0x00	// Property_d4h_9_8=0x0; 	Address(0xf5[7:0])
0x00e5	0x00	// Property_c4h_11_8=0x0; 	Address(0xe5[7:0])

// END: Setting TDD Pin in override state and setting override values.

0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0190	0x03	// misc_spi_global_pdn_ctrl=0x1; 	Address(0x190[7:0])
0x0190	0x01	// misc_spi_global_pdn_sig=0x0; 	Address(0x190[7:1])
0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])

WAIT 0.005

// END: Done waking up device


// START: Setting MCU Clock Div

0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x00c0	0x00	// Property_a0h_2_0=0x0; 	Address(0xc0[7:0])

// END: Setting MCU Clock Div


// START: Changing termination to 100 ohm


// START: Requesting/releasing SPI Access to PLL Pages

0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0170	0x01	// pll_reg_spi_req_a=0x1; 	Address(0x170[7:0])
0x0540	0x00	// Property_520h_0_0=0x0; 	Address(0x540[7:0])

WAIT 0.1

0x0171		// Read: 0x01

// Read	pll_reg_spi_a_ack=0x1(Meaning: );; 	Address(0x171[7:0])


// END: Requesting/releasing SPI Access to PLL Pages

0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x0054	0x81
0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])

// START: Requesting/releasing SPI Access to PLL Pages

0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0170	0x00	// pll_reg_spi_req_a=0x0; 	Address(0x170[7:0])
0x0540	0x00	// Property_520h_0_0=0x0; 	Address(0x540[7:0])

WAIT 0.2

// END: Requesting/releasing SPI Access to PLL Pages


// END: Changing termination to 100 ohm

0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])

// START: Loading Efuse Chain

0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x08a8	0x02	// Property_888h_7_0=0x2; 	Address(0x8a8[7:0],0x8a9[7:0])
0x0810	0x01	// Property_7f0h_0_0=0x1; 	Address(0x810[7:0])
0x0830	0x01	// Property_810h_0_0=0x1; 	Address(0x830[7:0])
0x0200	0x00	// Property_1e0h_2_0=0x0; 	Address(0x200[7:0])
0x0210	0x00	// Property_1f0h_2_0=0x0; 	Address(0x210[7:0])
0x0814	0x00	// Property_7f4h_1_0=0x0; 	Address(0x814[7:0])
0x0834	0x00	// Property_814h_1_0=0x0; 	Address(0x834[7:0])
0x0814	0x01	// Property_7f4h_1_0=0x1; 	Address(0x814[7:0])
0x0834	0x01	// Property_814h_1_0=0x1; 	Address(0x834[7:0])
0x0810	0x00	// Property_7f0h_0_0=0x0; 	Address(0x810[7:0])
0x0830	0x00	// Property_810h_0_0=0x0; 	Address(0x830[7:0])
0x0810	0x01	// Property_7f0h_0_0=0x1; 	Address(0x810[7:0])
0x0830	0x01	// Property_810h_0_0=0x1; 	Address(0x830[7:0])
0x0200	0x05	// Property_1e0h_2_0=0x5; 	Address(0x200[7:0])
0x0210	0x00	// Property_1f0h_2_0=0x0; 	Address(0x210[7:0])
0x0814	0x03	// Property_7f4h_1_0=0x3; 	Address(0x814[7:0])
0x0834	0x03	// Property_814h_1_0=0x3; 	Address(0x834[7:0])
0x0814	0x00	// Property_7f4h_1_0=0x0; 	Address(0x814[7:0])
0x0834	0x00	// Property_814h_1_0=0x0; 	Address(0x834[7:0])
0x0810	0x00	// Property_7f0h_0_0=0x0; 	Address(0x810[7:0])
0x0830	0x00	// Property_810h_0_0=0x0; 	Address(0x830[7:0])
0x0814	0x00	// Property_7f4h_5_2=0x0; 	Address(0x814[7:2])
0x0834	0x00	// Property_814h_5_2=0x0; 	Address(0x834[7:2])
0x0814	0x1c	// Property_7f4h_5_2=0x7; 	Address(0x814[7:2])
0x0834	0x1c	// Property_814h_5_2=0x7; 	Address(0x834[7:2])
0x0814	0x00	// Property_7f4h_5_2=0x0; 	Address(0x814[7:2])
0x0834	0x00	// Property_814h_5_2=0x0; 	Address(0x834[7:2])

WAIT 0.05

// END: Loading Efuse Chain


// START: Checking for Efuse

0x0150		// Read: 0x0f

// Read	obs_func_spi_chain_autoload_done=0xf; 	Address(0x150[7:0])

0x0150		// Read: 0x0f

// Read	obs_func_spi_chain_autoload_error=0x0; 	Address(0x150[7:4])

0x0160		// Read: 0x0f

// Read	obs_func_spi_chain_autoload_done=0xf; 	Address(0x160[7:0])

0x0160		// Read: 0x0f

// Read	obs_func_spi_chain_autoload_error=0x0; 	Address(0x160[7:4])


// END: Checking for Efuse


// START: enabling Efuse Clock

0x0830	0x01	// Property_810h_0_0=0x1; 	Address(0x830[7:0])
0x0810	0x01	// Property_7f0h_0_0=0x1; 	Address(0x810[7:0])
0x0910	0x0f	// Property_8f0h_3_0=0xf; 	Address(0x910[7:0])
0x0911	0x03	// Property_8f0h_9_8=0x3; 	Address(0x911[7:0])
0x0912	0x0f	// Property_8f0h_19_16=0xf; 	Address(0x912[7:0])

// END: enabling Efuse Clock

0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])
0x0016	0x10	// jesd_subchip=0x1; 	Address(0x16[7:4])
0x00c1	0x02	// apb_clk_div_factor=0x2; 	Address(0xc1[7:0])
0x00c0	0x42	// apb_clk_sysref_sel=0x1; 	Address(0xc0[7:6])
0x00c0	0x42	// apb_clk_sysref_val=0x0; 	Address(0xc0[7:7])
0x00c0	0xc2	// apb_clk_sysref_val=0x1; 	Address(0xc0[7:7])
0x00c0	0x42	// apb_clk_sysref_val=0x0; 	Address(0xc0[7:7])
0x0016	0x00	// jesd_subchip=0x0; 	Address(0x16[7:4])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x0140	0x01	// Property_120h_0_0=0x1; 	Address(0x140[7:0])
0x0140	0x00	// Property_120h_0_0=0x0; 	Address(0x140[7:0])

WAIT 0.001
0x00f0		// Read: 0x01

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x2; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x00
0x00a0	0x02
0x0193	0x01	// MACRO_OPCODE=0x1; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00fb		// Read: 0x14
0x00fa		// Read: 0x0b
0x00f9		// Read: 0x18
0x00f8		// Read: 0x01

// Read	MACRO_RESULT_REG0=0x140b1801; 	Address(0xf8[7:0],0xf9[7:0],0xfa[7:0],0xfb[7:0],0xfc[7:0])

0x00ff		// Read: 0x00
0x00fe		// Read: 0x00
0x00fd		// Read: 0x3a
0x00fc		// Read: 0x9d

// Read	MACRO_RESULT_REG1=0x3a9d; 	Address(0xfc[7:0],0xfd[7:0],0xfe[7:0],0xff[7:0],0x100[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x0; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x00
0x00a0	0x00
0x0193	0x90	// MACRO_OPCODE=0x90; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x0144	0x08	// Property_124h_4_2=0x2; 	Address(0x144[7:2])
0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0018	0x08	// Property_18h_3_3=0x1; 	Address(0x18[7:3])
0x1a28	0x10
0x1a29	0x27
0x1a2a	0x00
0x1a2b	0x00
0x0018	0x00	// Property_18h_3_3=0x0; 	Address(0x18[7:3])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x0144	0x08	// Property_124h_4_2=0x2; 	Address(0x144[7:2])
0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0018	0x08	// Property_18h_3_3=0x1; 	Address(0x18[7:3])
0x1a2c	0x10
0x1a2d	0x27
0x1a2e	0x00
0x1a2f	0x00
0x0018	0x00	// Property_18h_3_3=0x0; 	Address(0x18[7:3])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x0144	0x08	// Property_124h_4_2=0x2; 	Address(0x144[7:2])
0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0018	0x08	// Property_18h_3_3=0x1; 	Address(0x18[7:3])
0x1a30	0x10
0x1a31	0x27
0x1a32	0x00
0x1a33	0x00
0x0018	0x00	// Property_18h_3_3=0x0; 	Address(0x18[7:3])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x0144	0x08	// Property_124h_4_2=0x2; 	Address(0x144[7:2])
0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0018	0x08	// Property_18h_3_3=0x1; 	Address(0x18[7:3])
0x1a34	0x10
0x1a35	0x27
0x1a36	0x00
0x1a37	0x00
0x0018	0x00	// Property_18h_3_3=0x0; 	Address(0x18[7:3])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x0144	0x08	// Property_124h_4_2=0x2; 	Address(0x144[7:2])
0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0018	0x08	// Property_18h_3_3=0x1; 	Address(0x18[7:3])
0x03bf	0x00
0x03be	0x07
0x03bd	0x80
0x03bc	0x00
0x03c3	0x00
0x03c2	0x04
0x03c1	0x17
0x03c0	0x46
0x03d0	0x05
0x03ac	0x1d
0x03ad	0x1d
0x1abd	0x03
0x1402	0x00
0x1403	0x00
0x1401	0x00
0x0018	0x00	// Property_18h_3_3=0x0; 	Address(0x18[7:3])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x0144	0x08	// Property_124h_4_2=0x2; 	Address(0x144[7:2])
0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0018	0x08	// Property_18h_3_3=0x1; 	Address(0x18[7:3])
0x1b5f	0x0e
0x0018	0x00	// Property_18h_3_3=0x0; 	Address(0x18[7:3])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x0144	0x08	// Property_124h_4_2=0x2; 	Address(0x144[7:2])
0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0018	0x08	// Property_18h_3_3=0x1; 	Address(0x18[7:3])
0x1b6f	0x07
0x0018	0x00	// Property_18h_3_3=0x0; 	Address(0x18[7:3])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x0144	0x08	// Property_124h_4_2=0x2; 	Address(0x144[7:2])
0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0018	0x08	// Property_18h_3_3=0x1; 	Address(0x18[7:3])
0x1e7d	0x07
0x0018	0x00	// Property_18h_3_3=0x0; 	Address(0x18[7:3])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x0144	0x08	// Property_124h_4_2=0x2; 	Address(0x144[7:2])
0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0018	0x08	// Property_18h_3_3=0x1; 	Address(0x18[7:3])
0x1a68	0x80
0x1a69	0x05
0x0018	0x00	// Property_18h_3_3=0x0; 	Address(0x18[7:3])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x0144	0x08	// Property_124h_4_2=0x2; 	Address(0x144[7:2])
0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0018	0x08	// Property_18h_3_3=0x1; 	Address(0x18[7:3])
0x1b1e	0x80
0x1b1f	0x05
0x0018	0x00	// Property_18h_3_3=0x0; 	Address(0x18[7:3])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x1; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x00
0x00a0	0x01
0x0193	0x90	// MACRO_OPCODE=0x90; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])

// START: Enabling Temp Sense

0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x00c0	0x80	// Property_a0h_7_7=0x1; 	Address(0xc0[7:7])
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x02a3	0x00	// Property_280h_31_0=0x7e; 	Address(0x2a0[7:0],0x2a1[7:0],0x2a2[7:0],0x2a3[7:0],0x2a4[7:0])
0x02a2	0x00
0x02a1	0x00
0x02a0	0x7e
0x02a7	0x01	// Property_284h_31_0=0x1000000; 	Address(0x2a4[7:0],0x2a5[7:0],0x2a6[7:0],0x2a7[7:0],0x2a8[7:0])
0x02a6	0x00
0x02a5	0x00
0x02a4	0x00

// END: Enabling Temp Sense


// START: Loading PLL EFuse trims

0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x23f; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x02
0x00a0	0x3f
0x0193	0x33	// MACRO_OPCODE=0x33; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x10f; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x01
0x00a0	0x0f
0x0193	0x34	// MACRO_OPCODE=0x34; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x1; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x00
0x00a0	0x01
0x0193	0x72	// MACRO_OPCODE=0x72; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0xe0100; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x0e
0x00a1	0x01
0x00a0	0x00
0x0193	0x71	// MACRO_OPCODE=0x71; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])


// END: Done Loading PLL EFuse trims

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x10101; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x01
0x00a1	0x01
0x00a0	0x01
0x0193	0x73	// MACRO_OPCODE=0x73; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0012	0x01	// rxdig=0x1; 	Address(0x12[7:0])
0x2422	0x00	// cfg_fmix_pmode=0x0; 	Address(0x2422[7:0])
0x0012	0x02	// rxdig=0x2; 	Address(0x12[7:0])
0x2422	0x00	// cfg_fmix_pmode=0x0; 	Address(0x2422[7:0])
0x0012	0x04	// rxdig=0x4; 	Address(0x12[7:0])
0x2422	0x00	// cfg_fmix_pmode=0x0; 	Address(0x2422[7:0])
0x0012	0x08	// rxdig=0x8; 	Address(0x12[7:0])
0x2422	0x00	// cfg_fmix_pmode=0x0; 	Address(0x2422[7:0])
0x0012	0x00	// rxdig=0x0; 	Address(0x12[7:0])

// START: Configuring PLL

0x0015	0x08	// rx=0x2; 	Address(0x15[7:2])
0x0043	0x00	// Property_20h_31_0=0x0; 	Address(0x40[7:0],0x41[7:0],0x42[7:0],0x43[7:0],0x44[7:0])
0x0042	0x00
0x0041	0x00
0x0040	0x00
0x0015	0x00	// rx=0x0; 	Address(0x15[7:2])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x00c1	0x60	// Property_a0h_15_13=0x3; 	Address(0xc1[7:5])

// START: Requesting/releasing SPI Access to PLL Pages

0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0170	0x01	// pll_reg_spi_req_a=0x1; 	Address(0x170[7:0])
0x0540	0x00	// Property_520h_0_0=0x0; 	Address(0x540[7:0])

WAIT 0.1

0x0171		// Read: 0x01

// Read	pll_reg_spi_a_ack=0x1(Meaning: );; 	Address(0x171[7:0])


// END: Requesting/releasing SPI Access to PLL Pages

0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x003f	0x08	// Property_1ch_27_27=0x1; 	Address(0x3f[7:3])
0x0028	0x01	// Property_8h_0_0=0x1; 	Address(0x28[7:0])
0x0035	0x10	// Property_14h_12_12=0x1; 	Address(0x35[7:4])
0x0036	0x40	// Property_14h_22_22=0x1; 	Address(0x36[7:6])
0x0038	0x08	// Property_18h_3_3=0x1; 	Address(0x38[7:3])
0x0039	0x20	// Property_18h_13_13=0x1; 	Address(0x39[7:5])
0x003b	0x08	// Property_18h_27_27=0x1; 	Address(0x3b[7:3])
0x0046	0x60	// Property_24h_21_21=0x1; 	Address(0x46[7:5])
0x0046	0x60	// Property_24h_22_22=0x1; 	Address(0x46[7:6])
0x0043	0x18	// Property_20h_28_28=0x1; 	Address(0x43[7:4])
0x0043	0x18	// Property_20h_27_27=0x1; 	Address(0x43[7:3])
0x004c	0x00	// Property_2ch_3_0=0x0; 	Address(0x4c[7:0])
0x003c	0xe0	// Property_1ch_5_5=0x1; 	Address(0x3c[7:5])
0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x010c	0x00	// EN_REFDIV_DMP=0x0; 	Address(0x10c[7:0])
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x003c	0x60	// Property_1ch_7_7=0x0; 	Address(0x3c[7:7])
0x003c	0x20	// Property_1ch_6_6=0x0; 	Address(0x3c[7:6])
0x003d	0x00	// Property_1ch_8_8=0x0; 	Address(0x3d[7:0])
0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x010d	0x01	// CTL_REFDIV_DIV=0x1; 	Address(0x10d[7:0])
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x0056	0x43	// Property_34h_22_22=0x1; 	Address(0x56[7:6])
0x0056	0xc3	// Property_34h_23_23=0x1; 	Address(0x56[7:7])
0x0056	0xc3	// Property_34h_19_19=0x0; 	Address(0x56[7:3])
0x0056	0xf3	// Property_34h_21_20=0x3; 	Address(0x56[7:4])
0x0057	0x02	// Property_34h_25_25=0x1; 	Address(0x57[7:1])
0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x07f5	0x01	// Property_7d4h_15_0=0x17f; 	Address(0x7f4[7:0],0x7f5[7:0],0x7f6[7:0])
0x07f4	0x7f
0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x006d	0x01	// LCMGEN_DIV=0x17f; 	Address(0x6c[7:0],0x6d[7:0],0x6e[7:0])
0x006c	0x7f
0x0062	0x00	// Property_40h_23_20=0x0; 	Address(0x62[7:4])
0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x010f	0x18	// CTL_FBDIV_DIV=0x18; 	Address(0x10f[7:0])
0x010e	0x00	// CTL_FBDIV_DIVBY2=0x0; 	Address(0x10e[7:0])
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x0050	0xfe	// Property_30h_2_1=0x3; 	Address(0x50[7:1])
0x0050	0xfe	// Property_30h_4_3=0x3; 	Address(0x50[7:3])
0x0050	0xfe	// Property_30h_6_5=0x3; 	Address(0x50[7:5])
0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x0110	0x00	// CTL_OUTDIV_MUX_TX=0x0; 	Address(0x110[7:0])
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x0051	0x3d	// Property_30h_9_9=0x0; 	Address(0x51[7:1])
0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x0111	0x00	// CTL_OUTDIV_DIV_TX=0x0; 	Address(0x111[7:0])
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x007f	0x00	// Property_5ch_30_30=0x0; 	Address(0x7f[7:6])
0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x0112	0x01	// CTL_OUTDIV_MUX_RX=0x1; 	Address(0x112[7:0])
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x0051	0x3d	// Property_30h_10_10=0x1; 	Address(0x51[7:2])
0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x0113	0x03	// CTL_OUTDIV_DIV_RX=0x3; 	Address(0x113[7:0])
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x007f	0x00	// Property_5ch_31_31=0x0; 	Address(0x7f[7:7])
0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x0114	0x01	// CTL_OUTDIV_MUX_FB=0x1; 	Address(0x114[7:0])
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x0051	0x3d	// Property_30h_11_11=0x1; 	Address(0x51[7:3])
0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x0115	0x03	// CTL_OUTDIV_DIV_FB=0x3; 	Address(0x115[7:0])
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x0051	0x2d	// Property_30h_12_12=0x0; 	Address(0x51[7:4])
0x0063	0x01	// Property_40h_27_24=0x1; 	Address(0x63[7:0])
0x0072	0x02	// Property_50h_23_16=0x2; 	Address(0x72[7:0],0x73[7:0])
0x006f	0x05	// Property_4ch_31_24=0x5; 	Address(0x6f[7:0],0x70[7:0])
0x0070	0x02	// Property_50h_7_0=0x2; 	Address(0x70[7:0],0x71[7:0])
0x0071	0x02	// Property_50h_15_8=0x2; 	Address(0x71[7:0],0x72[7:0])
0x006d	0x01	// LCMGEN_DIV=0x17f; 	Address(0x6c[7:0],0x6d[7:0],0x6e[7:0])
0x006c	0x7f
0x007c	0x04	// Property_5ch_6_0=0x4; 	Address(0x7c[7:0])
0x0055	0xff	// Property_34h_8_8=0x1; 	Address(0x55[7:0])
0x0055	0xff	// Property_34h_15_15=0x1; 	Address(0x55[7:7])
0x0055	0xff	// Property_34h_9_9=0x1; 	Address(0x55[7:1])
0x0055	0xff	// Property_34h_13_10=0xf; 	Address(0x55[7:2])
0x0055	0xff	// Property_34h_14_14=0x1; 	Address(0x55[7:6])
0x0059	0x01	// Property_38h_8_8=0x1; 	Address(0x59[7:0])
0x0058	0x00	// Property_38h_7_7=0x0; 	Address(0x58[7:7])
0x0059	0x01	// Property_38h_10_10=0x0; 	Address(0x59[7:2])
0x0059	0x01	// Property_38h_11_11=0x0; 	Address(0x59[7:3])
0x005c	0x00	// Property_3ch_7_3=0x0; 	Address(0x5c[7:3])
0x005d	0x04	// Property_3ch_10_9=0x2; 	Address(0x5d[7:1])
0x005d	0x0c	// Property_3ch_11_11=0x1; 	Address(0x5d[7:3])
0x003d	0x01	// Property_1ch_8_8=0x1; 	Address(0x3d[7:0])
0x0053	0x03	// Property_30h_25_24=0x3; 	Address(0x53[7:0])
0x0052	0x00	// Property_30h_22_21=0x0; 	Address(0x52[7:5])
0x0065	0x22	// Property_44h_11_10=0x0; 	Address(0x65[7:2])
0x0052	0x00	// Property_30h_16_16=0x0; 	Address(0x52[7:0])
0x0052	0x00	// Property_30h_20_20=0x0; 	Address(0x52[7:4])
0x0053	0x03	// Property_30h_27_26=0x0; 	Address(0x53[7:2])
0x005e	0x00	// Property_3ch_18_17=0x0; 	Address(0x5e[7:1])
0x0052	0x00	// Property_30h_19_19=0x0; 	Address(0x52[7:3])
0x0052	0x00	// Property_30h_23_23=0x0; 	Address(0x52[7:7])
0x003e	0x00	// Property_1ch_20_20_1ch_25_25=0x0; 	Address(0x3e[7:4],0x3f[7:1])
0x003f	0x08
0x0065	0x20	// Property_44h_9_8=0x0; 	Address(0x65[7:0])
0x0087	0x00	// Property_64h_30_29=0x0; 	Address(0x87[7:5])
0x005e	0x00	// Property_3ch_20_19=0x0; 	Address(0x5e[7:3])
0x0087	0x00	// Property_64h_26_25=0x0; 	Address(0x87[7:1])
0x0087	0x00	// Property_64h_28_27=0x0; 	Address(0x87[7:3])
0x003e	0x00	// Property_1ch_17_16=0x0; 	Address(0x3e[7:0])
0x0051	0x2d	// Property_30h_15_14=0x0; 	Address(0x51[7:6])
0x0052	0x00	// Property_30h_18_17=0x0; 	Address(0x52[7:1])
0x0065	0x00	// Property_44h_13_12=0x0; 	Address(0x65[7:4])
0x0084	0x10	// Property_64h_5_4=0x1; 	Address(0x84[7:4])
0x0084	0x90	// Property_64h_7_6=0x2; 	Address(0x84[7:6])
0x0069	0x47	// Property_48h_15_8=0x47; 	Address(0x69[7:0],0x6a[7:0])
0x0045	0x20	// Property_24h_13_13=0x1; 	Address(0x45[7:5])
0x0032	0x00	// Property_10h_19_18=0x0; 	Address(0x32[7:2])
0x0049	0x38	// Property_28h_13_11=0x7; 	Address(0x49[7:3])
0x0049	0x3d	// Property_28h_10_8=0x5; 	Address(0x49[7:0])
0x004a	0x00	// Property_28h_21_19=0x0; 	Address(0x4a[7:3])
0x004b	0x00	// Property_28h_30_28=0x0; 	Address(0x4b[7:4])
0x004d	0xc0	// Property_2ch_9_8=0x0; 	Address(0x4d[7:0])
0x004a	0x04	// Property_28h_18_16=0x4; 	Address(0x4a[7:0])
0x004b	0x0f	// Property_28h_27_24=0xf; 	Address(0x4b[7:0])
0x004b	0x3f	// Property_28h_30_28=0x3; 	Address(0x4b[7:4])
0x0051	0x2d	// Property_30h_8_8=0x1; 	Address(0x51[7:0])
0x0040	0x40	// Property_20h_7_5=0x2; 	Address(0x40[7:5])
0x0041	0x00	// Property_20h_10_9=0x0; 	Address(0x41[7:1])
0x0043	0xf8	// Property_20h_31_29=0x7; 	Address(0x43[7:5])
0x0075	0x08	// Property_54h_12_11=0x1; 	Address(0x75[7:3])
0x0075	0x0e	// Property_54h_10_8=0x6; 	Address(0x75[7:0])
0x0045	0x24	// Property_24h_11_8=0x4; 	Address(0x45[7:0])
0x0031	0x40	// Property_10h_15_14=0x1; 	Address(0x31[7:6])
0x0046	0x63	// Property_24h_17_16=0x3; 	Address(0x46[7:0])
0x0045	0x24	// Property_24h_15_14=0x0; 	Address(0x45[7:6])
0x0064	0x07	// Property_44h_4_0=0x7; 	Address(0x64[7:0])
0x0065	0x00	// Property_44h_14_14=0x0; 	Address(0x65[7:6])
0x004e	0x00	// Property_2ch_16_16=0x0; 	Address(0x4e[7:0])
0x002d	0x00	// Property_ch_13_12=0x0; 	Address(0x2d[7:4])
0x0035	0xb0	// Property_14h_15_13=0x5; 	Address(0x35[7:5])
0x003e	0x00	// Property_1ch_19_18=0x0; 	Address(0x3e[7:2])
0x0073	0x00	// Property_50h_29_29=0x0; 	Address(0x73[7:5])
0x0056	0xf3	// Property_34h_17_17=0x1; 	Address(0x56[7:1])
0x0058	0x04	// Property_38h_2_2=0x1; 	Address(0x58[7:2])
0x0062	0x00	// Property_40h_23_20=0x0; 	Address(0x62[7:4])
0x0066	0x00	// Property_44h_16_16=0x0; 	Address(0x66[7:0])
0x0066	0x01	// Property_44h_16_16=0x1; 	Address(0x66[7:0])

WAIT 0.005
0x0066	0x03	// Property_44h_17_17=0x1; 	Address(0x66[7:1])

WAIT 0.005
0x0063	0x41	// CLR_FLAG_LOCK_LOST=0x1; 	Address(0x63[7:6])
0x0063	0x01	// CLR_FLAG_LOCK_LOST=0x0; 	Address(0x63[7:6])

WAIT 0.005
0x0066		// Read: 0x33

// Read	LOCK_OUT_STICKY=0x1; 	Address(0x66[7:5])

0x0066		// Read: 0x33

// Read	LOCK_LOST_STICKY=0x0; 	Address(0x66[7:6])

0x0066		// Read: 0x33

// Read	LOCK=0x1; 	Address(0x66[7:4])

0x0066		// Read: 0x33

// Read	LOCK_LOST_STICKY=0x0; 	Address(0x66[7:6])

0x0066	0x31	// Property_44h_17_17=0x0; 	Address(0x66[7:1])
0x0063	0x81	// CLR_FLAG_LOCK_OUT=0x1; 	Address(0x63[7:7])
0x0063	0xc1	// CLR_FLAG_LOCK_LOST=0x1; 	Address(0x63[7:6])
0x0063	0xc2	// Property_40h_27_24=0x2; 	Address(0x63[7:0])

// START: Sending Sysref to device


// External-Action: Ensure Sysref is running before this point.

0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x085b	0x00	// Property_838h_31_0=0x0; 	Address(0x858[7:0],0x859[7:0],0x85a[7:0],0x85b[7:0],0x85c[7:0])
0x085a	0x00
0x0859	0x00
0x0858	0x00
0x085b	0x00	// Property_838h_31_0=0x101; 	Address(0x858[7:0],0x859[7:0],0x85a[7:0],0x85b[7:0],0x85c[7:0])
0x085a	0x00
0x0859	0x01
0x0858	0x01
0x085b	0x00	// Property_838h_31_0=0x0; 	Address(0x858[7:0],0x859[7:0],0x85a[7:0],0x85b[7:0],0x85c[7:0])
0x085a	0x00
0x0859	0x00
0x0858	0x00
0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x006a	0x00	// Property_48h_17_17=0x0; 	Address(0x6a[7:1])
0x006e	0x00	// LCMGEN_USE_SPI_SYSREF=0x0; 	Address(0x6e[7:0])
0x006a	0x00	// Property_48h_17_17=0x0; 	Address(0x6a[7:1])
0x006a	0x02	// Property_48h_17_17=0x1; 	Address(0x6a[7:1])
0x0058	0x06	// Property_38h_1_1=0x1; 	Address(0x58[7:1])

WAIT 0.001
0x0058	0x04	// Property_38h_1_1=0x0; 	Address(0x58[7:1])

// END: Sending Sysref to device

0x0063	0xc0	// Property_40h_27_24=0x0; 	Address(0x63[7:0])
0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x00c1	0x00	// Property_a0h_15_13=0x0; 	Address(0xc1[7:5])
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x0063	0x40	// CLR_FLAG_LOCK_OUT=0x0; 	Address(0x63[7:7])
0x0063	0x00	// CLR_FLAG_LOCK_LOST=0x0; 	Address(0x63[7:6])
0x0066	0x33	// Property_44h_17_17=0x1; 	Address(0x66[7:1])

// START: Requesting/releasing SPI Access to PLL Pages

0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0170	0x00	// pll_reg_spi_req_a=0x0; 	Address(0x170[7:0])
0x0540	0x00	// Property_520h_0_0=0x0; 	Address(0x540[7:0])

WAIT 0.2

// END: Requesting/releasing SPI Access to PLL Pages

0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])
0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x010d	0x03	// Property_ech_15_0=0x31f; 	Address(0x10c[7:0],0x10d[7:0],0x10e[7:0])
0x010c	0x1f
0x01ad	0x03	// Property_18ch_15_0=0x31f; 	Address(0x1ac[7:0],0x1ad[7:0],0x1ae[7:0])
0x01ac	0x1f
0x024d	0x03	// Property_22ch_15_0=0x31f; 	Address(0x24c[7:0],0x24d[7:0],0x24e[7:0])
0x024c	0x1f
0x02ed	0x03	// Property_2cch_15_0=0x31f; 	Address(0x2ec[7:0],0x2ed[7:0],0x2ee[7:0])
0x02ec	0x1f
0x0421	0x01	// Property_400h_15_0=0x190; 	Address(0x420[7:0],0x421[7:0],0x422[7:0])
0x0420	0x90
0x04d9	0x01	// Property_4b8h_15_0=0x190; 	Address(0x4d8[7:0],0x4d9[7:0],0x4da[7:0])
0x04d8	0x90
0x0591	0x01	// Property_570h_15_0=0x190; 	Address(0x590[7:0],0x591[7:0],0x592[7:0])
0x0590	0x90
0x0649	0x01	// Property_628h_15_0=0x190; 	Address(0x648[7:0],0x649[7:0],0x64a[7:0])
0x0648	0x90
0x0701	0x01	// Property_6e0h_15_0=0x190; 	Address(0x700[7:0],0x701[7:0],0x702[7:0])
0x0700	0x90
0x07b9	0x01	// Property_798h_15_0=0x190; 	Address(0x7b8[7:0],0x7b9[7:0],0x7ba[7:0])
0x07b8	0x90

// END: Configuring PLL

0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0018	0x40	// Property_18h_6_6=0x1; 	Address(0x18[7:6])
0x0086	0x01	// Property_64h_16_16=0x1; 	Address(0x86[7:0])
0x0082	0x10	// Property_60h_21_16=0x10; 	Address(0x82[7:0])
0x0083	0x01	// Property_60h_24_24=0x1; 	Address(0x83[7:0])
0x0084	0x00	// Property_64h_0_0=0x0; 	Address(0x84[7:0])
0x0084	0x01	// Property_64h_0_0=0x1; 	Address(0x84[7:0])
0x0084	0x00	// Property_64h_0_0=0x0; 	Address(0x84[7:0])
0x0018	0x00	// Property_18h_6_6=0x0; 	Address(0x18[7:6])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x0193	0x12	// MACRO_OPCODE=0x12; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])

// START: Enabling access to SERDES

0x0016	0x10	// jesd_subchip=0x1; 	Address(0x16[7:4])
0x00c0	0x42	// apb_clk_disable=0x0; 	Address(0xc0[7:0])
0x00c0	0x40	// apb_clk_dithered_mode_en=0x0; 	Address(0xc0[7:1])
0x00c4	0x01	// apb_clk_from_MCU_clk_en=0x1; 	Address(0xc4[7:0])
0x0020	0x12	// serdesab_apb_page_addr_index=0x2; 	Address(0x20[7:0])
0x0021	0x12	// serdescd_apb_page_addr_index=0x2; 	Address(0x21[7:0])
0x0020	0x12	// serdesab_apb_mode_16b=0x1; 	Address(0x20[7:4])
0x0021	0x12	// serdescd_apb_mode_16b=0x1; 	Address(0x21[7:4])
0x0020	0x12	// serdesab_apb_pin_intf_en=0x0; 	Address(0x20[7:2])
0x0021	0x12	// serdescd_apb_pin_intf_en=0x0; 	Address(0x21[7:2])
0x0016	0x00	// jesd_subchip=0x0; 	Address(0x16[7:4])
0x0016	0x20	// serdes_jesd=0x1; 	Address(0x16[7:5])
0x7007	0x00	// BUS_WIDTH_LANE3=0x0; 	Address(0x9803[7:3])
0x7006	0x00
0x7007	0x00	// BUS_WIDTH_LANE2=0x0; 	Address(0x9803[7:2])
0x7006	0x00
0x7007	0x00	// BUS_WIDTH_LANE1=0x0; 	Address(0x9803[7:1])
0x7006	0x00
0x7007	0x00	// BUS_WIDTH_LANE0=0x0; 	Address(0x9803[7:0])
0x7006	0x00
0x0016	0x40	// serdes_jesd=0x2; 	Address(0x16[7:5])
0x7007	0x00	// BUS_WIDTH_LANE3=0x0; 	Address(0x9803[7:3])
0x7006	0x00
0x7007	0x00	// BUS_WIDTH_LANE2=0x0; 	Address(0x9803[7:2])
0x7006	0x00
0x7007	0x00	// BUS_WIDTH_LANE1=0x0; 	Address(0x9803[7:1])
0x7006	0x00
0x7007	0x00	// BUS_WIDTH_LANE0=0x0; 	Address(0x9803[7:0])
0x7006	0x00

// END: Done enabling access to SERDES


// START: Setting Serdes Reference Clock Divs

0x0016	0x00	// serdes_jesd=0x0; 	Address(0x16[7:5])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x0107	0x00	// Property_e4h_31_0=0x101; 	Address(0x104[7:0],0x105[7:0],0x106[7:0],0x107[7:0],0x108[7:0])
0x0106	0x00
0x0105	0x01
0x0104	0x01

// END: Setting Serdes Reference Clock Divs

0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])

// START: Resetting Serdes

0x0016	0x20	// serdes_jesd=0x1; 	Address(0x16[7:5])
0x701b	0x08	// DOMAIN_RESET=0x888; 	Address(0x980d[3:0],0x980e[7:0])
0x701a	0x88
0x701b	0x00	// DOMAIN_RESET=0x0; 	Address(0x980d[3:0],0x980e[7:0])
0x701a	0x00

WAIT 0.1
0x701b	0x07	// DOMAIN_RESET=0x777; 	Address(0x980d[3:0],0x980e[7:0])
0x701a	0x77
0x701b	0x00	// DOMAIN_RESET=0x0; 	Address(0x980d[3:0],0x980e[7:0])
0x701a	0x00

WAIT 0.1

// END: Done resetting Serdes


// START: Resetting Serdes

0x0016	0x40	// serdes_jesd=0x2; 	Address(0x16[7:5])
0x701b	0x08	// DOMAIN_RESET=0x888; 	Address(0x980d[3:0],0x980e[7:0])
0x701a	0x88
0x701b	0x00	// DOMAIN_RESET=0x0; 	Address(0x980d[3:0],0x980e[7:0])
0x701a	0x00

WAIT 0.1
0x701b	0x07	// DOMAIN_RESET=0x777; 	Address(0x980d[3:0],0x980e[7:0])
0x701a	0x77
0x701b	0x00	// DOMAIN_RESET=0x0; 	Address(0x980d[3:0],0x980e[7:0])
0x701a	0x00

WAIT 0.1

// END: Done resetting Serdes

0x0016	0x00	// serdes_jesd=0x0; 	Address(0x16[7:5])

// START: Configuring the SERDES

0x0016	0x10	// jesd_subchip=0x1; 	Address(0x16[7:4])
0x00c0	0x40	// apb_clk_disable=0x0; 	Address(0xc0[7:0])
0x0020	0x12	// serdesab_apb_page_addr_index=0x2; 	Address(0x20[7:0])
0x0021	0x12	// serdescd_apb_page_addr_index=0x2; 	Address(0x21[7:0])
0x0016	0x00	// jesd_subchip=0x0; 	Address(0x16[7:4])
0x0016	0x60	// serdes_jesd=0x3; 	Address(0x16[7:5])
0x7029	0xff
0x7028	0xf0
0x701b	0x0a
0x701a	0xaa
0x701b	0x00
0x701a	0x00
0x7007	0x00
0x7006	0x00
0x0016	0x20	// serdes_jesd=0x1; 	Address(0x16[7:5])
0x49f1	0x92
0x49f0	0x40
0x49f3	0xea
0x49f2	0x80
0x49e3	0xf0
0x49e2	0x00
0x49b5	0x47
0x49b4	0x47
0x49ff	0xfd
0x49fe	0xb0
0x49ed	0x1d
0x49ec	0xc0
0x49e7	0x52
0x49e6	0x36
0x49e5	0x6e
0x49e4	0xb6
0x49df	0xa8
0x49de	0x28
0x49eb	0x0a
0x49ea	0x9e
0x49e9	0x72
0x49e8	0x44
0x49fd	0x0a
0x49fc	0x9e
0x49fb	0x72
0x49fa	0x48
0x49f9	0x4a
0x49f8	0x66
0x49f7	0x79
0x49f6	0xb6
0x49d9	0x6c
0x49d8	0x06
0x4201	0x10
0x4200	0x6b
0x4203	0x64
0x4202	0x80
0x4205	0x62
0x4204	0x00
0x4207	0x7b
0x4206	0x33
0x4209	0x70
0x4208	0x0a
0x420b	0xbd
0x420a	0x68
0x420d	0x76
0x420c	0x2d
0x420f	0x66
0x420e	0xab
0x4211	0xd0
0x4210	0x08
0x4213	0x00
0x4212	0x18
0x4215	0x66
0x4214	0x2c
0x4217	0x3d
0x4216	0x15
0x4219	0x00
0x4218	0x80
0x421b	0x00
0x421a	0x02
0x421d	0x34
0x421c	0x00
0x421f	0x00
0x421e	0x00
0x4221	0x10
0x4220	0x1a
0x4239	0x03
0x4238	0x40
0x423b	0x00
0x423a	0x60
0x423d	0x00
0x423c	0x00
0x423f	0x00
0x423e	0x00
0x4277	0x00
0x4276	0x00
0x4279	0x00
0x4278	0x00
0x427b	0x00
0x427a	0x00
0x427d	0x00
0x427c	0x00
0x4283	0x9f
0x4282	0xdf
0x4285	0xb3
0x4284	0xc1
0x428f	0x24
0x428e	0xa2
0x4291	0xcc
0x4290	0x34
0x4293	0xe3
0x4292	0xd7
0x4295	0x76
0x4294	0x60
0x4297	0x06
0x4296	0xdb
0x4341	0x03
0x4340	0x40
0x43e7	0x00
0x43e6	0x80
0x43e9	0xfc
0x43e8	0x00
0x43eb	0x9f
0x43ea	0xfe
0x43ed	0x00
0x43ec	0x60
0x43ef	0x10
0x43ee	0x00
0x43f1	0x68
0x43f0	0x64
0x43f3	0x92
0x43f2	0x30
0x43f5	0x00
0x43f4	0x00
0x43f7	0x6d
0x43f6	0x87
0x43f9	0x6d
0x43f8	0xb6
0x43fb	0x42
0x43fa	0x46
0x43fd	0x62
0x43fc	0x7c
0x43ff	0x88
0x43fe	0xc8
0x4001	0x10
0x4000	0x6b
0x4003	0x64
0x4002	0x80
0x4005	0x62
0x4004	0x00
0x4007	0x7b
0x4006	0x33
0x4009	0x70
0x4008	0x0a
0x400b	0xbd
0x400a	0x68
0x400d	0x76
0x400c	0x2d
0x400f	0x66
0x400e	0xab
0x4011	0xd0
0x4010	0x08
0x4013	0x00
0x4012	0x18
0x4015	0x66
0x4014	0x2c
0x4017	0x3d
0x4016	0x15
0x4019	0x00
0x4018	0x80
0x401b	0x00
0x401a	0x02
0x401d	0x34
0x401c	0x00
0x401f	0x00
0x401e	0x00
0x4021	0x10
0x4020	0x1a
0x4039	0x03
0x4038	0x40
0x403b	0x00
0x403a	0x60
0x403d	0x00
0x403c	0x00
0x403f	0x00
0x403e	0x00
0x4077	0x00
0x4076	0x00
0x4079	0x00
0x4078	0x00
0x407b	0x00
0x407a	0x00
0x407d	0x00
0x407c	0x00
0x4083	0x9f
0x4082	0xdf
0x4085	0xb3
0x4084	0xc1
0x408f	0x24
0x408e	0xa2
0x4091	0xcc
0x4090	0x34
0x4093	0xe3
0x4092	0xd7
0x4095	0x76
0x4094	0x60
0x4097	0x06
0x4096	0xdb
0x4141	0x03
0x4140	0x40
0x41e7	0x00
0x41e6	0x80
0x41e9	0xfc
0x41e8	0x00
0x41eb	0x9f
0x41ea	0xfe
0x41ed	0x00
0x41ec	0x00
0x41ef	0x10
0x41ee	0x00
0x41f1	0x68
0x41f0	0x64
0x41f3	0x92
0x41f2	0x30
0x41f5	0x00
0x41f4	0x00
0x41f7	0x6d
0x41f6	0x87
0x41f9	0x6d
0x41f8	0xb6
0x41fb	0x42
0x41fa	0x46
0x41fd	0x62
0x41fc	0x7c
0x41ff	0x88
0x41fe	0xc8
0x4401	0x10
0x4400	0x6b
0x4403	0x64
0x4402	0x80
0x4405	0x62
0x4404	0x00
0x4407	0x7b
0x4406	0x33
0x4409	0x70
0x4408	0x0a
0x440b	0xbd
0x440a	0x68
0x440d	0x76
0x440c	0x2d
0x440f	0x66
0x440e	0xab
0x4411	0xd0
0x4410	0x08
0x4413	0x00
0x4412	0x18
0x4415	0x66
0x4414	0x2c
0x4417	0x3d
0x4416	0x15
0x4419	0x00
0x4418	0x80
0x441b	0x00
0x441a	0x02
0x441d	0x34
0x441c	0x00
0x441f	0x00
0x441e	0x00
0x4421	0x10
0x4420	0x1a
0x4439	0x03
0x4438	0x40
0x443b	0x00
0x443a	0x60
0x443d	0x00
0x443c	0x00
0x443f	0x00
0x443e	0x00
0x4477	0x00
0x4476	0x00
0x4479	0x00
0x4478	0x00
0x447b	0x00
0x447a	0x00
0x447d	0x00
0x447c	0x00
0x4483	0x9f
0x4482	0xdf
0x4485	0xb3
0x4484	0xc1
0x448f	0x24
0x448e	0xa2
0x4491	0xcc
0x4490	0x34
0x4493	0xe3
0x4492	0xd7
0x4495	0x76
0x4494	0x60
0x4497	0x06
0x4496	0xdb
0x4541	0x03
0x4540	0x41
0x45e7	0x00
0x45e6	0x80
0x45e9	0xfc
0x45e8	0x00
0x45eb	0x9f
0x45ea	0xfe
0x45ed	0x00
0x45ec	0x00
0x45ef	0x10
0x45ee	0x00
0x45f1	0x68
0x45f0	0x64
0x45f3	0x92
0x45f2	0x30
0x45f5	0x00
0x45f4	0x00
0x45f7	0x6d
0x45f6	0x87
0x45f9	0x6d
0x45f8	0xb6
0x45fb	0x42
0x45fa	0x46
0x45fd	0x62
0x45fc	0x7c
0x45ff	0x88
0x45fe	0xc8
0x4601	0x10
0x4600	0x6b
0x4603	0x64
0x4602	0x80
0x4605	0x62
0x4604	0x00
0x4607	0x7b
0x4606	0x33
0x4609	0x70
0x4608	0x0a
0x460b	0xbd
0x460a	0x68
0x460d	0x76
0x460c	0x2d
0x460f	0x66
0x460e	0xab
0x4611	0xd0
0x4610	0x08
0x4613	0x00
0x4612	0x18
0x4615	0x66
0x4614	0x2c
0x4617	0x3d
0x4616	0x15
0x4619	0x00
0x4618	0x80
0x461b	0x00
0x461a	0x02
0x461d	0x34
0x461c	0x00
0x461f	0x00
0x461e	0x00
0x4621	0x10
0x4620	0x1a
0x4639	0x03
0x4638	0x40
0x463b	0x00
0x463a	0x60
0x463d	0x00
0x463c	0x00
0x463f	0x00
0x463e	0x00
0x4677	0x00
0x4676	0x00
0x4679	0x00
0x4678	0x00
0x467b	0x00
0x467a	0x00
0x467d	0x00
0x467c	0x00
0x4683	0x9f
0x4682	0xdf
0x4685	0xb3
0x4684	0xc1
0x468f	0x24
0x468e	0xa2
0x4691	0xcc
0x4690	0x34
0x4693	0xe3
0x4692	0xd7
0x4695	0x76
0x4694	0x60
0x4697	0x06
0x4696	0xdb
0x4741	0x03
0x4740	0x41
0x47e7	0x00
0x47e6	0x80
0x47e9	0xfc
0x47e8	0x00
0x47eb	0x9f
0x47ea	0xfe
0x47ed	0x00
0x47ec	0x00
0x47ef	0x10
0x47ee	0x00
0x47f1	0x68
0x47f0	0x64
0x47f3	0x92
0x47f2	0x30
0x47f5	0x00
0x47f4	0x00
0x47f7	0x6d
0x47f6	0x87
0x47f9	0x6d
0x47f8	0xb6
0x47fb	0x42
0x47fa	0x46
0x47fd	0x62
0x47fc	0x7c
0x47ff	0x88
0x47fe	0xc8
0x0016	0x40	// serdes_jesd=0x2; 	Address(0x16[7:5])
0x49f1	0x92
0x49f0	0x40
0x49f3	0xea
0x49f2	0x80
0x49e3	0xf0
0x49e2	0x00
0x49b5	0x47
0x49b4	0x47
0x49ff	0xfd
0x49fe	0xb0
0x49ed	0x1d
0x49ec	0xc0
0x49e7	0x52
0x49e6	0x36
0x49e5	0x6e
0x49e4	0xb6
0x49df	0xa8
0x49de	0x28
0x49eb	0x0a
0x49ea	0x9e
0x49e9	0x72
0x49e8	0x44
0x49fd	0x0a
0x49fc	0x9e
0x49fb	0x72
0x49fa	0x48
0x49f9	0x4a
0x49f8	0x66
0x49f7	0x79
0x49f6	0xb6
0x49d9	0x6c
0x49d8	0x06
0x4601	0x10
0x4600	0x6b
0x4603	0x64
0x4602	0x80
0x4605	0x62
0x4604	0x00
0x4607	0x7b
0x4606	0x33
0x4609	0x70
0x4608	0x0a
0x460b	0xbd
0x460a	0x68
0x460d	0x76
0x460c	0x2d
0x460f	0x66
0x460e	0xab
0x4611	0xd0
0x4610	0x08
0x4613	0x00
0x4612	0x18
0x4615	0x66
0x4614	0x2c
0x4617	0x3d
0x4616	0x15
0x4619	0x00
0x4618	0x80
0x461b	0x00
0x461a	0x02
0x461d	0x34
0x461c	0x00
0x461f	0x00
0x461e	0x00
0x4621	0x10
0x4620	0x1a
0x4639	0x03
0x4638	0x40
0x463b	0x00
0x463a	0x60
0x463d	0x00
0x463c	0x00
0x463f	0x00
0x463e	0x00
0x4677	0x00
0x4676	0x00
0x4679	0x00
0x4678	0x00
0x467b	0x00
0x467a	0x00
0x467d	0x00
0x467c	0x00
0x4683	0x9f
0x4682	0xdf
0x4685	0xb3
0x4684	0xc0
0x468f	0x24
0x468e	0xa2
0x4691	0xcc
0x4690	0x34
0x4693	0xe3
0x4692	0xd7
0x4695	0x76
0x4694	0x60
0x4697	0x06
0x4696	0xdb
0x4741	0x03
0x4740	0x40
0x47e7	0x00
0x47e6	0x80
0x47e9	0xfc
0x47e8	0x00
0x47eb	0x9f
0x47ea	0xfe
0x47ed	0x00
0x47ec	0x00
0x47ef	0x10
0x47ee	0x00
0x47f1	0x68
0x47f0	0x64
0x47f3	0x92
0x47f2	0x30
0x47f5	0x00
0x47f4	0x00
0x47f7	0x6d
0x47f6	0x87
0x47f9	0x6d
0x47f8	0xb6
0x47fb	0x42
0x47fa	0x46
0x47fd	0x62
0x47fc	0x7c
0x47ff	0x88
0x47fe	0xc8
0x4401	0x10
0x4400	0x6b
0x4403	0x64
0x4402	0x80
0x4405	0x62
0x4404	0x00
0x4407	0x7b
0x4406	0x33
0x4409	0x70
0x4408	0x0a
0x440b	0xbd
0x440a	0x68
0x440d	0x76
0x440c	0x2d
0x440f	0x66
0x440e	0xab
0x4411	0xd0
0x4410	0x08
0x4413	0x00
0x4412	0x18
0x4415	0x66
0x4414	0x2c
0x4417	0x3d
0x4416	0x15
0x4419	0x00
0x4418	0x80
0x441b	0x00
0x441a	0x02
0x441d	0x34
0x441c	0x00
0x441f	0x00
0x441e	0x00
0x4421	0x10
0x4420	0x1a
0x4439	0x03
0x4438	0x40
0x443b	0x00
0x443a	0x60
0x443d	0x00
0x443c	0x00
0x443f	0x00
0x443e	0x00
0x4477	0x00
0x4476	0x00
0x4479	0x00
0x4478	0x00
0x447b	0x00
0x447a	0x00
0x447d	0x00
0x447c	0x00
0x4483	0x9f
0x4482	0xdf
0x4485	0xb3
0x4484	0xc0
0x448f	0x24
0x448e	0xa2
0x4491	0xcc
0x4490	0x34
0x4493	0xe3
0x4492	0xd7
0x4495	0x76
0x4494	0x60
0x4497	0x06
0x4496	0xdb
0x4541	0x03
0x4540	0x40
0x45e7	0x00
0x45e6	0x80
0x45e9	0xfc
0x45e8	0x00
0x45eb	0x9f
0x45ea	0xfe
0x45ed	0x00
0x45ec	0x00
0x45ef	0x10
0x45ee	0x00
0x45f1	0x68
0x45f0	0x64
0x45f3	0x92
0x45f2	0x30
0x45f5	0x00
0x45f4	0x00
0x45f7	0x6d
0x45f6	0x87
0x45f9	0x6d
0x45f8	0xb6
0x45fb	0x42
0x45fa	0x46
0x45fd	0x62
0x45fc	0x7c
0x45ff	0x88
0x45fe	0xc8
0x4001	0x10
0x4000	0x6b
0x4003	0x64
0x4002	0x80
0x4005	0x62
0x4004	0x00
0x4007	0x7b
0x4006	0x33
0x4009	0x70
0x4008	0x0a
0x400b	0xbd
0x400a	0x68
0x400d	0x76
0x400c	0x2d
0x400f	0x66
0x400e	0xab
0x4011	0xd0
0x4010	0x08
0x4013	0x00
0x4012	0x18
0x4015	0x66
0x4014	0x2c
0x4017	0x3d
0x4016	0x15
0x4019	0x00
0x4018	0x80
0x401b	0x00
0x401a	0x02
0x401d	0x34
0x401c	0x00
0x401f	0x00
0x401e	0x00
0x4021	0x10
0x4020	0x1a
0x4039	0x03
0x4038	0x40
0x403b	0x00
0x403a	0x60
0x403d	0x00
0x403c	0x00
0x403f	0x00
0x403e	0x00
0x4077	0x00
0x4076	0x00
0x4079	0x00
0x4078	0x00
0x407b	0x00
0x407a	0x00
0x407d	0x00
0x407c	0x00
0x4083	0x9f
0x4082	0xdf
0x4085	0xb3
0x4084	0xc0
0x408f	0x24
0x408e	0xa2
0x4091	0xcc
0x4090	0x34
0x4093	0xe3
0x4092	0xd7
0x4095	0x76
0x4094	0x60
0x4097	0x06
0x4096	0xdb
0x4141	0x03
0x4140	0x41
0x41e7	0x00
0x41e6	0x80
0x41e9	0xfc
0x41e8	0x00
0x41eb	0x9f
0x41ea	0xfe
0x41ed	0x00
0x41ec	0x00
0x41ef	0x10
0x41ee	0x00
0x41f1	0x68
0x41f0	0x64
0x41f3	0x92
0x41f2	0x30
0x41f5	0x00
0x41f4	0x00
0x41f7	0x6d
0x41f6	0x87
0x41f9	0x6d
0x41f8	0xb6
0x41fb	0x42
0x41fa	0x46
0x41fd	0x62
0x41fc	0x7c
0x41ff	0x88
0x41fe	0xc8
0x4201	0x10
0x4200	0x6b
0x4203	0x64
0x4202	0x80
0x4205	0x62
0x4204	0x00
0x4207	0x7b
0x4206	0x33
0x4209	0x70
0x4208	0x0a
0x420b	0xbd
0x420a	0x68
0x420d	0x76
0x420c	0x2d
0x420f	0x66
0x420e	0xab
0x4211	0xd0
0x4210	0x08
0x4213	0x00
0x4212	0x18
0x4215	0x66
0x4214	0x2c
0x4217	0x3d
0x4216	0x15
0x4219	0x00
0x4218	0x80
0x421b	0x00
0x421a	0x02
0x421d	0x34
0x421c	0x00
0x421f	0x00
0x421e	0x00
0x4221	0x10
0x4220	0x1a
0x4239	0x03
0x4238	0x40
0x423b	0x00
0x423a	0x60
0x423d	0x00
0x423c	0x00
0x423f	0x00
0x423e	0x00
0x4277	0x00
0x4276	0x00
0x4279	0x00
0x4278	0x00
0x427b	0x00
0x427a	0x00
0x427d	0x00
0x427c	0x00
0x4283	0x9f
0x4282	0xdf
0x4285	0xb3
0x4284	0xc0
0x428f	0x24
0x428e	0xa2
0x4291	0xcc
0x4290	0x34
0x4293	0xe3
0x4292	0xd7
0x4295	0x76
0x4294	0x60
0x4297	0x06
0x4296	0xdb
0x4341	0x03
0x4340	0x41
0x43e7	0x00
0x43e6	0x80
0x43e9	0xfc
0x43e8	0x00
0x43eb	0x9f
0x43ea	0xfe
0x43ed	0x00
0x43ec	0x60
0x43ef	0x10
0x43ee	0x00
0x43f1	0x68
0x43f0	0x64
0x43f3	0x92
0x43f2	0x30
0x43f5	0x00
0x43f4	0x00
0x43f7	0x6d
0x43f6	0x87
0x43f9	0x6d
0x43f8	0xb6
0x43fb	0x42
0x43fa	0x46
0x43fd	0x62
0x43fc	0x7c
0x43ff	0x88
0x43fe	0xc8
0x0016	0x60	// serdes_jesd=0x3; 	Address(0x16[7:5])
0x7007	0x00	// BUS_WIDTH_LANE0=0x0; 	Address(0x9803[7:0])
0x7006	0x00
0x7007	0x00	// BUS_WIDTH_LANE1=0x0; 	Address(0x9803[7:1])
0x7006	0x00
0x7007	0x00	// BUS_WIDTH_LANE2=0x0; 	Address(0x9803[7:2])
0x7006	0x00
0x7007	0x00	// BUS_WIDTH_LANE3=0x0; 	Address(0x9803[7:3])
0x7006	0x00
0x0016	0x00	// serdes_jesd=0x0; 	Address(0x16[7:5])

// END: Done configuring the SERDES


// START: Loading Serdes Firmware.

0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x10300; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x01
0x00a1	0x03
0x00a0	0x00
0x0193	0x79	// MACRO_OPCODE=0x79; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x10301; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x01
0x00a1	0x03
0x00a0	0x01
0x0193	0x79	// MACRO_OPCODE=0x79; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0016	0x60	// serdes_jesd=0x3; 	Address(0x16[7:5])
0x702d	0x00
0x702c	0x05
0x7025	0x00
0x7024	0x08
0x702b	0xe0
0x702a	0x20

WAIT 0.01
0x702d	0x00
0x702c	0x02
0x7025	0x00
0x7024	0x50
0x702b	0xe0
0x702a	0x20

WAIT 0.01
0x701b	0x07	// DOMAIN_RESET=0x777; 	Address(0x980d[3:0],0x980e[7:0])
0x701a	0x77
0x701b	0x00	// DOMAIN_RESET=0x0; 	Address(0x980d[3:0],0x980e[7:0])
0x701a	0x00

WAIT 5
0x0016	0x00	// serdes_jesd=0x0; 	Address(0x16[7:5])

// END: Done loading Serdes Firmware.


// START: Setting Top Control Modes

0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x0081	0x00	// fdd_mode=0x0; 	Address(0x81[7:0])
0x0080	0x01	// mode_2t2r=0x1; 	Address(0x80[7:0])
0x008c	0x01	// use_per_ch_txab_tdd=0x1; 	Address(0x8c[7:0])
0x008d	0x01	// use_per_ch_txcd_tdd=0x1; 	Address(0x8d[7:0])
0x00a0	0x01	// use_per_ch_rxab_tdd=0x1; 	Address(0xa0[7:0])
0x00a1	0x01	// use_per_ch_rxcd_tdd=0x1; 	Address(0xa1[7:0])
0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x0129	0x00	// Property_108h_11_8=0x0; 	Address(0x129[7:0])
0x012a	0x00	// Property_108h_19_16=0x0; 	Address(0x12a[7:0])
0x012b	0x00	// Property_108h_25_24=0x0; 	Address(0x12b[7:0])
0x00dc	0x00	// Property_bch_1_0=0x0; 	Address(0xdc[7:0])
0x00df	0x00	// Property_bch_25_24=0x0; 	Address(0xdf[7:0])
0x00c4	0x00	// Property_a4h_1_0=0x0; 	Address(0xc4[7:0])
0x00c7	0x00	// Property_a4h_25_24=0x0; 	Address(0xc7[7:0])
0x00cc	0x00	// Property_ach_1_0=0x0; 	Address(0xcc[7:0])
0x00cf	0x00	// Property_ach_25_24=0x0; 	Address(0xcf[7:0])
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x0399	0x00	// Property_378h_15_0=0x0; 	Address(0x398[7:0],0x399[7:0],0x39a[7:0])
0x0398	0x00
0x039b	0x00	// Property_378h_31_16=0xe1; 	Address(0x39a[7:0],0x39b[7:0],0x39c[7:0])
0x039a	0xe1
0x0451	0x00	// Property_430h_15_0=0x0; 	Address(0x450[7:0],0x451[7:0],0x452[7:0])
0x0450	0x00
0x0453	0x00	// Property_430h_31_16=0xe1; 	Address(0x452[7:0],0x453[7:0],0x454[7:0])
0x0452	0xe1
0x0509	0x00	// Property_4e8h_15_0=0x0; 	Address(0x508[7:0],0x509[7:0],0x50a[7:0])
0x0508	0x00
0x050b	0x00	// Property_4e8h_31_16=0xe1; 	Address(0x50a[7:0],0x50b[7:0],0x50c[7:0])
0x050a	0xe1
0x05c1	0x00	// Property_5a0h_15_0=0x0; 	Address(0x5c0[7:0],0x5c1[7:0],0x5c2[7:0])
0x05c0	0x00
0x05c3	0x00	// Property_5a0h_31_16=0xe1; 	Address(0x5c2[7:0],0x5c3[7:0],0x5c4[7:0])
0x05c2	0xe1
0x0679	0x00	// Property_658h_15_0=0x0; 	Address(0x678[7:0],0x679[7:0],0x67a[7:0])
0x0678	0x00
0x067b	0x00	// Property_658h_31_16=0xe1; 	Address(0x67a[7:0],0x67b[7:0],0x67c[7:0])
0x067a	0xe1
0x0731	0x00	// Property_710h_15_0=0x0; 	Address(0x730[7:0],0x731[7:0],0x732[7:0])
0x0730	0x00
0x0733	0x00	// Property_710h_31_16=0xe1; 	Address(0x732[7:0],0x733[7:0],0x734[7:0])
0x0732	0xe1

// END: Setting Top Control Modes

0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0180	0x00	// Property_160h_3_0=0x0; 	Address(0x180[7:0])
0x0181	0x00	// Property_160h_11_8=0x0; 	Address(0x181[7:0])
0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])
0x0013	0x40	// dsa_page1=0x1; 	Address(0x13[7:6])
0x054e	0x00	// Property_52ch_16_16=0x0; 	Address(0x54e[7:0])
0x0013	0x80	// dsa_page1=0x2; 	Address(0x13[7:6])
0x054e	0x00	// Property_52ch_16_16=0x0; 	Address(0x54e[7:0])
0x0013	0xc0	// dsa_page1=0x3; 	Address(0x13[7:6])
0x0444	0x03
0x0445	0x00
0x0446	0x00
0x0447	0x00
0x0448	0x0f
0x0449	0x84
0x044a	0x00
0x044b	0x00
0x044c	0x23
0x044d	0x08
0x044e	0x01
0x044f	0x00
0x0450	0x33
0x0451	0x8c
0x0452	0x01
0x0453	0x00
0x0454	0x47
0x0455	0x10
0x0456	0x02
0x0457	0x00
0x0458	0x5b
0x0459	0x94
0x045a	0x02
0x045b	0x01
0x045c	0x6f
0x045d	0x98
0x045e	0x03
0x045f	0x01
0x0460	0x7f
0x0461	0x1c
0x0462	0x04
0x0463	0x01
0x0464	0x93
0x0465	0xa0
0x0466	0x04
0x0467	0x02
0x0468	0xab
0x0469	0xa4
0x046a	0x05
0x046b	0x02
0x046c	0xbf
0x046d	0xa8
0x046e	0x06
0x046f	0x02
0x0470	0xd3
0x0471	0x2c
0x0472	0x07
0x0473	0x03
0x0474	0xeb
0x0475	0x30
0x0476	0x08
0x0477	0x03
0x0478	0x07
0x0479	0x35
0x047a	0x09
0x047b	0x04
0x047c	0x23
0x047d	0x39
0x047e	0x0a
0x047f	0x04
0x0480	0x3b
0x0481	0x3d
0x0482	0x0b
0x0483	0x05
0x0484	0x53
0x0485	0x41
0x0486	0x0c
0x0487	0x05
0x0488	0x6b
0x0489	0x45
0x048a	0x0d
0x048b	0x06
0x048c	0x83
0x048d	0x49
0x048e	0x0e
0x048f	0x07
0x0490	0x9b
0x0491	0x4d
0x0492	0x0f
0x0493	0x07
0x0494	0xaf
0x0495	0xd1
0x0496	0x0f
0x0497	0x08
0x0498	0xbb
0x0499	0x51
0x049a	0x10
0x049b	0x08
0x049c	0xd3
0x049d	0x55
0x049e	0x11
0x049f	0x09
0x04a0	0xeb
0x04a1	0x59
0x04a2	0x12
0x04a3	0x0a
0x04a4	0x0b
0x04a5	0xde
0x04a6	0x13
0x04a7	0x0b
0x04a8	0x23
0x04a9	0xe2
0x04aa	0x14
0x04ab	0x0c
0x04ac	0x3b
0x04ad	0xe6
0x04ae	0x15
0x04af	0x0d
0x04b0	0x4f
0x04b1	0x6a
0x04b2	0x16
0x04b3	0x0f
0x04b4	0x63
0x04b5	0xee
0x04b6	0x16
0x04b7	0x11
0x04b8	0x77
0x04b9	0x6e
0x04ba	0x17
0x04bb	0x11
0x04bc	0x8b
0x04bd	0x72
0x04be	0x18
0x04bf	0x13
0x04c0	0x9f
0x04c1	0xf6
0x04c2	0x18
0x04c3	0x15
0x04c4	0xb3
0x04c5	0x76
0x04c6	0x19
0x04c7	0x16
0x04c8	0xc7
0x04c9	0xf6
0x04ca	0x19
0x04cb	0x18
0x04cc	0xdb
0x04cd	0x76
0x04ce	0x1a
0x04cf	0x19
0x04d0	0xef
0x04d1	0xf6
0x04d2	0x1a
0x04d3	0x1c
0x04d4	0x03
0x04d5	0x7b
0x04d6	0x1b
0x04d7	0x1f
0x04d8	0x13
0x04d9	0xfb
0x04da	0x1b
0x04db	0x1f
0x04dc	0x23
0x04dd	0x7b
0x04de	0x1c
0x04df	0x1f
0x04e0	0x2f
0x04e1	0xfb
0x04e2	0x1c
0x04e3	0x1f
0x04e4	0x3f
0x04e5	0x7b
0x04e6	0x1d
0x04e7	0x1f
0x04e8	0x47
0x04e9	0x7b
0x04ea	0x1d
0x04eb	0x1f
0x04ec	0x53
0x04ed	0xfb
0x04ee	0x1d
0x04ef	0x1f
0x04f0	0x5f
0x04f1	0x7b
0x04f2	0x1e
0x04f3	0x1f
0x04f4	0x67
0x04f5	0x7b
0x04f6	0x1e
0x04f7	0x1f
0x04f8	0x6f
0x04f9	0xfb
0x04fa	0x1e
0x04fb	0x1f
0x04fc	0x7b
0x04fd	0x7b
0x04fe	0x1f
0x04ff	0x1f
0x0500	0x83
0x0501	0xfb
0x0502	0x1f
0x0503	0x1f
0x0504	0x8b
0x0505	0xfb
0x0506	0x1f
0x0507	0x1f
0x0508	0x93
0x0509	0xfb
0x050a	0x1f
0x050b	0x1f
0x0744	0x03
0x0745	0x00
0x0746	0x00
0x0747	0x00
0x0748	0x0f
0x0749	0x84
0x074a	0x00
0x074b	0x00
0x074c	0x23
0x074d	0x08
0x074e	0x01
0x074f	0x00
0x0750	0x33
0x0751	0x8c
0x0752	0x01
0x0753	0x00
0x0754	0x47
0x0755	0x10
0x0756	0x02
0x0757	0x00
0x0758	0x5b
0x0759	0x94
0x075a	0x02
0x075b	0x01
0x075c	0x6f
0x075d	0x98
0x075e	0x03
0x075f	0x01
0x0760	0x7f
0x0761	0x1c
0x0762	0x04
0x0763	0x01
0x0764	0x93
0x0765	0xa0
0x0766	0x04
0x0767	0x02
0x0768	0xab
0x0769	0xa4
0x076a	0x05
0x076b	0x02
0x076c	0xbf
0x076d	0xa8
0x076e	0x06
0x076f	0x02
0x0770	0xd3
0x0771	0x2c
0x0772	0x07
0x0773	0x03
0x0774	0xeb
0x0775	0x30
0x0776	0x08
0x0777	0x03
0x0778	0x07
0x0779	0x35
0x077a	0x09
0x077b	0x04
0x077c	0x23
0x077d	0x39
0x077e	0x0a
0x077f	0x04
0x0780	0x3b
0x0781	0x3d
0x0782	0x0b
0x0783	0x05
0x0784	0x53
0x0785	0x41
0x0786	0x0c
0x0787	0x05
0x0788	0x6b
0x0789	0x45
0x078a	0x0d
0x078b	0x06
0x078c	0x83
0x078d	0x49
0x078e	0x0e
0x078f	0x07
0x0790	0x9b
0x0791	0x4d
0x0792	0x0f
0x0793	0x07
0x0794	0xaf
0x0795	0xd1
0x0796	0x0f
0x0797	0x08
0x0798	0xbb
0x0799	0x51
0x079a	0x10
0x079b	0x08
0x079c	0xd3
0x079d	0x55
0x079e	0x11
0x079f	0x09
0x07a0	0xeb
0x07a1	0x59
0x07a2	0x12
0x07a3	0x0a
0x07a4	0x0b
0x07a5	0xde
0x07a6	0x13
0x07a7	0x0b
0x07a8	0x23
0x07a9	0xe2
0x07aa	0x14
0x07ab	0x0c
0x07ac	0x3b
0x07ad	0xe6
0x07ae	0x15
0x07af	0x0d
0x07b0	0x4f
0x07b1	0x6a
0x07b2	0x16
0x07b3	0x0f
0x07b4	0x63
0x07b5	0xee
0x07b6	0x16
0x07b7	0x11
0x07b8	0x77
0x07b9	0x6e
0x07ba	0x17
0x07bb	0x11
0x07bc	0x8b
0x07bd	0x72
0x07be	0x18
0x07bf	0x13
0x07c0	0x9f
0x07c1	0xf6
0x07c2	0x18
0x07c3	0x15
0x07c4	0xb3
0x07c5	0x76
0x07c6	0x19
0x07c7	0x16
0x07c8	0xc7
0x07c9	0xf6
0x07ca	0x19
0x07cb	0x18
0x07cc	0xdb
0x07cd	0x76
0x07ce	0x1a
0x07cf	0x19
0x07d0	0xef
0x07d1	0xf6
0x07d2	0x1a
0x07d3	0x1c
0x07d4	0x03
0x07d5	0x7b
0x07d6	0x1b
0x07d7	0x1f
0x07d8	0x13
0x07d9	0xfb
0x07da	0x1b
0x07db	0x1f
0x07dc	0x23
0x07dd	0x7b
0x07de	0x1c
0x07df	0x1f
0x07e0	0x2f
0x07e1	0xfb
0x07e2	0x1c
0x07e3	0x1f
0x07e4	0x3f
0x07e5	0x7b
0x07e6	0x1d
0x07e7	0x1f
0x07e8	0x47
0x07e9	0x7b
0x07ea	0x1d
0x07eb	0x1f
0x07ec	0x53
0x07ed	0xfb
0x07ee	0x1d
0x07ef	0x1f
0x07f0	0x5f
0x07f1	0x7b
0x07f2	0x1e
0x07f3	0x1f
0x07f4	0x67
0x07f5	0x7b
0x07f6	0x1e
0x07f7	0x1f
0x07f8	0x6f
0x07f9	0xfb
0x07fa	0x1e
0x07fb	0x1f
0x07fc	0x7b
0x07fd	0x7b
0x07fe	0x1f
0x07ff	0x1f
0x0800	0x83
0x0801	0xfb
0x0802	0x1f
0x0803	0x1f
0x0804	0x8b
0x0805	0xfb
0x0806	0x1f
0x0807	0x1f
0x0808	0x93
0x0809	0xfb
0x080a	0x1f
0x080b	0x1f
0x0844	0x03
0x0845	0x00
0x0846	0x00
0x0847	0x00
0x0848	0x0f
0x0849	0x84
0x084a	0x00
0x084b	0x00
0x084c	0x23
0x084d	0x08
0x084e	0x01
0x084f	0x00
0x0850	0x33
0x0851	0x8c
0x0852	0x01
0x0853	0x00
0x0854	0x47
0x0855	0x10
0x0856	0x02
0x0857	0x00
0x0858	0x5b
0x0859	0x94
0x085a	0x02
0x085b	0x01
0x085c	0x6f
0x085d	0x98
0x085e	0x03
0x085f	0x01
0x0860	0x7f
0x0861	0x1c
0x0862	0x04
0x0863	0x01
0x0864	0x93
0x0865	0xa0
0x0866	0x04
0x0867	0x02
0x0868	0xab
0x0869	0xa4
0x086a	0x05
0x086b	0x02
0x086c	0xbf
0x086d	0xa8
0x086e	0x06
0x086f	0x02
0x0870	0xd3
0x0871	0x2c
0x0872	0x07
0x0873	0x03
0x0874	0xeb
0x0875	0x30
0x0876	0x08
0x0877	0x03
0x0878	0x07
0x0879	0x35
0x087a	0x09
0x087b	0x04
0x087c	0x23
0x087d	0x39
0x087e	0x0a
0x087f	0x04
0x0880	0x3b
0x0881	0x3d
0x0882	0x0b
0x0883	0x05
0x0884	0x53
0x0885	0x41
0x0886	0x0c
0x0887	0x05
0x0888	0x6b
0x0889	0x45
0x088a	0x0d
0x088b	0x06
0x088c	0x83
0x088d	0x49
0x088e	0x0e
0x088f	0x07
0x0890	0x9b
0x0891	0x4d
0x0892	0x0f
0x0893	0x07
0x0894	0xaf
0x0895	0xd1
0x0896	0x0f
0x0897	0x08
0x0898	0xbb
0x0899	0x51
0x089a	0x10
0x089b	0x08
0x089c	0xd3
0x089d	0x55
0x089e	0x11
0x089f	0x09
0x08a0	0xeb
0x08a1	0x59
0x08a2	0x12
0x08a3	0x0a
0x08a4	0x0b
0x08a5	0xde
0x08a6	0x13
0x08a7	0x0b
0x08a8	0x23
0x08a9	0xe2
0x08aa	0x14
0x08ab	0x0c
0x08ac	0x3b
0x08ad	0xe6
0x08ae	0x15
0x08af	0x0d
0x08b0	0x4f
0x08b1	0x6a
0x08b2	0x16
0x08b3	0x0f
0x08b4	0x63
0x08b5	0xee
0x08b6	0x16
0x08b7	0x11
0x08b8	0x77
0x08b9	0x6e
0x08ba	0x17
0x08bb	0x11
0x08bc	0x8b
0x08bd	0x72
0x08be	0x18
0x08bf	0x13
0x08c0	0x9f
0x08c1	0xf6
0x08c2	0x18
0x08c3	0x15
0x08c4	0xb3
0x08c5	0x76
0x08c6	0x19
0x08c7	0x16
0x08c8	0xc7
0x08c9	0xf6
0x08ca	0x19
0x08cb	0x18
0x08cc	0xdb
0x08cd	0x76
0x08ce	0x1a
0x08cf	0x19
0x08d0	0xef
0x08d1	0xf6
0x08d2	0x1a
0x08d3	0x1c
0x08d4	0x03
0x08d5	0x7b
0x08d6	0x1b
0x08d7	0x1f
0x08d8	0x13
0x08d9	0xfb
0x08da	0x1b
0x08db	0x1f
0x08dc	0x23
0x08dd	0x7b
0x08de	0x1c
0x08df	0x1f
0x08e0	0x2f
0x08e1	0xfb
0x08e2	0x1c
0x08e3	0x1f
0x08e4	0x3f
0x08e5	0x7b
0x08e6	0x1d
0x08e7	0x1f
0x08e8	0x47
0x08e9	0x7b
0x08ea	0x1d
0x08eb	0x1f
0x08ec	0x53
0x08ed	0xfb
0x08ee	0x1d
0x08ef	0x1f
0x08f0	0x5f
0x08f1	0x7b
0x08f2	0x1e
0x08f3	0x1f
0x08f4	0x67
0x08f5	0x7b
0x08f6	0x1e
0x08f7	0x1f
0x08f8	0x6f
0x08f9	0xfb
0x08fa	0x1e
0x08fb	0x1f
0x08fc	0x7b
0x08fd	0x7b
0x08fe	0x1f
0x08ff	0x1f
0x0900	0x83
0x0901	0xfb
0x0902	0x1f
0x0903	0x1f
0x0904	0x8b
0x0905	0xfb
0x0906	0x1f
0x0907	0x1f
0x0908	0x93
0x0909	0xfb
0x090a	0x1f
0x090b	0x1f
0x00d1	0x06	// dig_gain_range=0x6; 	Address(0xd1[7:0])
0x0124	0x01	// spi_agc_dsa_A=0x1; 	Address(0x124[7:0])
0x0124	0x00	// spi_agc_dsa_A=0x0; 	Address(0x124[7:0])
0x0174	0x01	// spi_agc_dsa_B=0x1; 	Address(0x174[7:0])
0x0174	0x00	// spi_agc_dsa_B=0x0; 	Address(0x174[7:0])
0x0013	0x00	// dsa_page1=0x0; 	Address(0x13[7:6])
0x0013	0x10	// dsa_page0=0x1; 	Address(0x13[7:4])
0x006c	0x01	// spi_agc_dsa_fb=0x1; 	Address(0x6c[7:0])
0x006c	0x00	// spi_agc_dsa_fb=0x0; 	Address(0x6c[7:0])
0x0013	0x00	// dsa_page0=0x0; 	Address(0x13[7:4])
0x0013	0x80	// dsa_page1=0x2; 	Address(0x13[7:6])
0x00d1	0x06	// dig_gain_range=0x6; 	Address(0xd1[7:0])
0x0124	0x01	// spi_agc_dsa_A=0x1; 	Address(0x124[7:0])
0x0124	0x00	// spi_agc_dsa_A=0x0; 	Address(0x124[7:0])
0x0174	0x01	// spi_agc_dsa_B=0x1; 	Address(0x174[7:0])
0x0174	0x00	// spi_agc_dsa_B=0x0; 	Address(0x174[7:0])
0x0013	0x00	// dsa_page1=0x0; 	Address(0x13[7:6])
0x0013	0x20	// dsa_page0=0x2; 	Address(0x13[7:4])
0x006c	0x01	// spi_agc_dsa_fb=0x1; 	Address(0x6c[7:0])
0x006c	0x00	// spi_agc_dsa_fb=0x0; 	Address(0x6c[7:0])
0x0013	0x00	// dsa_page0=0x0; 	Address(0x13[7:4])
0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0940	0x00	// Property_920h_2_0=0x0; 	Address(0x940[7:0])
0x0941	0x00	// Property_920h_10_8=0x0; 	Address(0x941[7:0])
0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])
0x0013	0xc0	// dsa_page1=0x3; 	Address(0x13[7:6])
0x0545	0x06	// Property_524h_13_8=0x6; 	Address(0x545[7:0])
0x054a	0x06	// Property_528h_21_16=0x6; 	Address(0x54a[7:0])
0x05a4	0x2c	// Property_584h_5_0=0x2c; 	Address(0x5a4[7:0])
0x05a5	0x18	// Property_584h_13_8=0x18; 	Address(0x5a5[7:0])
0x056e	0x00	// Property_54ch_17_0=0x12; 	Address(0x56c[1:0],0x56d[1:0],0x56e[7:0])
0x056d	0x00
0x056c	0x12
0x0572	0x00	// Property_550h_22_0=0x7; 	Address(0x570[6:0],0x571[6:0],0x572[7:0])
0x0571	0x00
0x0570	0x07
0x0576	0x00	// Property_554h_17_0=0x0; 	Address(0x574[1:0],0x575[1:0],0x576[7:0])
0x0575	0x00
0x0574	0x00
0x057e	0x00	// Property_55ch_21_0=0x5c; 	Address(0x57c[5:0],0x57d[5:0],0x57e[7:0])
0x057d	0x00
0x057c	0x5c
0x057a	0x00	// Property_558h_22_0=0x1; 	Address(0x578[6:0],0x579[6:0],0x57a[7:0])
0x0579	0x00
0x0578	0x01
0x0596	0x00	// Property_574h_22_0=0x7; 	Address(0x594[6:0],0x595[6:0],0x596[7:0])
0x0595	0x00
0x0594	0x07
0x059a	0x00	// Property_578h_22_0=0x7; 	Address(0x598[6:0],0x599[6:0],0x59a[7:0])
0x0599	0x00
0x0598	0x07
0x0556	0x00	// Property_534h_17_0=0x12; 	Address(0x554[1:0],0x555[1:0],0x556[7:0])
0x0555	0x00
0x0554	0x12
0x055a	0x00	// Property_538h_22_0=0x7; 	Address(0x558[6:0],0x559[6:0],0x55a[7:0])
0x0559	0x00
0x0558	0x07
0x055e	0x00	// Property_53ch_17_0=0x0; 	Address(0x55c[1:0],0x55d[1:0],0x55e[7:0])
0x055d	0x00
0x055c	0x00
0x0566	0x00	// Property_544h_21_0=0x5c; 	Address(0x564[5:0],0x565[5:0],0x566[7:0])
0x0565	0x00
0x0564	0x5c
0x0562	0x00	// Property_540h_22_0=0x1; 	Address(0x560[6:0],0x561[6:0],0x562[7:0])
0x0561	0x00
0x0560	0x01
0x058e	0x00	// Property_56ch_22_0=0x7; 	Address(0x58c[6:0],0x58d[6:0],0x58e[7:0])
0x058d	0x00
0x058c	0x07
0x0592	0x00	// Property_570h_22_0=0x7; 	Address(0x590[6:0],0x591[6:0],0x592[7:0])
0x0591	0x00
0x0590	0x07
0x0577	0x01	// Property_554h_24_24=0x1; 	Address(0x577[7:0])
0x056f	0x00	// Property_54ch_24_24=0x0; 	Address(0x56f[7:0])
0x05a1	0x00	// Property_580h_8_8=0x0; 	Address(0x5a1[7:0])
0x055f	0x01	// Property_53ch_24_24=0x1; 	Address(0x55f[7:0])
0x0557	0x00	// Property_534h_24_24=0x0; 	Address(0x557[7:0])
0x05a0	0x00	// Property_580h_0_0=0x0; 	Address(0x5a0[7:0])
0x0013	0x00	// dsa_page1=0x0; 	Address(0x13[7:6])
0x0013	0x10	// dsa_page0=0x1; 	Address(0x13[7:4])
0x00d0	0x18	// txa_dsa_dig0_gain=0x18; 	Address(0xd0[7:0],0xd1[7:0])
0x00d4	0x18	// txb_dsa_dig0_gain=0x18; 	Address(0xd4[7:0],0xd5[7:0])
0x0013	0x20	// dsa_page0=0x2; 	Address(0x13[7:4])
0x00d0	0x18	// txa_dsa_dig0_gain=0x18; 	Address(0xd0[7:0],0xd1[7:0])
0x00d4	0x18	// txb_dsa_dig0_gain=0x18; 	Address(0xd4[7:0],0xd5[7:0])
0x0013	0x00	// dsa_page0=0x0; 	Address(0x13[7:4])
0x0013	0xc0	// dsa_page1=0x3; 	Address(0x13[7:6])
0x0a37	0x40
0x0a3f	0x40
0x0a4f	0x40
0x0a5f	0x40
0x0a77	0x40
0x0a7f	0x40
0x0a97	0x40
0x0a9f	0x40
0x0aa7	0x40
0x0aaf	0x40
0x0c37	0x40
0x0c3f	0x40
0x0c4f	0x40
0x0c5f	0x40
0x0c77	0x40
0x0c7f	0x40
0x0c97	0x40
0x0c9f	0x40
0x0ca7	0x40
0x0caf	0x40
0x0013	0x00	// dsa_page1=0x0; 	Address(0x13[7:6])

// START: Configuring RRF Mode to TOP MCU

0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x3; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x00
0x00a0	0x03
0x0193	0x22	// MACRO_OPCODE=0x22; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0xf030f; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x0f
0x00a1	0x03
0x00a0	0x0f
0x0193	0x21	// MACRO_OPCODE=0x21; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x0; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x00
0x00a0	0x00
0x0193	0x2f	// MACRO_OPCODE=0x2f; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])


// END: Configuring RRF Mode to TOP MCU

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])

// START: Configuring RX Chain Parameters to TOP MCU

0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x703; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x07
0x00a0	0x03
0x0193	0x2c	// MACRO_OPCODE=0x2c; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x601; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x06
0x00a0	0x01
0x0193	0x29	// MACRO_OPCODE=0x29; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x101; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x01
0x00a0	0x01
0x0193	0x23	// MACRO_OPCODE=0x23; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x25	// MACRO_OPERAND_REG0=0x25a00001; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0xa0
0x00a1	0x00
0x00a0	0x01
0x00a7	0x25	// MACRO_OPERAND_REG1=0x25a00026; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0xa0
0x00a5	0x00
0x00a4	0x26
0x00ab	0x77	// MACRO_OPERAND_REG2=0x77400026; 	Address(0xa8[7:0],0xa9[7:0],0xaa[7:0],0xab[7:0],0xac[7:0])
0x00aa	0x40
0x00a9	0x00
0x00a8	0x26
0x00af	0xac	// MACRO_OPERAND_REG3=0xac40001b; 	Address(0xac[7:0],0xad[7:0],0xae[7:0],0xaf[7:0],0xb0[7:0])
0x00ae	0x40
0x00ad	0x00
0x00ac	0x1b
0x00b3	0x00	// MACRO_OPERAND_REG4=0x27; 	Address(0xb0[7:0],0xb1[7:0],0xb2[7:0],0xb3[7:0],0xb4[7:0])
0x00b2	0x00
0x00b1	0x00
0x00b0	0x27
0x0193	0x31	// MACRO_OPCODE=0x31; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x602; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x06
0x00a0	0x02
0x0193	0x29	// MACRO_OPCODE=0x29; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x102; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x01
0x00a0	0x02
0x0193	0x23	// MACRO_OPCODE=0x23; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x25	// MACRO_OPERAND_REG0=0x25a00002; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0xa0
0x00a1	0x00
0x00a0	0x02
0x00a7	0x25	// MACRO_OPERAND_REG1=0x25a00026; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0xa0
0x00a5	0x00
0x00a4	0x26
0x00ab	0x77	// MACRO_OPERAND_REG2=0x77400026; 	Address(0xa8[7:0],0xa9[7:0],0xaa[7:0],0xab[7:0],0xac[7:0])
0x00aa	0x40
0x00a9	0x00
0x00a8	0x26
0x00af	0xac	// MACRO_OPERAND_REG3=0xac40001b; 	Address(0xac[7:0],0xad[7:0],0xae[7:0],0xaf[7:0],0xb0[7:0])
0x00ae	0x40
0x00ad	0x00
0x00ac	0x1b
0x00b3	0x00	// MACRO_OPERAND_REG4=0x27; 	Address(0xb0[7:0],0xb1[7:0],0xb2[7:0],0xb3[7:0],0xb4[7:0])
0x00b2	0x00
0x00b1	0x00
0x00b0	0x27
0x0193	0x31	// MACRO_OPCODE=0x31; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x604; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x06
0x00a0	0x04
0x0193	0x29	// MACRO_OPCODE=0x29; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x104; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x01
0x00a0	0x04
0x0193	0x23	// MACRO_OPCODE=0x23; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x25	// MACRO_OPERAND_REG0=0x25a00004; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0xa0
0x00a1	0x00
0x00a0	0x04
0x00a7	0x25	// MACRO_OPERAND_REG1=0x25a00026; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0xa0
0x00a5	0x00
0x00a4	0x26
0x00ab	0x77	// MACRO_OPERAND_REG2=0x77400026; 	Address(0xa8[7:0],0xa9[7:0],0xaa[7:0],0xab[7:0],0xac[7:0])
0x00aa	0x40
0x00a9	0x00
0x00a8	0x26
0x00af	0xac	// MACRO_OPERAND_REG3=0xac40001b; 	Address(0xac[7:0],0xad[7:0],0xae[7:0],0xaf[7:0],0xb0[7:0])
0x00ae	0x40
0x00ad	0x00
0x00ac	0x1b
0x00b3	0x00	// MACRO_OPERAND_REG4=0x27; 	Address(0xb0[7:0],0xb1[7:0],0xb2[7:0],0xb3[7:0],0xb4[7:0])
0x00b2	0x00
0x00b1	0x00
0x00b0	0x27
0x0193	0x31	// MACRO_OPCODE=0x31; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x608; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x06
0x00a0	0x08
0x0193	0x29	// MACRO_OPCODE=0x29; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x108; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x01
0x00a0	0x08
0x0193	0x23	// MACRO_OPCODE=0x23; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x25	// MACRO_OPERAND_REG0=0x25a00008; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0xa0
0x00a1	0x00
0x00a0	0x08
0x00a7	0x25	// MACRO_OPERAND_REG1=0x25a00026; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0xa0
0x00a5	0x00
0x00a4	0x26
0x00ab	0x77	// MACRO_OPERAND_REG2=0x77400026; 	Address(0xa8[7:0],0xa9[7:0],0xaa[7:0],0xab[7:0],0xac[7:0])
0x00aa	0x40
0x00a9	0x00
0x00a8	0x26
0x00af	0xac	// MACRO_OPERAND_REG3=0xac40001b; 	Address(0xac[7:0],0xad[7:0],0xae[7:0],0xaf[7:0],0xb0[7:0])
0x00ae	0x40
0x00ad	0x00
0x00ac	0x1b
0x00b3	0x00	// MACRO_OPERAND_REG4=0x27; 	Address(0xb0[7:0],0xb1[7:0],0xb2[7:0],0xb3[7:0],0xb4[7:0])
0x00b2	0x00
0x00b1	0x00
0x00b0	0x27
0x0193	0x31	// MACRO_OPCODE=0x31; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])


// END: Configuring RX Chain Parameters to TOP MCU

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])

// START: Configuring FB Chain Parameters to TOP MCU

0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x703; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x07
0x00a0	0x03
0x0193	0x2d	// MACRO_OPCODE=0x2d; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x601; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x06
0x00a0	0x01
0x0193	0x2a	// MACRO_OPCODE=0x2a; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x25	// MACRO_OPERAND_REG0=0x25a00001; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0xa0
0x00a1	0x00
0x00a0	0x01
0x00a7	0x00	// MACRO_OPERAND_REG1=0x26; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0x00
0x00a5	0x00
0x00a4	0x26
0x0193	0x32	// MACRO_OPCODE=0x32; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x602; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x06
0x00a0	0x02
0x0193	0x2a	// MACRO_OPCODE=0x2a; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x25	// MACRO_OPERAND_REG0=0x25a00002; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0xa0
0x00a1	0x00
0x00a0	0x02
0x00a7	0x00	// MACRO_OPERAND_REG1=0x26; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0x00
0x00a5	0x00
0x00a4	0x26
0x0193	0x32	// MACRO_OPCODE=0x32; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])


// END: Configuring FB Chain Parameters to TOP MCU

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])

// START: Configuring TX Chain Parameters to TOP MCU

0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x0; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x00
0x00a0	0x00
0x0193	0x8d	// MACRO_OPCODE=0x8d; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x1103; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x11
0x00a0	0x03
0x0193	0x2e	// MACRO_OPCODE=0x2e; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x60f; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x06
0x00a0	0x0f
0x0193	0x2b	// MACRO_OPCODE=0x2b; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x1f0; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x01
0x00a0	0xf0
0x0193	0x23	// MACRO_OPCODE=0x23; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x25	// MACRO_OPERAND_REG0=0x25a0000f; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0xa0
0x00a1	0x00
0x00a0	0x0f
0x00a7	0x25	// MACRO_OPERAND_REG1=0x25a00026; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0xa0
0x00a5	0x00
0x00a4	0x26
0x00ab	0x77	// MACRO_OPERAND_REG2=0x77400026; 	Address(0xa8[7:0],0xa9[7:0],0xaa[7:0],0xab[7:0],0xac[7:0])
0x00aa	0x40
0x00a9	0x00
0x00a8	0x26
0x00af	0xac	// MACRO_OPERAND_REG3=0xac40001b; 	Address(0xac[7:0],0xad[7:0],0xae[7:0],0xaf[7:0],0xb0[7:0])
0x00ae	0x40
0x00ad	0x00
0x00ac	0x1b
0x00b3	0x00	// MACRO_OPERAND_REG4=0x27; 	Address(0xb0[7:0],0xb1[7:0],0xb2[7:0],0xb3[7:0],0xb4[7:0])
0x00b2	0x00
0x00b1	0x00
0x00b0	0x27
0x0193	0x30	// MACRO_OPCODE=0x30; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])


// END: Configuring TX Chain Parameters to TOP MCU

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])

// START: Configuring Digital Chain

0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0xf3f; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x0f
0x00a0	0x3f
0x0193	0x36	// MACRO_OPCODE=0x36; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])


// END: Configuring Digital Chain

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])

// START: Setting FIFO Pointers

0x0012	0x01	// rxdig=0x1; 	Address(0x12[7:0])
0x0060	0x46	// Property_40h_3_0=0x6; 	Address(0x60[7:0])
0x0060	0x66	// Property_40h_7_4=0x6; 	Address(0x60[7:4])
0x0061	0x46	// Property_40h_11_8=0x6; 	Address(0x61[7:0])
0x0061	0x66	// Property_40h_15_12=0x6; 	Address(0x61[7:4])
0x0012	0x02	// rxdig=0x2; 	Address(0x12[7:0])
0x0060	0x46	// Property_40h_3_0=0x6; 	Address(0x60[7:0])
0x0060	0x66	// Property_40h_7_4=0x6; 	Address(0x60[7:4])
0x0061	0x46	// Property_40h_11_8=0x6; 	Address(0x61[7:0])
0x0061	0x66	// Property_40h_15_12=0x6; 	Address(0x61[7:4])
0x0012	0x04	// rxdig=0x4; 	Address(0x12[7:0])
0x0060	0x46	// Property_40h_3_0=0x6; 	Address(0x60[7:0])
0x0060	0x66	// Property_40h_7_4=0x6; 	Address(0x60[7:4])
0x0061	0x46	// Property_40h_11_8=0x6; 	Address(0x61[7:0])
0x0061	0x66	// Property_40h_15_12=0x6; 	Address(0x61[7:4])
0x0012	0x08	// rxdig=0x8; 	Address(0x12[7:0])
0x0060	0x46	// Property_40h_3_0=0x6; 	Address(0x60[7:0])
0x0060	0x66	// Property_40h_7_4=0x6; 	Address(0x60[7:4])
0x0061	0x46	// Property_40h_11_8=0x6; 	Address(0x61[7:0])
0x0061	0x66	// Property_40h_15_12=0x6; 	Address(0x61[7:4])
0x0012	0x00	// rxdig=0x0; 	Address(0x12[7:0])
0x0012	0x10	// fbdig=0x1; 	Address(0x12[7:4])
0x0060	0x46	// Property_40h_3_0=0x6; 	Address(0x60[7:0])
0x0060	0x66	// Property_40h_7_4=0x6; 	Address(0x60[7:4])
0x0061	0x46	// Property_40h_11_8=0x6; 	Address(0x61[7:0])
0x0061	0x66	// Property_40h_15_12=0x6; 	Address(0x61[7:4])
0x0012	0x20	// fbdig=0x2; 	Address(0x12[7:4])
0x0060	0x46	// Property_40h_3_0=0x6; 	Address(0x60[7:0])
0x0060	0x66	// Property_40h_7_4=0x6; 	Address(0x60[7:4])
0x0061	0x46	// Property_40h_11_8=0x6; 	Address(0x61[7:0])
0x0061	0x66	// Property_40h_15_12=0x6; 	Address(0x61[7:4])
0x0012	0x00	// fbdig=0x0; 	Address(0x12[7:4])
0x0019	0x10	// txdig=0x1; 	Address(0x19[7:4])
0x0062	0x07	// Property_40h_19_16=0x7; 	Address(0x62[7:0])
0x0019	0x20	// txdig=0x2; 	Address(0x19[7:4])
0x0062	0x07	// Property_40h_19_16=0x7; 	Address(0x62[7:0])
0x0019	0x40	// txdig=0x4; 	Address(0x19[7:4])
0x0062	0x07	// Property_40h_19_16=0x7; 	Address(0x62[7:0])
0x0019	0x80	// txdig=0x8; 	Address(0x19[7:4])
0x0062	0x07	// Property_40h_19_16=0x7; 	Address(0x62[7:0])
0x0019	0x10	// txdig=0x1; 	Address(0x19[7:4])
0x0060	0x00	// Property_40h_3_0=0x0; 	Address(0x60[7:0])
0x0019	0x20	// txdig=0x2; 	Address(0x19[7:4])
0x0060	0x00	// Property_40h_3_0=0x0; 	Address(0x60[7:0])
0x0019	0x40	// txdig=0x4; 	Address(0x19[7:4])
0x0060	0x00	// Property_40h_3_0=0x0; 	Address(0x60[7:0])
0x0019	0x80	// txdig=0x8; 	Address(0x19[7:4])
0x0060	0x00	// Property_40h_3_0=0x0; 	Address(0x60[7:0])
0x0019	0x00	// txdig=0x0; 	Address(0x19[7:4])
0x0016	0x10	// jesd_subchip=0x1; 	Address(0x16[7:4])
0x0030	0x80	// rxa_afifo_offset=0x0; 	Address(0x30[7:0])
0x0030	0x00	// rxb_afifo_offset=0x0; 	Address(0x30[7:4])
0x0031	0x80	// rxc_afifo_offset=0x0; 	Address(0x31[7:0])
0x0031	0x00	// rxd_afifo_offset=0x0; 	Address(0x31[7:4])
0x0032	0x80	// fba_afifo_offset=0x0; 	Address(0x32[7:0])
0x0032	0x00	// fbc_afifo_offset=0x0; 	Address(0x32[7:4])

// END: Setting FIFO Pointers

0x0016	0x00	// jesd_subchip=0x0; 	Address(0x16[7:4])
0x0011	0x3f	// ec_ana=0x3f; 	Address(0x11[7:0])
0x0075	0x00	// Property_75h_7_7_76h_3_0=0x6; 	Address(0x75[7:7],0x76[7:0])
0x0076	0x03
0x0071	0x04	// Property_71h_2_1=0x2; 	Address(0x71[7:1])
0x0071	0x14	// Property_71h_4_4=0x1; 	Address(0x71[7:4])
0x0084	0x80	// Property_84h_7_6_85h_1_0=0xe; 	Address(0x84[7:6],0x85[7:0])
0x0085	0x03
0x0011	0x00	// ec_ana=0x0; 	Address(0x11[7:0])
0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x086b		// Read: 0xc3
0x086a		// Read: 0xe0
0x0869		// Read: 0x0c
0x0868		// Read: 0x00

// Read	Property_848h_31_0=0xc3e00c00; 	Address(0x868[7:0],0x869[7:0],0x86a[7:0],0x86b[7:0],0x86c[7:0])

0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x124; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x01
0x00a0	0x24
0x0193	0x72	// MACRO_OPCODE=0x72; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x01	// MACRO_OPERAND_REG0=0x1000600; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x06
0x00a0	0x00
0x00a7	0x05	// MACRO_OPERAND_REG1=0x5040302; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0x04
0x00a5	0x03
0x00a4	0x02
0x0193	0x71	// MACRO_OPCODE=0x71; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0011	0x3f	// ec_ana=0x3f; 	Address(0x11[7:0])
0x0060	0x01	// Property_60h_0_0=0x1; 	Address(0x60[7:0])
0x0060	0x00	// Property_60h_0_0=0x0; 	Address(0x60[7:0])
0x0011	0x00	// ec_ana=0x0; 	Address(0x11[7:0])
0x0013	0x0f	// txdh=0xf; 	Address(0x13[7:0])
0x015a	0x02	// Property_138h_17_17=0x1; 	Address(0x15a[7:1])
0x0013	0x00	// txdh=0x0; 	Address(0x13[7:0])

// START: Removing TDD Pin Overrides.

0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x00ed	0x00	// Property_cch_11_8=0x0; 	Address(0xed[7:0])
0x00f5	0x00	// Property_d4h_9_8=0x0; 	Address(0xf5[7:0])
0x00e5	0x0f	// Property_c4h_11_8=0xf; 	Address(0xe5[7:0])

// END: Removing TDD Pin Overrides.


// START: DAC Analog Writes

0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0013	0x0f	// txdh=0xf; 	Address(0x13[7:0])
0x015a	0x22	// Property_138h_21_21=0x1; 	Address(0x15a[7:5])
0x01bd	0x00	// Property_19ch_15_0=0x1; 	Address(0x1bc[7:0],0x1bd[7:0],0x1be[7:0])
0x01bc	0x01
0x0070	0x27	// Property_50h_5_0=0x27; 	Address(0x70[7:0])
0x0071	0x27	// Property_50h_13_8=0x27; 	Address(0x71[7:0])
0x0072	0x27	// Property_50h_21_16=0x27; 	Address(0x72[7:0])
0x0074	0x27	// Property_54h_5_0=0x27; 	Address(0x74[7:0])
0x0075	0x27	// Property_54h_13_8=0x27; 	Address(0x75[7:0])
0x0076	0x27	// Property_54h_21_16=0x27; 	Address(0x76[7:0])
0x0078	0x27	// Property_58h_5_0=0x27; 	Address(0x78[7:0])
0x0079	0x27	// Property_58h_13_8=0x27; 	Address(0x79[7:0])
0x007a	0x27	// Property_58h_21_16=0x27; 	Address(0x7a[7:0])
0x015a	0x26	// Property_138h_18_18=0x1; 	Address(0x15a[7:2])
0x015a	0x26	// Property_138h_18_18=0x1; 	Address(0x15a[7:2])
0x0025	0x00	// Property_4h_8_8=0x0; 	Address(0x25[7:0])
0x0168	0x01	// Property_148h_0_0=0x1; 	Address(0x168[7:0])
0x017c	0x01	// Property_15ch_0_0=0x1; 	Address(0x17c[7:0])
0x01b1	0x00	// Property_190h_15_0=0x10; 	Address(0x1b0[7:0],0x1b1[7:0],0x1b2[7:0])
0x01b0	0x10
0x0158	0x01	// Property_138h_0_0=0x1; 	Address(0x158[7:0])
0x0159	0x01	// Property_138h_8_8=0x1; 	Address(0x159[7:0])
0x0177	0x00	// Property_154h_31_0_158h_3_0=0x800000001; 	Address(0x174[7:0],0x175[7:0],0x176[7:0],0x177[7:0],0x178[7:0],0x178[7:0])
0x0176	0x00
0x0175	0x00
0x0174	0x01
0x0178	0x08
0x018b	0x00	// Property_168h_31_0_16ch_3_0=0x800000001; 	Address(0x188[7:0],0x189[7:0],0x18a[7:0],0x18b[7:0],0x18c[7:0],0x18c[7:0])
0x018a	0x00
0x0189	0x00
0x0188	0x01
0x018c	0x08
0x011a	0x00	// Property_f8h_20_0=0x0; 	Address(0x118[4:0],0x119[4:0],0x11a[7:0])
0x0119	0x00
0x0118	0x00
0x0126	0x00	// Property_104h_20_0=0x0; 	Address(0x124[4:0],0x125[4:0],0x126[7:0])
0x0125	0x00
0x0124	0x00
0x01c5	0x3d	// Property_1a4h_15_0=0x3de0; 	Address(0x1c4[7:0],0x1c5[7:0],0x1c6[7:0])
0x01c4	0xe0
0x0029	0x00	// Property_8h_8_8=0x0; 	Address(0x29[7:0])
0x018e	0x01	// Property_16ch_16_16=0x1; 	Address(0x18e[7:0])
0x0112	0x00	// Property_f0h_18_0=0x0; 	Address(0x110[2:0],0x111[2:0],0x112[7:0])
0x0111	0x00
0x0110	0x00
0x0151	0x0e	// Property_130h_15_0=0xed3; 	Address(0x150[7:0],0x151[7:0],0x152[7:0])
0x0150	0xd3
0x01ad	0x00	// Property_18ch_15_0=0xff; 	Address(0x1ac[7:0],0x1ad[7:0],0x1ae[7:0])
0x01ac	0xff
0x0162	0x00	// Property_140h_19_16=0x0; 	Address(0x162[7:0])
0x0163	0x00	// Property_140h_27_24=0x0; 	Address(0x163[7:0])
0x0013	0x00	// txdh=0x0; 	Address(0x13[7:0])
0x0013	0x0f	// txdh=0xf; 	Address(0x13[7:0])
0x0133	0x00	// Property_110h_31_0_114h_14_0=0x1fe0; 	Address(0x130[7:0],0x131[7:0],0x132[7:0],0x133[7:0],0x134[7:0],0x134[6:0],0x135[7:0])
0x0132	0x00
0x0131	0x1f
0x0130	0xe0
0x0135	0x00
0x0134	0x00
0x0013	0x00	// txdh=0x0; 	Address(0x13[7:0])

// START: Requesting/releasing SPI Access to PLL Pages

0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0170	0x01	// pll_reg_spi_req_a=0x1; 	Address(0x170[7:0])
0x0540	0x00	// Property_520h_0_0=0x0; 	Address(0x540[7:0])

WAIT 0.1

0x0171		// Read: 0x01

// Read	pll_reg_spi_a_ack=0x1(Meaning: );; 	Address(0x171[7:0])


// END: Requesting/releasing SPI Access to PLL Pages

0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])
0x0014	0xff	// txcalib=0xff; 	Address(0x14[7:0],0x15[7:0])
0x0119	0x00	// Property_f8h_15_0=0x1; 	Address(0x118[7:0],0x119[7:0],0x11a[7:0])
0x0118	0x01

WAIT 0.1
0x0119	0x00	// Property_f8h_15_0=0x0; 	Address(0x118[7:0],0x119[7:0],0x11a[7:0])
0x0118	0x00

// START: Requesting/releasing SPI Access to PLL Pages

0x0014	0x00	// txcalib=0x0; 	Address(0x14[7:0],0x15[7:0])
0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0170	0x00	// pll_reg_spi_req_a=0x0; 	Address(0x170[7:0])
0x0540	0x00	// Property_520h_0_0=0x0; 	Address(0x540[7:0])

WAIT 0.2

// END: Requesting/releasing SPI Access to PLL Pages

0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])
0x0019	0xf0	// txdig=0xf; 	Address(0x19[7:4])
0x07d3	0x01	// EnDacDataRandomization=0x1; 	Address(0x7d3[7:0])
0x0019	0x00	// txdig=0x0; 	Address(0x19[7:4])
0x0019	0xf0	// txdig=0xf; 	Address(0x19[7:4])
0x0320	0x00	// Property_300h_3_0=0x0; 	Address(0x320[7:0])
0x0019	0x00	// txdig=0x0; 	Address(0x19[7:4])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x0129	0x0f	// Property_108h_11_8=0xf; 	Address(0x129[7:0])
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0013	0x0f	// txdh=0xf; 	Address(0x13[7:0])
0x0024	0x02	// Property_4h_1_0=0x2; 	Address(0x24[7:0])
0x0013	0x00	// txdh=0x0; 	Address(0x13[7:0])
0x0013	0x0f	// txdh=0xf; 	Address(0x13[7:0])
0x011a	0x00	// Property_f8h_20_0=0x2000; 	Address(0x118[4:0],0x119[4:0],0x11a[7:0])
0x0119	0x20
0x0118	0x00
0x0126	0x00	// Property_104h_20_0=0x2000; 	Address(0x124[4:0],0x125[4:0],0x126[7:0])
0x0125	0x20
0x0124	0x00
0x0013	0x00	// txdh=0x0; 	Address(0x13[7:0])
0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x00fd	0x01	// Property_dch_15_0=0x180; 	Address(0xfc[7:0],0xfd[7:0],0xfe[7:0])
0x00fc	0x80
0x0101	0x01	// Property_e0h_15_0=0x180; 	Address(0x100[7:0],0x101[7:0],0x102[7:0])
0x0100	0x80
0x019d	0x01	// Property_17ch_15_0=0x180; 	Address(0x19c[7:0],0x19d[7:0],0x19e[7:0])
0x019c	0x80
0x01a1	0x01	// Property_180h_15_0=0x180; 	Address(0x1a0[7:0],0x1a1[7:0],0x1a2[7:0])
0x01a0	0x80
0x023d	0x01	// Property_21ch_15_0=0x180; 	Address(0x23c[7:0],0x23d[7:0],0x23e[7:0])
0x023c	0x80
0x0241	0x01	// Property_220h_15_0=0x180; 	Address(0x240[7:0],0x241[7:0],0x242[7:0])
0x0240	0x80
0x02dd	0x01	// Property_2bch_15_0=0x180; 	Address(0x2dc[7:0],0x2dd[7:0],0x2de[7:0])
0x02dc	0x80
0x02e1	0x01	// Property_2c0h_15_0=0x180; 	Address(0x2e0[7:0],0x2e1[7:0],0x2e2[7:0])
0x02e0	0x80
0x0135	0x0c	// Property_114h_15_0=0xc00; 	Address(0x134[7:0],0x135[7:0],0x136[7:0])
0x0134	0x00
0x01d5	0x0c	// Property_1b4h_15_0=0xc00; 	Address(0x1d4[7:0],0x1d5[7:0],0x1d6[7:0])
0x01d4	0x00
0x0275	0x0c	// Property_254h_15_0=0xc00; 	Address(0x274[7:0],0x275[7:0],0x276[7:0])
0x0274	0x00
0x0315	0x0c	// Property_2f4h_15_0=0xc00; 	Address(0x314[7:0],0x315[7:0],0x316[7:0])
0x0314	0x00
0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0013	0x0f	// txdh=0xf; 	Address(0x13[7:0])
0x0167	0x02	// Property_144h_27_0=0x2000000; 	Address(0x164[3:0],0x165[3:0],0x166[3:0],0x167[7:0])
0x0166	0x00
0x0165	0x00
0x0164	0x00
0x01b1	0x00	// Property_190h_15_0=0x30; 	Address(0x1b0[7:0],0x1b1[7:0],0x1b2[7:0])
0x01b0	0x30
0x0112	0x01	// Property_f0h_18_0=0x10000; 	Address(0x110[2:0],0x111[2:0],0x112[7:0])
0x0111	0x00
0x0110	0x00
0x0013	0x00	// txdh=0x0; 	Address(0x13[7:0])
0x0013	0x0f	// txdh=0xf; 	Address(0x13[7:0])
0x0155	0x22	// Property_134h_13_8=0x22; 	Address(0x155[7:0])
0x01c1	0x00	// Property_1a0h_15_0=0x1; 	Address(0x1c0[7:0],0x1c1[7:0],0x1c2[7:0])
0x01c0	0x01
0x0013	0x00	// txdh=0x0; 	Address(0x13[7:0])
0x0019	0xf0	// txdig=0xf; 	Address(0x19[7:4])
0x0902	0x01	// dc_corr_en=0x1; 	Address(0x902[7:0])
0x0911	0x00	// dc_corr_0=0xac; 	Address(0x910[7:0],0x911[7:0],0x912[7:0])
0x0910	0xac
0x0913	0xff	// dc_corr_1=0xff54; 	Address(0x912[7:0],0x913[7:0],0x914[7:0])
0x0912	0x54
0x0915	0x00	// dc_corr_2=0xac; 	Address(0x914[7:0],0x915[7:0],0x916[7:0])
0x0914	0xac
0x0917	0xff	// dc_corr_3=0xff54; 	Address(0x916[7:0],0x917[7:0],0x918[7:0])
0x0916	0x54
0x0919	0x00	// dc_corr_4=0xac; 	Address(0x918[7:0],0x919[7:0],0x91a[7:0])
0x0918	0xac
0x091b	0xff	// dc_corr_5=0xff54; 	Address(0x91a[7:0],0x91b[7:0],0x91c[7:0])
0x091a	0x54
0x091d	0x00	// dc_corr_6=0xac; 	Address(0x91c[7:0],0x91d[7:0],0x91e[7:0])
0x091c	0xac
0x091f	0xff	// dc_corr_7=0xff54; 	Address(0x91e[7:0],0x91f[7:0],0x920[7:0])
0x091e	0x54
0x0921	0x00	// dc_corr_8=0xac; 	Address(0x920[7:0],0x921[7:0],0x922[7:0])
0x0920	0xac
0x0923	0xff	// dc_corr_9=0xff54; 	Address(0x922[7:0],0x923[7:0],0x924[7:0])
0x0922	0x54
0x0925	0x00	// dc_corr_10=0xac; 	Address(0x924[7:0],0x925[7:0],0x926[7:0])
0x0924	0xac
0x0927	0xff	// dc_corr_11=0xff54; 	Address(0x926[7:0],0x927[7:0],0x928[7:0])
0x0926	0x54
0x0929	0x00	// dc_corr_12=0xac; 	Address(0x928[7:0],0x929[7:0],0x92a[7:0])
0x0928	0xac
0x092b	0xff	// dc_corr_13=0xff54; 	Address(0x92a[7:0],0x92b[7:0],0x92c[7:0])
0x092a	0x54
0x092d	0x00	// dc_corr_14=0xac; 	Address(0x92c[7:0],0x92d[7:0],0x92e[7:0])
0x092c	0xac
0x092f	0xff	// dc_corr_15=0xff54; 	Address(0x92e[7:0],0x92f[7:0],0x930[7:0])
0x092e	0x54
0x0932	0x00	// il_coeff_change_pulse=0x0; 	Address(0x932[7:0])
0x0932	0x01	// il_coeff_change_pulse=0x1; 	Address(0x932[7:0])
0x0932	0x00	// il_coeff_change_pulse=0x0; 	Address(0x932[7:0])
0x0019	0x00	// txdig=0x0; 	Address(0x19[7:4])
0x0019	0xf0	// txdig=0xf; 	Address(0x19[7:4])
0x07b2	0x00	// rf_droop_comp_bypass=0x0; 	Address(0x7b2[7:0])
0x07b0	0x1c	// rf_headroom_band0=0x1c; 	Address(0x7b0[7:0])
0x07b1	0x1c	// rf_headroom_band1=0x1c; 	Address(0x7b1[7:0])
0x0019	0x00	// txdig=0x0; 	Address(0x19[7:4])
0x0013	0x0f	// txdh=0xf; 	Address(0x13[7:0])
0x0107	0x40	// Property_e4h_31_0_e8h_19_0=0x800240000000; 	Address(0x104[7:0],0x105[7:0],0x106[7:0],0x107[7:0],0x108[7:0],0x108[3:0],0x109[3:0],0x10a[7:0])
0x0106	0x00
0x0105	0x00
0x0104	0x00
0x010a	0x00
0x0109	0x80
0x0108	0x02
0x0107	0x40	// Property_e4h_31_0_e8h_19_0=0x800a40000000; 	Address(0x104[7:0],0x105[7:0],0x106[7:0],0x107[7:0],0x108[7:0],0x108[3:0],0x109[3:0],0x10a[7:0])
0x0106	0x00
0x0105	0x00
0x0104	0x00
0x010a	0x00
0x0109	0x80
0x0108	0x0a
0x0107	0x60	// Property_e4h_31_0_e8h_19_0=0x800a60000000; 	Address(0x104[7:0],0x105[7:0],0x106[7:0],0x107[7:0],0x108[7:0],0x108[3:0],0x109[3:0],0x10a[7:0])
0x0106	0x00
0x0105	0x00
0x0104	0x00
0x010a	0x00
0x0109	0x80
0x0108	0x0a
0x0107	0x40	// Property_e4h_31_0_e8h_19_0=0x800a40000000; 	Address(0x104[7:0],0x105[7:0],0x106[7:0],0x107[7:0],0x108[7:0],0x108[3:0],0x109[3:0],0x10a[7:0])
0x0106	0x00
0x0105	0x00
0x0104	0x00
0x010a	0x00
0x0109	0x80
0x0108	0x0a
0x0195	0x02	// Property_174h_9_0=0x200; 	Address(0x194[1:0],0x195[7:0])
0x0194	0x00
0x0197	0x02	// Property_174h_25_16=0x200; 	Address(0x196[1:0],0x197[7:0])
0x0196	0x00
0x01b5	0x03
0x01b4	0xff
0x0013	0x00	// txdh=0x0; 	Address(0x13[7:0])
0x0019	0xf0	// txdig=0xf; 	Address(0x19[7:4])
0x07b0	0x07	// rf_headroom_band0=0x7; 	Address(0x7b0[7:0])
0x07b1	0x07	// rf_headroom_band1=0x7; 	Address(0x7b1[7:0])
0x0019	0x00	// txdig=0x0; 	Address(0x19[7:4])

// END: DAC Analog Writes

0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x0a	// MACRO_OPERAND_REG0=0xa101014; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x10
0x00a1	0x10
0x00a0	0x14
0x00a7	0x1f	// MACRO_OPERAND_REG1=0x1f010100; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0x01
0x00a5	0x01
0x00a4	0x00
0x00ab	0x03	// MACRO_OPERAND_REG2=0x303041f; 	Address(0xa8[7:0],0xa9[7:0],0xaa[7:0],0xab[7:0],0xac[7:0])
0x00aa	0x03
0x00a9	0x04
0x00a8	0x1f
0x00af	0x00	// MACRO_OPERAND_REG3=0x100; 	Address(0xac[7:0],0xad[7:0],0xae[7:0],0xaf[7:0],0xb0[7:0])
0x00ae	0x00
0x00ad	0x01
0x00ac	0x00
0x0193	0x88	// MACRO_OPCODE=0x88; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x0; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x00
0x00a0	0x00
0x0193	0x90	// MACRO_OPCODE=0x90; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x0144	0x08	// Property_124h_4_2=0x2; 	Address(0x144[7:2])
0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0018	0x08	// Property_18h_3_3=0x1; 	Address(0x18[7:3])
0x1f96	0x00
0x0018	0x00	// Property_18h_3_3=0x0; 	Address(0x18[7:3])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x0144	0x08	// Property_124h_4_2=0x2; 	Address(0x144[7:2])
0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0018	0x08	// Property_18h_3_3=0x1; 	Address(0x18[7:3])
0x1bd4	0x10
0x0018	0x00	// Property_18h_3_3=0x0; 	Address(0x18[7:3])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x1; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x00
0x00a0	0x01
0x0193	0x90	// MACRO_OPCODE=0x90; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])


// START: Configuring AUX ADC

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x00c0	0xc0	// Property_a0h_6_6=0x1; 	Address(0xc0[7:6])
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0500	0x01	// Property_4e0h_0_0=0x1; 	Address(0x500[7:0])
0x0500	0x01	// Property_4e0h_1_1=0x0; 	Address(0x500[7:1])
0x0500	0x09	// Property_4e0h_3_3=0x1; 	Address(0x500[7:3])
0x0506	0x01	// Property_4e4h_16_16=0x1; 	Address(0x506[7:0])
0x0502	0x00	// Property_4e0h_23_21=0x0; 	Address(0x502[7:5])
0x0502	0x00	// Property_4e0h_20_18=0x0; 	Address(0x502[7:2])
0x0501	0x08	// Property_4e0h_12_11=0x1; 	Address(0x501[7:3])
0x0501	0x0a	// Property_4e0h_10_8=0x2; 	Address(0x501[7:0])
0x0508	0x00	// Property_4e8h_5_5=0x0; 	Address(0x508[7:5])
0x0505	0xa0	// Property_4e4h_15_13=0x5; 	Address(0x505[7:5])
0x0505	0xa1	// Property_4e4h_9_8=0x1; 	Address(0x505[7:0])
0x0506	0x05	// Property_4e4h_18_17=0x2; 	Address(0x506[7:1])
0x0506	0x15	// Property_4e4h_20_19=0x2; 	Address(0x506[7:3])
0x0506	0x15	// Property_4e4h_23_21=0x0; 	Address(0x506[7:5])
0x0505	0xa1	// Property_4e4h_12_10=0x0; 	Address(0x505[7:2])
0x0508	0x00	// Property_4e8h_6_6=0x0; 	Address(0x508[7:6])
0x0508	0x00	// Property_4e8h_4_4=0x0; 	Address(0x508[7:4])
0x0503	0x00	// Property_4e0h_31_30=0x0; 	Address(0x503[7:6])
0x0502	0x00	// Property_4e0h_17_16=0x0; 	Address(0x502[7:0])

WAIT 0.01
0x0500	0x01	// Property_4e0h_3_3=0x0; 	Address(0x500[7:3])

WAIT 0.01
0x0500	0x03	// Property_4e0h_1_1=0x1; 	Address(0x500[7:1])

// END: Configuring AUX ADC

0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])

// START: Removing TDD Pin Overrides.

0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x00ed	0x0f	// Property_cch_11_8=0xf; 	Address(0xed[7:0])
0x00f5	0x00	// Property_d4h_9_8=0x0; 	Address(0xf5[7:0])
0x00e5	0x00	// Property_c4h_11_8=0x0; 	Address(0xe5[7:0])

// END: Removing TDD Pin Overrides.

0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0011	0x3f	// ec_ana=0x3f; 	Address(0x11[7:0])
0x0063	0x80	// Property_63h_7_7=0x1; 	Address(0x63[7:7])
0x0067	0x10	// Property_67h_4_4=0x1; 	Address(0x67[7:4])
0x0077	0x0c	// Property_77h_5_1=0x6; 	Address(0x77[7:1])
0x0076	0x53	// Property_76h_6_4=0x5; 	Address(0x76[7:4])
0x0082	0x80	// Property_82h_7_6=0x2; 	Address(0x82[7:6])
0x0082	0xa0	// Property_82h_5_3=0x4; 	Address(0x82[7:3])
0x0081	0x30	// Property_81h_5_4=0x3; 	Address(0x81[7:4])
0x0086	0xc0	// Property_86h_7_5_87h_0_0=0xe; 	Address(0x86[7:5],0x87[7:0])
0x0087	0x01
0x0084	0x85	// Property_84h_2_0=0x5; 	Address(0x84[7:0])
0x0087	0x05	// Property_87h_2_1=0x2; 	Address(0x87[7:1])
0x00f9	0x00	// Property_f9h_7_7_fah_2_0=0xc; 	Address(0xf9[7:7],0xfa[7:0])
0x00fa	0x06
0x00e8	0x80	// Property_e8h_7_5=0x4; 	Address(0xe8[7:5])
0x014e	0x01	// Property_14eh_2_0=0x1; 	Address(0x14e[7:0])
0x014d	0x1c	// Property_14dh_4_2=0x7; 	Address(0x14d[7:2])
0x014c	0x20	// Property_14ch_5_3=0x4; 	Address(0x14c[7:3])
0x0138	0x18	// Property_138h_5_3=0x3; 	Address(0x138[7:3])
0x013e	0x40	// Property_13eh_6_6=0x1; 	Address(0x13e[7:6])
0x004a	0x60	// Property_4ah_6_4=0x6; 	Address(0x4a[7:4])
0x0049	0x80	// Property_49h_7_6_4ah_0_0=0x6; 	Address(0x49[7:6],0x4a[7:0])
0x004a	0x61
0x00c2	0xc0	// Property_c2h_7_5=0x6; 	Address(0xc2[7:5])
0x00c1	0x60	// Property_c1h_6_4=0x6; 	Address(0xc1[7:4])
0x00b6	0x0c	// Property_b6h_3_2=0x3; 	Address(0xb6[7:2])
0x004f	0x0c	// Property_4fh_3_2=0x3; 	Address(0x4f[7:2])
0x012e	0x80	// Property_12eh_7_7_12fh_1_0=0x7; 	Address(0x12e[7:7],0x12f[7:0])
0x012f	0x03
0x012e	0xf0	// Property_12eh_6_4=0x7; 	Address(0x12e[7:4])
0x012f	0x03	// Property_12fh_3_2=0x0; 	Address(0x12f[7:2])
0x0011	0x00	// ec_ana=0x0; 	Address(0x11[7:0])
0x0010	0x3f	// ec_dig=0x3f; 	Address(0x10[7:0])
0x00c1	0x5a	// Property_c1h_6_0=0x5a; 	Address(0xc1[7:0])
0x0078	0x60	// Property_78h_7_7=0x0; 	Address(0x78[7:7])
0x00c0	0x17	// Property_c0h_3_3=0x0; 	Address(0xc0[7:3])
0x00d5	0x00	// Property_d5h_1_0=0x0; 	Address(0xd5[7:0])
0x00d5	0x08	// Property_d5h_3_2=0x2; 	Address(0xd5[7:2])
0x0150	0x30	// Property_150h_3_3=0x0; 	Address(0x150[7:3])
0x00f8	0x51	// Property_f8h_7_0_f9h_7_0_fah_7_0_fbh_7_0_fch_7_0=0xa8c0c5051; 	Address(0xf8[7:0],0xf9[7:0],0xf9[7:0],0xfa[7:0],0xfa[7:0],0xfb[7:0],0xfb[7:0],0xfc[7:0],0xfc[7:0],0xfd[7:0])
0x00f9	0x50
0x00fa	0x0c
0x00fb	0x8c
0x00fc	0x0a
0x0168	0x02	// Property_168h_1_1=0x1; 	Address(0x168[7:1])
0x00ef	0x08	// Property_efh_6_6=0x0; 	Address(0xef[7:6])
0x0178	0x71	// Property_178h_4_4=0x1; 	Address(0x178[7:4])
0x0075	0xb5	// Property_75h_4_4=0x1; 	Address(0x75[7:4])
0x0168	0x06	// Property_168h_2_2=0x1; 	Address(0x168[7:2])
0x0168	0x02	// Property_168h_2_2=0x0; 	Address(0x168[7:2])
0x0169	0xbb	// Property_169h_3_0=0xb; 	Address(0x169[7:0])
0x0074	0x7a	// Property_74h_7_7=0x0; 	Address(0x74[7:7])
0x013c	0xfe	// Property_13ch_7_0_13dh_7_0_13eh_7_0=0x6bfffe; 	Address(0x13c[7:0],0x13d[7:0],0x13d[7:0],0x13e[7:0],0x13e[7:0],0x13f[7:0])
0x013d	0xff
0x013e	0x6b
0x0124	0xfe	// Property_124h_7_0_125h_7_0_126h_7_0=0x6bfffe; 	Address(0x124[7:0],0x125[7:0],0x125[7:0],0x126[7:0],0x126[7:0],0x127[7:0])
0x0125	0xff
0x0126	0x6b
0x0129	0x24	// Property_129h_2_0=0x4; 	Address(0x129[7:0])
0x0130	0x76	// Property_130h_2_2=0x1; 	Address(0x130[7:2])
0x0130	0x7e	// Property_130h_3_3=0x1; 	Address(0x130[7:3])
0x0010	0x0f	// ec_dig=0xf; 	Address(0x10[7:0])
0x0044	0x01	// Property_44h_0_0=0x1; 	Address(0x44[7:0])
0x003c	0x01	// Property_3ch_0_0=0x1; 	Address(0x3c[7:0])

WAIT 0.001
0x003c	0x00	// Property_3ch_0_0=0x0; 	Address(0x3c[7:0])
0x0044	0x00	// Property_44h_0_0=0x0; 	Address(0x44[7:0])
0x00e8	0x00	// Property_e8h_0_0=0x0; 	Address(0xe8[7:0])
0x00e8	0x01	// Property_e8h_0_0=0x1; 	Address(0xe8[7:0])
0x0010	0x00	// ec_dig=0x0; 	Address(0x10[7:0])
0x0015	0x04	// rx=0x1; 	Address(0x15[7:2])
0x0063	0x00	// Property_40h_31_0=0x40000; 	Address(0x60[7:0],0x61[7:0],0x62[7:0],0x63[7:0],0x64[7:0])
0x0062	0x04
0x0061	0x00
0x0060	0x00
0x0038	0xb0
0x0028	0x04
0x0015	0x08	// rx=0x2; 	Address(0x15[7:2])
0x0063	0x00	// Property_40h_31_0=0x40000; 	Address(0x60[7:0],0x61[7:0],0x62[7:0],0x63[7:0],0x64[7:0])
0x0062	0x04
0x0061	0x00
0x0060	0x00
0x0038	0xb0
0x0028	0x04
0x0015	0x00	// rx=0x0; 	Address(0x15[7:2])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x006b	0x00	// Property_48h_31_0=0x8; 	Address(0x68[7:0],0x69[7:0],0x6a[7:0],0x6b[7:0],0x6c[7:0])
0x006a	0x00
0x0069	0x00
0x0068	0x08
0x0067	0x00	// Property_44h_31_0=0x4000; 	Address(0x64[7:0],0x65[7:0],0x66[7:0],0x67[7:0],0x68[7:0])
0x0066	0x00
0x0065	0x40
0x0064	0x00
0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])
0x0012	0x0f	// rxdig=0xf; 	Address(0x12[7:0])
0x20f4	0x32	// DSAGainRange0=0x32; 	Address(0x20f4[7:0])
0x20f5	0x32	// DSAGainRange1=0x32; 	Address(0x20f5[7:0])
0x20f6	0x32	// DSAGainRange2=0x32; 	Address(0x20f6[7:0])
0x20f7	0x32	// DSAGainRange3=0x32; 	Address(0x20f7[7:0])
0x20f8	0x32	// DSAGainRange4=0x32; 	Address(0x20f8[7:0])
0x20f9	0x32	// DSAGainRange5=0x32; 	Address(0x20f9[7:0])
0x0012	0x00	// rxdig=0x0; 	Address(0x12[7:0])
0x0012	0x30	// fbdig=0x3; 	Address(0x12[7:4])
0x20f4	0x32	// DSAGainRange0=0x32; 	Address(0x20f4[7:0])
0x20f5	0x32	// DSAGainRange1=0x32; 	Address(0x20f5[7:0])
0x20f6	0x32	// DSAGainRange2=0x32; 	Address(0x20f6[7:0])
0x20f7	0x32	// DSAGainRange3=0x32; 	Address(0x20f7[7:0])
0x20f8	0x32	// DSAGainRange4=0x32; 	Address(0x20f8[7:0])
0x20f9	0x32	// DSAGainRange5=0x32; 	Address(0x20f9[7:0])
0x0012	0x00	// fbdig=0x0; 	Address(0x12[7:4])

// START: Removing TDD Pin Overrides.

0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x00ed	0x00	// Property_cch_11_8=0x0; 	Address(0xed[7:0])
0x00f5	0x03	// Property_d4h_9_8=0x3; 	Address(0xf5[7:0])
0x00e5	0x00	// Property_c4h_11_8=0x0; 	Address(0xe5[7:0])

// END: Removing TDD Pin Overrides.

0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0010	0x30	// ec_dig=0x30; 	Address(0x10[7:0])
0x0044	0x01	// Property_44h_0_0=0x1; 	Address(0x44[7:0])
0x003c	0x01	// Property_3ch_0_0=0x1; 	Address(0x3c[7:0])
0x003c	0x00	// Property_3ch_0_0=0x0; 	Address(0x3c[7:0])
0x0044	0x00	// Property_44h_0_0=0x0; 	Address(0x44[7:0])
0x00e8	0x00	// Property_e8h_0_0=0x0; 	Address(0xe8[7:0])
0x00e8	0x01	// Property_e8h_0_0=0x1; 	Address(0xe8[7:0])
0x0010	0x00	// ec_dig=0x0; 	Address(0x10[7:0])

// START: PLL Ana Trims


// START: Requesting/releasing SPI Access to PLL Pages

0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0170	0x01	// pll_reg_spi_req_a=0x1; 	Address(0x170[7:0])
0x0540	0x00	// Property_520h_0_0=0x0; 	Address(0x540[7:0])

WAIT 0.1

0x0171		// Read: 0x01

// Read	pll_reg_spi_a_ack=0x1(Meaning: );; 	Address(0x171[7:0])


// END: Requesting/releasing SPI Access to PLL Pages

0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x005e	0x01	// Property_3ch_16_16=0x1; 	Address(0x5e[7:0])
0x005d	0xec	// Property_3ch_15_13=0x7; 	Address(0x5d[7:5])

// START: Requesting/releasing SPI Access to PLL Pages

0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0170	0x00	// pll_reg_spi_req_a=0x0; 	Address(0x170[7:0])
0x0540	0x00	// Property_520h_0_0=0x0; 	Address(0x540[7:0])

WAIT 0.2

// END: Requesting/releasing SPI Access to PLL Pages

0x050f	0x00	// Property_4ech_31_0=0xc0000; 	Address(0x50c[7:0],0x50d[7:0],0x50e[7:0],0x50f[7:0],0x510[7:0])
0x050e	0x0c
0x050d	0x00
0x050c	0x00
0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x00bb	0x00	// Property_98h_31_0=0x0; 	Address(0xb8[7:0],0xb9[7:0],0xba[7:0],0xbb[7:0],0xbc[7:0])
0x00ba	0x00
0x00b9	0x00
0x00b8	0x00
0x00bb	0x00	// Property_98h_31_0=0x8000; 	Address(0xb8[7:0],0xb9[7:0],0xba[7:0],0xbb[7:0],0xbc[7:0])
0x00ba	0x00
0x00b9	0x80
0x00b8	0x00
0x00bb	0x00	// Property_98h_31_0=0x0; 	Address(0xb8[7:0],0xb9[7:0],0xba[7:0],0xbb[7:0],0xbc[7:0])
0x00ba	0x00
0x00b9	0x00
0x00b8	0x00

WAIT 0.1

// END: PLL Ana Trims

0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])

// START: Configuring JESD Muxes and Pointers


// START: Configuring JESD TX Lane Mux

0x0016	0x10	// jesd_subchip=0x1; 	Address(0x16[7:4])
0x0048	0x10	// txoctetpath0_sel=0x0; 	Address(0x48[7:0])
0x0048	0x10	// txoctetpath1_sel=0x1; 	Address(0x48[7:4])
0x0049	0x32	// txoctetpath2_sel=0x2; 	Address(0x49[7:0])
0x0049	0x32	// txoctetpath3_sel=0x3; 	Address(0x49[7:4])
0x004a	0x54	// txoctetpath4_sel=0x4; 	Address(0x4a[7:0])
0x004a	0x54	// txoctetpath5_sel=0x5; 	Address(0x4a[7:4])
0x004b	0x76	// txoctetpath6_sel=0x6; 	Address(0x4b[7:0])
0x004b	0x76	// txoctetpath7_sel=0x7; 	Address(0x4b[7:4])
0x004c	0x10	// txoctetpath0_clk_sel=0x0; 	Address(0x4c[7:0])
0x004c	0x10	// txoctetpath1_clk_sel=0x1; 	Address(0x4c[7:4])
0x004d	0x32	// txoctetpath2_clk_sel=0x2; 	Address(0x4d[7:0])
0x004d	0x32	// txoctetpath3_clk_sel=0x3; 	Address(0x4d[7:4])
0x004e	0x54	// txoctetpath4_clk_sel=0x4; 	Address(0x4e[7:0])
0x004e	0x54	// txoctetpath5_clk_sel=0x5; 	Address(0x4e[7:4])
0x004f	0x76	// txoctetpath6_clk_sel=0x6; 	Address(0x4f[7:0])
0x004f	0x76	// txoctetpath7_clk_sel=0x7; 	Address(0x4f[7:4])

// END: Configuring JESD TX Lane Mux


// START: Configuring JESD RX Lane Mux

0x0068	0x10	// rxoctetpath0_sel=0x0; 	Address(0x68[7:0])
0x0068	0x10	// rxoctetpath1_sel=0x1; 	Address(0x68[7:4])
0x0069	0x32	// rxoctetpath2_sel=0x2; 	Address(0x69[7:0])
0x0069	0x32	// rxoctetpath3_sel=0x3; 	Address(0x69[7:4])
0x006a	0x54	// rxoctetpath4_sel=0x4; 	Address(0x6a[7:0])
0x006a	0x54	// rxoctetpath5_sel=0x5; 	Address(0x6a[7:4])
0x006b	0x77	// rxoctetpath6_sel=0x7; 	Address(0x6b[7:0])
0x006b	0x67	// rxoctetpath7_sel=0x6; 	Address(0x6b[7:4])
0x006c	0x10	// rxoctetpath0_clk_sel=0x0; 	Address(0x6c[7:0])
0x006c	0x10	// rxoctetpath1_clk_sel=0x1; 	Address(0x6c[7:4])
0x006d	0x32	// rxoctetpath2_clk_sel=0x2; 	Address(0x6d[7:0])
0x006d	0x32	// rxoctetpath3_clk_sel=0x3; 	Address(0x6d[7:4])
0x006e	0x54	// rxoctetpath4_clk_sel=0x4; 	Address(0x6e[7:0])
0x006e	0x54	// rxoctetpath5_clk_sel=0x5; 	Address(0x6e[7:4])
0x006f	0x77	// rxoctetpath6_clk_sel=0x7; 	Address(0x6f[7:0])
0x006f	0x67	// rxoctetpath7_clk_sel=0x6; 	Address(0x6f[7:4])

// END: Configuring JESD RX Lane Mux


// START: Configuring the DDC-JESD Data Muxes

0x0034	0x00	// mux_sel_rxa_b1_i_for_2r1f_ab=0x0; 	Address(0x34[7:0])
0x0034	0x00	// mux_sel_rxa_b1_q_for_2r1f_ab=0x0; 	Address(0x34[7:4])
0x0035	0x22	// mux_sel_rxa_b2_i_for_2r1f_ab=0x2; 	Address(0x35[7:0])
0x0035	0x22	// mux_sel_rxa_b2_q_for_2r1f_ab=0x2; 	Address(0x35[7:4])
0x0036	0x44	// mux_sel_rxb_b1_i_for_2r1f_ab=0x4; 	Address(0x36[7:0])
0x0036	0x44	// mux_sel_rxb_b1_q_for_2r1f_ab=0x4; 	Address(0x36[7:4])
0x0037	0x66	// mux_sel_rxb_b2_i_for_2r1f_ab=0x6; 	Address(0x37[7:0])
0x0037	0x66	// mux_sel_rxb_b2_q_for_2r1f_ab=0x6; 	Address(0x37[7:4])
0x0038	0x40	// mux_sel_rxc_b1_i_for_2r1f_ab=0x0; 	Address(0x38[7:0])
0x0038	0x00	// mux_sel_rxc_b1_q_for_2r1f_ab=0x0; 	Address(0x38[7:4])
0x0039	0x52	// mux_sel_rxc_b2_i_for_2r1f_ab=0x2; 	Address(0x39[7:0])
0x0039	0x22	// mux_sel_rxc_b2_q_for_2r1f_ab=0x2; 	Address(0x39[7:4])
0x003a	0x64	// mux_sel_rxd_b1_i_for_2r1f_ab=0x4; 	Address(0x3a[7:0])
0x003a	0x44	// mux_sel_rxd_b1_q_for_2r1f_ab=0x4; 	Address(0x3a[7:4])
0x003b	0x76	// mux_sel_rxd_b2_i_for_2r1f_ab=0x6; 	Address(0x3b[7:0])
0x003b	0x66	// mux_sel_rxd_b2_q_for_2r1f_ab=0x6; 	Address(0x3b[7:4])
0x0040	0x00	// mux_sel_rxc_b1_i_for_2r1f_cd=0x0; 	Address(0x40[7:0])
0x0040	0x00	// mux_sel_rxc_b1_q_for_2r1f_cd=0x0; 	Address(0x40[7:4])
0x0041	0x22	// mux_sel_rxc_b2_i_for_2r1f_cd=0x2; 	Address(0x41[7:0])
0x0041	0x22	// mux_sel_rxc_b2_q_for_2r1f_cd=0x2; 	Address(0x41[7:4])
0x0042	0x24	// mux_sel_rxd_b1_i_for_2r1f_cd=0x4; 	Address(0x42[7:0])
0x0042	0x44	// mux_sel_rxd_b1_q_for_2r1f_cd=0x4; 	Address(0x42[7:4])
0x0043	0x36	// mux_sel_rxd_b2_i_for_2r1f_cd=0x6; 	Address(0x43[7:0])
0x0043	0x66	// mux_sel_rxd_b2_q_for_2r1f_cd=0x6; 	Address(0x43[7:4])
0x0044	0x50	// mux_sel_fba_i0_for_2r1f_ab=0x0; 	Address(0x44[7:0])
0x0044	0x50	// mux_sel_fba_q0_for_2r1f_ab=0x0; 	Address(0x44[7:2])
0x0044	0x50	// mux_sel_fba_i1_for_2r1f_ab=0x1; 	Address(0x44[7:4])
0x0044	0x50	// mux_sel_fba_q1_for_2r1f_ab=0x1; 	Address(0x44[7:6])
0x0045	0xfa	// mux_sel_fbc_i0_for_2r1f_ab=0x2; 	Address(0x45[7:0])
0x0045	0xfa	// mux_sel_fbc_q0_for_2r1f_ab=0x2; 	Address(0x45[7:2])
0x0045	0xfa	// mux_sel_fbc_i1_for_2r1f_ab=0x3; 	Address(0x45[7:4])
0x0045	0xfa	// mux_sel_fbc_q1_for_2r1f_ab=0x3; 	Address(0x45[7:6])
0x0046	0xfa	// mux_sel_fba_i0_for_2r1f_cd=0x2; 	Address(0x46[7:0])
0x0046	0xfa	// mux_sel_fba_q0_for_2r1f_cd=0x2; 	Address(0x46[7:2])
0x0046	0xfa	// mux_sel_fba_i1_for_2r1f_cd=0x3; 	Address(0x46[7:4])
0x0046	0xfa	// mux_sel_fba_q1_for_2r1f_cd=0x3; 	Address(0x46[7:6])
0x0047	0x50	// mux_sel_fbc_i0_for_2r1f_cd=0x0; 	Address(0x47[7:0])
0x0047	0x50	// mux_sel_fbc_q0_for_2r1f_cd=0x0; 	Address(0x47[7:2])
0x0047	0x50	// mux_sel_fbc_i1_for_2r1f_cd=0x1; 	Address(0x47[7:4])
0x0047	0x50	// mux_sel_fbc_q1_for_2r1f_cd=0x1; 	Address(0x47[7:6])

// END: Configuring the DDC-JESD Data Muxes


// START: Configuring the JESD-DUC Data Muxes

0x00cc	0x00	// mux_sel_for_txa_b0_i=0x0; 	Address(0xcc[7:0])
0x00cc	0x00	// mux_sel_for_txa_b0_q=0x0; 	Address(0xcc[7:4])
0x00cd	0x11	// mux_sel_for_txa_b1_i=0x1; 	Address(0xcd[7:0])
0x00cd	0x11	// mux_sel_for_txa_b1_q=0x1; 	Address(0xcd[7:4])
0x00ce	0x22	// mux_sel_for_txb_b0_i=0x2; 	Address(0xce[7:0])
0x00ce	0x22	// mux_sel_for_txb_b0_q=0x2; 	Address(0xce[7:4])
0x00cf	0x33	// mux_sel_for_txb_b1_i=0x3; 	Address(0xcf[7:0])
0x00cf	0x33	// mux_sel_for_txb_b1_q=0x3; 	Address(0xcf[7:4])
0x00d0	0x48	// mux_sel_for_txc_b0_i=0x8; 	Address(0xd0[7:0])
0x00d0	0x88	// mux_sel_for_txc_b0_q=0x8; 	Address(0xd0[7:4])
0x00d1	0x59	// mux_sel_for_txc_b1_i=0x9; 	Address(0xd1[7:0])
0x00d1	0x99	// mux_sel_for_txc_b1_q=0x9; 	Address(0xd1[7:4])
0x00d2	0x6a	// mux_sel_for_txd_b0_i=0xa; 	Address(0xd2[7:0])
0x00d2	0xaa	// mux_sel_for_txd_b0_q=0xa; 	Address(0xd2[7:4])
0x00d3	0x7b	// mux_sel_for_txd_b1_i=0xb; 	Address(0xd3[7:0])
0x00d3	0xbb	// mux_sel_for_txd_b1_q=0xb; 	Address(0xd3[7:4])
0x0060	0x10	// mux_sel_for_txa_ctrl=0x0; 	Address(0x60[7:0])
0x0060	0x10	// mux_sel_for_txb_ctrl=0x1; 	Address(0x60[7:4])
0x0061	0x34	// mux_sel_for_txc_ctrl=0x4; 	Address(0x61[7:0])
0x0061	0x54	// mux_sel_for_txd_ctrl=0x5; 	Address(0x61[7:4])

// END: Configuring the JESD-DUC Data Muxes


// START: Configuring JESD TX Sync Mux

0x0054	0x00	// adc_jesd_sync_n0_mux_sel=0x0; 	Address(0x54[7:0])
0x0054	0x00	// adc_jesd_sync_n1_mux_sel=0x0; 	Address(0x54[7:4])
0x0055	0x30	// adc_jesd_sync_n2_mux_sel=0x0; 	Address(0x55[7:0])
0x0055	0x00	// adc_jesd_sync_n3_mux_sel=0x0; 	Address(0x55[7:4])
0x0056	0x50	// adc_jesd_sync_n4_mux_sel=0x0; 	Address(0x56[7:0])
0x0056	0x00	// adc_jesd_sync_n5_mux_sel=0x0; 	Address(0x56[7:4])

// END: Configuring JESD TX Sync Mux


// START: Configuring JESD RX Sync Mux

0x00ca	0xe4	// dac_jesd_sync_n0_mux_sel=0x0; 	Address(0xca[7:0])
0x00ca	0xe0	// dac_jesd_sync_n1_mux_sel=0x0; 	Address(0xca[7:2])
0x00ca	0xc0	// dac_jesd_sync_n2_mux_sel=0x0; 	Address(0xca[7:4])
0x00ca	0x00	// dac_jesd_sync_n3_mux_sel=0x0; 	Address(0xca[7:6])

// END: Configuring JESD RX Sync Mux

0x009c	0x03	// rx_clk_dithered_mode_en=0x1; 	Address(0x9c[7:1])
0x009e	0x03	// fb_clk_dithered_mode_en=0x1; 	Address(0x9e[7:1])
0x009c	0x03	// rx_clk_disable=0x1; 	Address(0x9c[7:0])
0x00a0	0x02	// tx_clk_disable=0x0; 	Address(0xa0[7:0])
0x00a0	0x02	// tx_clk_dithered_mode_en=0x1; 	Address(0xa0[7:1])

// END: Configuring JESD Muxes and Pointers


// START: Setting JESD SyncB Pin Mode


// END: Setting JESD SyncB Pin Mode

0x0016	0x00	// jesd_subchip=0x0; 	Address(0x16[7:4])

// START: Configuring ADC JESD TX

0x0016	0x01	// adc_jesd=0x1; 	Address(0x16[7:0])
0x006d	0x07	// link0_init_state=0x1; 	Address(0x6d[7:0])
0x006d	0x07	// link1_init_state=0x1; 	Address(0x6d[7:1])
0x006d	0x07	// link2_init_state=0x1; 	Address(0x6d[7:2])
0x006f	0x02	// init_state_gearbox_spi_ovr=0x1; 	Address(0x6f[7:1])
0x006c	0x0f	// lane0_gearbox_init_state=0x1; 	Address(0x6c[7:0])
0x006c	0x0f	// lane1_gearbox_init_state=0x1; 	Address(0x6c[7:1])
0x006c	0x0f	// lane2_gearbox_init_state=0x1; 	Address(0x6c[7:2])
0x006c	0x0f	// lane3_gearbox_init_state=0x1; 	Address(0x6c[7:3])
0x006c	0x0e	// lane0_gearbox_init_state=0x0; 	Address(0x6c[7:0])
0x006c	0x0c	// lane1_gearbox_init_state=0x0; 	Address(0x6c[7:1])
0x006c	0x08	// lane2_gearbox_init_state=0x0; 	Address(0x6c[7:2])
0x006c	0x00	// lane3_gearbox_init_state=0x0; 	Address(0x6c[7:3])
0x006e	0x0f	// lane0_serdes_fifo_init_state=0x1; 	Address(0x6e[7:0])
0x006e	0x0f	// lane1_serdes_fifo_init_state=0x1; 	Address(0x6e[7:1])
0x006e	0x0f	// lane2_serdes_fifo_init_state=0x1; 	Address(0x6e[7:2])
0x006e	0x0f	// lane3_serdes_fifo_init_state=0x1; 	Address(0x6e[7:3])
0x005c	0x1f	// rx_root_clk_dither_en=0x1; 	Address(0x5c[7:0])
0x005c	0x1f	// fb_root_clk_dither_en=0x1; 	Address(0x5c[7:1])
0x005c	0x1b	// ddc_rd_clk_dither_en=0x0; 	Address(0x5c[7:2])
0x005c	0x13	// jesd_clk_dither_en=0x0; 	Address(0x5c[7:3])
0x005c	0x03	// jesd_clk_div2_dither_en=0x0; 	Address(0x5c[7:4])
0x0021	0x03	// jesd_system_mode=0x3; 	Address(0x21[7:0])
0x005d	0x01	// rx_adc_clk_sysref_mux=0x1; 	Address(0x5d[7:0])
0x005d	0x01	// fb_adc_clk_sysref_mux=0x0; 	Address(0x5d[7:1])
0x0024	0x0f	// jesd_clear_data=0xf; 	Address(0x24[7:0])
0x0069	0x8c	// serdes_fifo_read_dly_lane0=0xc; 	Address(0x69[7:0])
0x0069	0xcc	// serdes_fifo_read_dly_lane1=0xc; 	Address(0x69[7:4])
0x006a	0x8c	// serdes_fifo_read_dly_lane2=0xc; 	Address(0x6a[7:0])
0x006a	0xcc	// serdes_fifo_read_dly_lane3=0xc; 	Address(0x6a[7:4])
0x0040	0x01	// rx1_root_clk_div_m=0x1; 	Address(0x40[7:0])
0x0041	0x00	// rx1_root_clk_div_n_m1=0x0; 	Address(0x41[7:0])
0x0046	0x02	// ddc_rd_clk_rx1_div_m=0x2; 	Address(0x46[7:0])
0x0047	0x02	// ddc_rd_clk_rx1_div_n_m1=0x2; 	Address(0x47[7:0])
0x004c	0x01	// jesd_clk_rx1_div_m=0x1; 	Address(0x4c[7:0])
0x004d	0x02	// jesd_clk_rx1_div_n_m1=0x2; 	Address(0x4d[7:0])
0x0034	0x05	// rx1_jesd_mode=0x5; 	Address(0x34[7:0])
0x0084	0x1f	// link0_k_m1=0x1f; 	Address(0x84[7:0],0x85[7:0])
0x0079	0x1f	// link0_ila_k_m1=0x1f; 	Address(0x79[7:0],0x7a[7:0])
0x0042	0x01	// rx2_root_clk_div_m=0x1; 	Address(0x42[7:0])
0x0043	0x00	// rx2_root_clk_div_n_m1=0x0; 	Address(0x43[7:0])
0x0048	0x02	// ddc_rd_clk_rx2_div_m=0x2; 	Address(0x48[7:0])
0x0049	0x02	// ddc_rd_clk_rx2_div_n_m1=0x2; 	Address(0x49[7:0])
0x004e	0x01	// jesd_clk_rx2_div_m=0x1; 	Address(0x4e[7:0])
0x004f	0x02	// jesd_clk_rx2_div_n_m1=0x2; 	Address(0x4f[7:0])
0x0035	0x05	// rx2_jesd_mode=0x5; 	Address(0x35[7:0])
0x009c	0x1f	// link1_k_m1=0x1f; 	Address(0x9c[7:0],0x9d[7:0])
0x0091	0x1f	// link1_ila_k_m1=0x1f; 	Address(0x91[7:0],0x92[7:0])
0x0044	0x01	// fb_root_clk_div_m=0x1; 	Address(0x44[7:0])
0x0045	0x00	// fb_root_clk_div_n_m1=0x0; 	Address(0x45[7:0])
0x004a	0x02	// ddc_rd_clk_fb_div_m=0x2; 	Address(0x4a[7:0])
0x004b	0x02	// ddc_rd_clk_fb_div_n_m1=0x2; 	Address(0x4b[7:0])
0x0050	0x01	// jesd_clk_fb_div_m=0x1; 	Address(0x50[7:0])
0x0051	0x02	// jesd_clk_fb_div_n_m1=0x2; 	Address(0x51[7:0])
0x0036	0x18	// fb_jesd_mode=0x18; 	Address(0x36[7:0])
0x00b4	0x1f	// link2_k_m1=0x1f; 	Address(0xb4[7:0],0xb5[7:0])
0x00a9	0x1f	// link2_ila_k_m1=0x1f; 	Address(0xa9[7:0],0xaa[7:0])
0x0020	0x00	// jesd_std_sel=0x0; 	Address(0x20[7:0])
0x0077	0x01	// link0_scr=0x0; 	Address(0x77[7:7])
0x008f	0x01	// link1_scr=0x0; 	Address(0x8f[7:7])
0x00a7	0x01	// link2_scr=0x0; 	Address(0xa7[7:7])
0x0023	0x0f	// lane_ena=0xf; 	Address(0x23[7:0])
0x003c	0x02	// sel_rx1_jesd_mode_1s_2s_ovr=0x1; 	Address(0x3c[7:1])
0x003c	0x02	// sel_rx1_jesd_mode_1s_2s_val=0x0; 	Address(0x3c[7:0])
0x003c	0x0a	// sel_rx2_jesd_mode_1s_2s_ovr=0x1; 	Address(0x3c[7:3])
0x003c	0x0a	// sel_rx2_jesd_mode_1s_2s_val=0x0; 	Address(0x3c[7:2])
0x003c	0x2a	// sel_fb_jesd_mode_1s_2s_ovr=0x1; 	Address(0x3c[7:5])
0x003c	0x3a	// sel_fb_jesd_mode_1s_2s_val=0x1; 	Address(0x3c[7:4])
0x0083	0x01	// link0_jesd_ila_config_override=0x1; 	Address(0x83[7:0])
0x009b	0x01	// link1_jesd_ila_config_override=0x1; 	Address(0x9b[7:0])
0x00b2	0x80	// link2_jesd_ila_config_override=0x1; 	Address(0xb2[7:7])
0x0078	0x01	// link0_ila_f_m1=0x1; 	Address(0x78[7:0],0x79[7:0])
0x0090	0x01	// link1_ila_f_m1=0x1; 	Address(0x90[7:0],0x91[7:0])
0x00a8	0x01	// link2_ila_f_m1=0x1; 	Address(0xa8[7:0],0xa9[7:0])
0x007a	0x07	// link0_ila_m_m1=0x7; 	Address(0x7a[7:0],0x7b[7:0])
0x0092	0x07	// link1_ila_m_m1=0x7; 	Address(0x92[7:0],0x93[7:0])
0x00aa	0x07	// link2_ila_m_m1=0x7; 	Address(0xaa[7:0],0xab[7:0])
0x0077	0x03	// link0_ila_l_m1=0x3; 	Address(0x77[7:0])
0x008f	0x03	// link1_ila_l_m1=0x3; 	Address(0x8f[7:0])
0x00a7	0x03	// link2_ila_l_m1=0x3; 	Address(0xa7[7:0])
0x007b	0x0f	// link0_ila_n_m1=0xf; 	Address(0x7b[7:0])
0x0093	0x0f	// link1_ila_n_m1=0xf; 	Address(0x93[7:0])
0x00ab	0x0f	// link2_ila_n_m1=0xf; 	Address(0xab[7:0])
0x00bc	0x00	// lid0=0x0; 	Address(0xbc[7:0])
0x00bd	0x01	// lid1=0x1; 	Address(0xbd[7:0])
0x00be	0x02	// lid2=0x2; 	Address(0xbe[7:0])
0x00bf	0x03	// lid3=0x3; 	Address(0xbf[7:0])
0x00e4	0x42	// msf_rx1_offset_default_mode0=0x2; 	Address(0xe4[7:0])
0x00e4	0x22	// msf_rx1_offset_default_mode1=0x2; 	Address(0xe4[7:4])
0x00e5	0x83	// msf_rx1_offset_default_mode2=0x3; 	Address(0xe5[7:0])
0x00e5	0x43	// msf_rx1_offset_default_mode3=0x4; 	Address(0xe5[7:4])
0x00e6	0x42	// msf_rx2_offset_default_mode0=0x2; 	Address(0xe6[7:0])
0x00e6	0x22	// msf_rx2_offset_default_mode1=0x2; 	Address(0xe6[7:4])
0x00e7	0x83	// msf_rx2_offset_default_mode2=0x3; 	Address(0xe7[7:0])
0x00e7	0x43	// msf_rx2_offset_default_mode3=0x4; 	Address(0xe7[7:4])
0x00e8	0x42	// msf_fb_offset_default_mode0=0x2; 	Address(0xe8[7:0])
0x00e8	0x22	// msf_fb_offset_default_mode1=0x2; 	Address(0xe8[7:4])
0x00e9	0x83	// msf_fb_offset_default_mode2=0x3; 	Address(0xe9[7:0])
0x00e9	0x43	// msf_fb_offset_default_mode3=0x4; 	Address(0xe9[7:4])
0x0037	0x06	// rx1_ctrlmode_12b_trunc_en=0x0; 	Address(0x37[7:0])
0x0037	0x04	// rx2_ctrlmode_12b_trunc_en=0x0; 	Address(0x37[7:1])
0x0037	0x00	// fb_ctrlmode_12b_trunc_en=0x0; 	Address(0x37[7:2])

// END: Done Configuring ADC JESD TX


// START: Configuring ADC JESD TX

0x0016	0x02	// adc_jesd=0x2; 	Address(0x16[7:0])
0x006d	0x07	// link0_init_state=0x1; 	Address(0x6d[7:0])
0x006d	0x07	// link1_init_state=0x1; 	Address(0x6d[7:1])
0x006d	0x07	// link2_init_state=0x1; 	Address(0x6d[7:2])
0x006f	0x02	// init_state_gearbox_spi_ovr=0x1; 	Address(0x6f[7:1])
0x006c	0x0f	// lane0_gearbox_init_state=0x1; 	Address(0x6c[7:0])
0x006c	0x0f	// lane1_gearbox_init_state=0x1; 	Address(0x6c[7:1])
0x006c	0x0f	// lane2_gearbox_init_state=0x1; 	Address(0x6c[7:2])
0x006c	0x0f	// lane3_gearbox_init_state=0x1; 	Address(0x6c[7:3])
0x006c	0x0e	// lane0_gearbox_init_state=0x0; 	Address(0x6c[7:0])
0x006c	0x0c	// lane1_gearbox_init_state=0x0; 	Address(0x6c[7:1])
0x006c	0x08	// lane2_gearbox_init_state=0x0; 	Address(0x6c[7:2])
0x006c	0x00	// lane3_gearbox_init_state=0x0; 	Address(0x6c[7:3])
0x006e	0x0f	// lane0_serdes_fifo_init_state=0x1; 	Address(0x6e[7:0])
0x006e	0x0f	// lane1_serdes_fifo_init_state=0x1; 	Address(0x6e[7:1])
0x006e	0x0f	// lane2_serdes_fifo_init_state=0x1; 	Address(0x6e[7:2])
0x006e	0x0f	// lane3_serdes_fifo_init_state=0x1; 	Address(0x6e[7:3])
0x005c	0x1f	// rx_root_clk_dither_en=0x1; 	Address(0x5c[7:0])
0x005c	0x1f	// fb_root_clk_dither_en=0x1; 	Address(0x5c[7:1])
0x005c	0x1b	// ddc_rd_clk_dither_en=0x0; 	Address(0x5c[7:2])
0x005c	0x13	// jesd_clk_dither_en=0x0; 	Address(0x5c[7:3])
0x005c	0x03	// jesd_clk_div2_dither_en=0x0; 	Address(0x5c[7:4])
0x0021	0x03	// jesd_system_mode=0x3; 	Address(0x21[7:0])
0x005d	0x01	// rx_adc_clk_sysref_mux=0x1; 	Address(0x5d[7:0])
0x005d	0x01	// fb_adc_clk_sysref_mux=0x0; 	Address(0x5d[7:1])
0x0024	0x0f	// jesd_clear_data=0xf; 	Address(0x24[7:0])
0x0069	0x8c	// serdes_fifo_read_dly_lane0=0xc; 	Address(0x69[7:0])
0x0069	0xcc	// serdes_fifo_read_dly_lane1=0xc; 	Address(0x69[7:4])
0x006a	0x8c	// serdes_fifo_read_dly_lane2=0xc; 	Address(0x6a[7:0])
0x006a	0xcc	// serdes_fifo_read_dly_lane3=0xc; 	Address(0x6a[7:4])
0x0040	0x01	// rx1_root_clk_div_m=0x1; 	Address(0x40[7:0])
0x0041	0x00	// rx1_root_clk_div_n_m1=0x0; 	Address(0x41[7:0])
0x0046	0x02	// ddc_rd_clk_rx1_div_m=0x2; 	Address(0x46[7:0])
0x0047	0x02	// ddc_rd_clk_rx1_div_n_m1=0x2; 	Address(0x47[7:0])
0x004c	0x01	// jesd_clk_rx1_div_m=0x1; 	Address(0x4c[7:0])
0x004d	0x02	// jesd_clk_rx1_div_n_m1=0x2; 	Address(0x4d[7:0])
0x0034	0x05	// rx1_jesd_mode=0x5; 	Address(0x34[7:0])
0x0084	0x1f	// link0_k_m1=0x1f; 	Address(0x84[7:0],0x85[7:0])
0x0079	0x1f	// link0_ila_k_m1=0x1f; 	Address(0x79[7:0],0x7a[7:0])
0x0042	0x01	// rx2_root_clk_div_m=0x1; 	Address(0x42[7:0])
0x0043	0x00	// rx2_root_clk_div_n_m1=0x0; 	Address(0x43[7:0])
0x0048	0x02	// ddc_rd_clk_rx2_div_m=0x2; 	Address(0x48[7:0])
0x0049	0x02	// ddc_rd_clk_rx2_div_n_m1=0x2; 	Address(0x49[7:0])
0x004e	0x01	// jesd_clk_rx2_div_m=0x1; 	Address(0x4e[7:0])
0x004f	0x02	// jesd_clk_rx2_div_n_m1=0x2; 	Address(0x4f[7:0])
0x0035	0x05	// rx2_jesd_mode=0x5; 	Address(0x35[7:0])
0x009c	0x1f	// link1_k_m1=0x1f; 	Address(0x9c[7:0],0x9d[7:0])
0x0091	0x1f	// link1_ila_k_m1=0x1f; 	Address(0x91[7:0],0x92[7:0])
0x0044	0x01	// fb_root_clk_div_m=0x1; 	Address(0x44[7:0])
0x0045	0x00	// fb_root_clk_div_n_m1=0x0; 	Address(0x45[7:0])
0x004a	0x02	// ddc_rd_clk_fb_div_m=0x2; 	Address(0x4a[7:0])
0x004b	0x02	// ddc_rd_clk_fb_div_n_m1=0x2; 	Address(0x4b[7:0])
0x0050	0x01	// jesd_clk_fb_div_m=0x1; 	Address(0x50[7:0])
0x0051	0x02	// jesd_clk_fb_div_n_m1=0x2; 	Address(0x51[7:0])
0x0036	0x18	// fb_jesd_mode=0x18; 	Address(0x36[7:0])
0x00b4	0x1f	// link2_k_m1=0x1f; 	Address(0xb4[7:0],0xb5[7:0])
0x00a9	0x1f	// link2_ila_k_m1=0x1f; 	Address(0xa9[7:0],0xaa[7:0])
0x0020	0x00	// jesd_std_sel=0x0; 	Address(0x20[7:0])
0x0077	0x01	// link0_scr=0x0; 	Address(0x77[7:7])
0x008f	0x01	// link1_scr=0x0; 	Address(0x8f[7:7])
0x00a7	0x01	// link2_scr=0x0; 	Address(0xa7[7:7])
0x0023	0x0f	// lane_ena=0xf; 	Address(0x23[7:0])
0x003c	0x02	// sel_rx1_jesd_mode_1s_2s_ovr=0x1; 	Address(0x3c[7:1])
0x003c	0x02	// sel_rx1_jesd_mode_1s_2s_val=0x0; 	Address(0x3c[7:0])
0x003c	0x0a	// sel_rx2_jesd_mode_1s_2s_ovr=0x1; 	Address(0x3c[7:3])
0x003c	0x0a	// sel_rx2_jesd_mode_1s_2s_val=0x0; 	Address(0x3c[7:2])
0x003c	0x2a	// sel_fb_jesd_mode_1s_2s_ovr=0x1; 	Address(0x3c[7:5])
0x003c	0x3a	// sel_fb_jesd_mode_1s_2s_val=0x1; 	Address(0x3c[7:4])
0x0083	0x01	// link0_jesd_ila_config_override=0x1; 	Address(0x83[7:0])
0x009b	0x01	// link1_jesd_ila_config_override=0x1; 	Address(0x9b[7:0])
0x00b2	0x80	// link2_jesd_ila_config_override=0x1; 	Address(0xb2[7:7])
0x0078	0x01	// link0_ila_f_m1=0x1; 	Address(0x78[7:0],0x79[7:0])
0x0090	0x01	// link1_ila_f_m1=0x1; 	Address(0x90[7:0],0x91[7:0])
0x00a8	0x01	// link2_ila_f_m1=0x1; 	Address(0xa8[7:0],0xa9[7:0])
0x007a	0x07	// link0_ila_m_m1=0x7; 	Address(0x7a[7:0],0x7b[7:0])
0x0092	0x07	// link1_ila_m_m1=0x7; 	Address(0x92[7:0],0x93[7:0])
0x00aa	0x07	// link2_ila_m_m1=0x7; 	Address(0xaa[7:0],0xab[7:0])
0x0077	0x03	// link0_ila_l_m1=0x3; 	Address(0x77[7:0])
0x008f	0x03	// link1_ila_l_m1=0x3; 	Address(0x8f[7:0])
0x00a7	0x03	// link2_ila_l_m1=0x3; 	Address(0xa7[7:0])
0x007b	0x0f	// link0_ila_n_m1=0xf; 	Address(0x7b[7:0])
0x0093	0x0f	// link1_ila_n_m1=0xf; 	Address(0x93[7:0])
0x00ab	0x0f	// link2_ila_n_m1=0xf; 	Address(0xab[7:0])
0x00bc	0x04	// lid0=0x4; 	Address(0xbc[7:0])
0x00bd	0x05	// lid1=0x5; 	Address(0xbd[7:0])
0x00be	0x06	// lid2=0x6; 	Address(0xbe[7:0])
0x00bf	0x07	// lid3=0x7; 	Address(0xbf[7:0])
0x00e4	0x42	// msf_rx1_offset_default_mode0=0x2; 	Address(0xe4[7:0])
0x00e4	0x22	// msf_rx1_offset_default_mode1=0x2; 	Address(0xe4[7:4])
0x00e5	0x83	// msf_rx1_offset_default_mode2=0x3; 	Address(0xe5[7:0])
0x00e5	0x43	// msf_rx1_offset_default_mode3=0x4; 	Address(0xe5[7:4])
0x00e6	0x42	// msf_rx2_offset_default_mode0=0x2; 	Address(0xe6[7:0])
0x00e6	0x22	// msf_rx2_offset_default_mode1=0x2; 	Address(0xe6[7:4])
0x00e7	0x83	// msf_rx2_offset_default_mode2=0x3; 	Address(0xe7[7:0])
0x00e7	0x43	// msf_rx2_offset_default_mode3=0x4; 	Address(0xe7[7:4])
0x00e8	0x42	// msf_fb_offset_default_mode0=0x2; 	Address(0xe8[7:0])
0x00e8	0x22	// msf_fb_offset_default_mode1=0x2; 	Address(0xe8[7:4])
0x00e9	0x83	// msf_fb_offset_default_mode2=0x3; 	Address(0xe9[7:0])
0x00e9	0x43	// msf_fb_offset_default_mode3=0x4; 	Address(0xe9[7:4])
0x0037	0x06	// rx1_ctrlmode_12b_trunc_en=0x0; 	Address(0x37[7:0])
0x0037	0x04	// rx2_ctrlmode_12b_trunc_en=0x0; 	Address(0x37[7:1])
0x0037	0x00	// fb_ctrlmode_12b_trunc_en=0x0; 	Address(0x37[7:2])

// END: Done Configuring ADC JESD TX

0x0016	0x00	// adc_jesd=0x0; 	Address(0x16[7:0])

// START: Configuring DAC JESD RX

0x0016	0x04	// dac_jesd=0x1; 	Address(0x16[7:2])
0x006c	0x0f	// link0_k_m1=0xf; 	Address(0x6c[7:0],0x6d[7:0])
0x006d	0x0f	// link1_k_m1=0xf; 	Address(0x6d[7:0],0x6e[7:0])
0x0057	0x0f	// link1_ila_k_m1=0xf; 	Address(0x57[7:0],0x58[7:0])
0x0049	0x0f	// link0_ila_k_m1=0xf; 	Address(0x49[7:0],0x4a[7:0])
0x0069	0x00	// link0_rbd_m1=0x3; 	Address(0x68[7:0],0x69[7:0],0x6a[7:0])
0x0068	0x03
0x006b	0x00	// link1_rbd_m1=0x3; 	Address(0x6a[7:0],0x6b[7:0],0x6c[7:0])
0x006a	0x03
0x0024	0x5e	// gearbox_init_state_ovr=0x1; 	Address(0x24[7:6])
0x0025	0xff	// gearbox_init_state_lane0_val=0x1; 	Address(0x25[7:0])
0x0025	0xff	// gearbox_init_state_lane1_val=0x1; 	Address(0x25[7:1])
0x0025	0xff	// gearbox_init_state_lane2_val=0x1; 	Address(0x25[7:2])
0x0025	0xff	// gearbox_init_state_lane3_val=0x1; 	Address(0x25[7:3])
0x0025	0xfe	// gearbox_init_state_lane0_val=0x0; 	Address(0x25[7:0])
0x0025	0xfc	// gearbox_init_state_lane1_val=0x0; 	Address(0x25[7:1])
0x0025	0xf8	// gearbox_init_state_lane2_val=0x0; 	Address(0x25[7:2])
0x0025	0xf0	// gearbox_init_state_lane3_val=0x0; 	Address(0x25[7:3])
0x0020	0x03	// link0_init_state=0x1; 	Address(0x20[7:0])
0x0020	0x03	// link1_init_state=0x1; 	Address(0x20[7:1])
0x0064	0xff	// jesd_clear_data=0xf; 	Address(0x64[7:4])
0x0040	0x04	// link0_comma_align_lock_reset_disable=0x1; 	Address(0x40[7:2])
0x0040	0x0c	// link1_comma_align_lock_reset_disable=0x1; 	Address(0x40[7:3])
0x00ac	0x04	// link0_emb_align_lock_reset_disable=0x1; 	Address(0xac[7:2])
0x00ac	0x0c	// link1_emb_align_lock_reset_disable=0x1; 	Address(0xac[7:3])
0x002c	0x01	// root_clk_tx1_div_m=0x1; 	Address(0x2c[7:0])
0x002d	0x00	// root_clk_tx1_div_n_m1=0x0; 	Address(0x2d[7:0])
0x002e	0x01	// root_clk_tx2_div_m=0x1; 	Address(0x2e[7:0])
0x002f	0x00	// root_clk_tx2_div_n_m1=0x0; 	Address(0x2f[7:0])
0x0030	0x02	// duc_clk_tx1_div_m=0x2; 	Address(0x30[7:0])
0x0031	0x02	// duc_clk_tx1_div_n_m1=0x2; 	Address(0x31[7:0])
0x0032	0x02	// duc_clk_tx2_div_m=0x2; 	Address(0x32[7:0])
0x0033	0x02	// duc_clk_tx2_div_n_m1=0x2; 	Address(0x33[7:0])
0x0034	0x01	// jesd_clk_tx1_div_m=0x1; 	Address(0x34[7:0])
0x0035	0x02	// jesd_clk_tx1_div_n_m1=0x2; 	Address(0x35[7:0])
0x0036	0x01	// jesd_clk_tx2_div_m=0x1; 	Address(0x36[7:0])
0x0037	0x02	// jesd_clk_tx2_div_n_m1=0x2; 	Address(0x37[7:0])
0x0022	0x45	// link0_jesd_mode=0x5; 	Address(0x22[7:0])
0x0023	0x45	// link1_jesd_mode=0x5; 	Address(0x23[7:0])
0x0022	0x45	// link0_jesd_sample_mode=0x1; 	Address(0x22[7:6])
0x0023	0x45	// link1_jesd_sample_mode=0x1; 	Address(0x23[7:6])
0x0038	0x1f	// tx_root_clk_div_dither_en=0x1; 	Address(0x38[7:0])
0x0038	0x1d	// duc_clk_io_div_dither_en=0x0; 	Address(0x38[7:1])
0x0038	0x19	// duc_clk_div_dither_en=0x0; 	Address(0x38[7:2])
0x0038	0x11	// jesd_clk_div_dither_en=0x0; 	Address(0x38[7:3])
0x0038	0x01	// jesd_clk_div2_div_dither_en=0x0; 	Address(0x38[7:4])
0x0026	0x00	// num_links=0x0; 	Address(0x26[7:2])
0x0042	0x7f	// comma_align_valid_thresh=0x7f; 	Address(0x42[7:0])
0x0078	0xdf	// link0_sync_request_ena=0xdf; 	Address(0x78[7:0],0x79[7:0])
0x0079	0xdf	// link1_sync_request_ena=0xdf; 	Address(0x79[7:0],0x7a[7:0])
0x007a	0x00	// link0_error_ena=0x0; 	Address(0x7a[7:0],0x7b[7:0])
0x007b	0x00	// link1_error_ena=0x0; 	Address(0x7b[7:0],0x7c[7:0])
0x0103	0x00	// alarms_clear=0x202020200000003f; 	Address(0x100[7:0],0x101[7:0],0x102[7:0],0x103[7:0],0x104[7:0],0x104[7:0],0x105[7:0],0x106[7:0],0x107[7:0],0x108[7:0])
0x0102	0x00
0x0101	0x00
0x0100	0x3f
0x0107	0x20
0x0106	0x20
0x0105	0x20
0x0104	0x20
0x00fb	0x00	// alarms_mask=0x202020200000003f; 	Address(0xf8[7:0],0xf9[7:0],0xfa[7:0],0xfb[7:0],0xfc[7:0],0xfc[7:0],0xfd[7:0],0xfe[7:0],0xff[7:0],0x100[7:0])
0x00fa	0x00
0x00f9	0x00
0x00f8	0x3f
0x00ff	0x20
0x00fe	0x20
0x00fd	0x20
0x00fc	0x20
0x0113	0x00	// alarms_to_pap_clear=0x202020200000003f; 	Address(0x110[7:0],0x111[7:0],0x112[7:0],0x113[7:0],0x114[7:0],0x114[7:0],0x115[7:0],0x116[7:0],0x117[7:0],0x118[7:0])
0x0112	0x00
0x0111	0x00
0x0110	0x3f
0x0117	0x20
0x0116	0x20
0x0115	0x20
0x0114	0x20
0x010b	0x00	// alarms_to_pap_mask=0x202020200000003f; 	Address(0x108[7:0],0x109[7:0],0x10a[7:0],0x10b[7:0],0x10c[7:0],0x10c[7:0],0x10d[7:0],0x10e[7:0],0x10f[7:0],0x110[7:0])
0x010a	0x00
0x0109	0x00
0x0108	0x3f
0x010f	0x20
0x010e	0x20
0x010d	0x20
0x010c	0x20
0x0024	0x5c	// alarm_zeros_jesd_data_ena=0x0; 	Address(0x24[7:1])
0x003c	0x84	// serdes_fifo_offset_lane0=0x4; 	Address(0x3c[7:0])
0x003c	0x44	// serdes_fifo_offset_lane1=0x4; 	Address(0x3c[7:4])
0x003d	0x84	// serdes_fifo_offset_lane2=0x4; 	Address(0x3d[7:0])
0x003d	0x44	// serdes_fifo_offset_lane3=0x4; 	Address(0x3d[7:4])
0x0026	0x00	// jesd_std_sel=0x0; 	Address(0x26[7:0])
0x0047	0x01	// link0_scr=0x0; 	Address(0x47[7:7])
0x0055	0x01	// link1_scr=0x0; 	Address(0x55[7:7])
0x0064	0xff	// lane_ena=0xf; 	Address(0x64[7:0])
0x0081	0xf1	// rbd_buf_overflow_err_cnt_thresh=0xf; 	Address(0x81[7:4])
0x0083	0x1f	// dec_8b10b_code_err_cnt_thresh=0xf; 	Address(0x83[7:0])
0x0083	0xff	// dec_8b10b_disp_err_cnt_thresh=0xf; 	Address(0x83[7:4])
0x0081	0xff	// link_config_err_cnt_thresh=0xf; 	Address(0x81[7:0])
0x0080	0x1f	// multiframe_align_err_cnt_thresh=0xf; 	Address(0x80[7:0])
0x0080	0xff	// frame_align_err_cnt_thresh=0xf; 	Address(0x80[7:4])
0x00a8	0x02	// Property_88h_1_1=0x1; 	Address(0xa8[7:1])
0x0024	0x58	// zero_invalid_data=0x0; 	Address(0x24[7:2])
0x0024	0x50	// fifo_error_zeros_data_ena=0x0; 	Address(0x24[7:3])

// END: Done Configuring DAC JESD RX


// START: Configuring DAC JESD RX

0x0016	0x08	// dac_jesd=0x2; 	Address(0x16[7:2])
0x006c	0x0f	// link0_k_m1=0xf; 	Address(0x6c[7:0],0x6d[7:0])
0x006d	0x0f	// link1_k_m1=0xf; 	Address(0x6d[7:0],0x6e[7:0])
0x0057	0x0f	// link1_ila_k_m1=0xf; 	Address(0x57[7:0],0x58[7:0])
0x0049	0x0f	// link0_ila_k_m1=0xf; 	Address(0x49[7:0],0x4a[7:0])
0x0069	0x00	// link0_rbd_m1=0x3; 	Address(0x68[7:0],0x69[7:0],0x6a[7:0])
0x0068	0x03
0x006b	0x00	// link1_rbd_m1=0x3; 	Address(0x6a[7:0],0x6b[7:0],0x6c[7:0])
0x006a	0x03
0x0024	0x5e	// gearbox_init_state_ovr=0x1; 	Address(0x24[7:6])
0x0025	0xff	// gearbox_init_state_lane0_val=0x1; 	Address(0x25[7:0])
0x0025	0xff	// gearbox_init_state_lane1_val=0x1; 	Address(0x25[7:1])
0x0025	0xff	// gearbox_init_state_lane2_val=0x1; 	Address(0x25[7:2])
0x0025	0xff	// gearbox_init_state_lane3_val=0x1; 	Address(0x25[7:3])
0x0025	0xfe	// gearbox_init_state_lane0_val=0x0; 	Address(0x25[7:0])
0x0025	0xfc	// gearbox_init_state_lane1_val=0x0; 	Address(0x25[7:1])
0x0025	0xf8	// gearbox_init_state_lane2_val=0x0; 	Address(0x25[7:2])
0x0025	0xf0	// gearbox_init_state_lane3_val=0x0; 	Address(0x25[7:3])
0x0020	0x03	// link0_init_state=0x1; 	Address(0x20[7:0])
0x0020	0x03	// link1_init_state=0x1; 	Address(0x20[7:1])
0x0064	0xff	// jesd_clear_data=0xf; 	Address(0x64[7:4])
0x0040	0x04	// link0_comma_align_lock_reset_disable=0x1; 	Address(0x40[7:2])
0x0040	0x0c	// link1_comma_align_lock_reset_disable=0x1; 	Address(0x40[7:3])
0x00ac	0x04	// link0_emb_align_lock_reset_disable=0x1; 	Address(0xac[7:2])
0x00ac	0x0c	// link1_emb_align_lock_reset_disable=0x1; 	Address(0xac[7:3])
0x002c	0x01	// root_clk_tx1_div_m=0x1; 	Address(0x2c[7:0])
0x002d	0x00	// root_clk_tx1_div_n_m1=0x0; 	Address(0x2d[7:0])
0x002e	0x01	// root_clk_tx2_div_m=0x1; 	Address(0x2e[7:0])
0x002f	0x00	// root_clk_tx2_div_n_m1=0x0; 	Address(0x2f[7:0])
0x0030	0x02	// duc_clk_tx1_div_m=0x2; 	Address(0x30[7:0])
0x0031	0x02	// duc_clk_tx1_div_n_m1=0x2; 	Address(0x31[7:0])
0x0032	0x02	// duc_clk_tx2_div_m=0x2; 	Address(0x32[7:0])
0x0033	0x02	// duc_clk_tx2_div_n_m1=0x2; 	Address(0x33[7:0])
0x0034	0x01	// jesd_clk_tx1_div_m=0x1; 	Address(0x34[7:0])
0x0035	0x02	// jesd_clk_tx1_div_n_m1=0x2; 	Address(0x35[7:0])
0x0036	0x01	// jesd_clk_tx2_div_m=0x1; 	Address(0x36[7:0])
0x0037	0x02	// jesd_clk_tx2_div_n_m1=0x2; 	Address(0x37[7:0])
0x0022	0x45	// link0_jesd_mode=0x5; 	Address(0x22[7:0])
0x0023	0x45	// link1_jesd_mode=0x5; 	Address(0x23[7:0])
0x0022	0x45	// link0_jesd_sample_mode=0x1; 	Address(0x22[7:6])
0x0023	0x45	// link1_jesd_sample_mode=0x1; 	Address(0x23[7:6])
0x0038	0x1f	// tx_root_clk_div_dither_en=0x1; 	Address(0x38[7:0])
0x0038	0x1d	// duc_clk_io_div_dither_en=0x0; 	Address(0x38[7:1])
0x0038	0x19	// duc_clk_div_dither_en=0x0; 	Address(0x38[7:2])
0x0038	0x11	// jesd_clk_div_dither_en=0x0; 	Address(0x38[7:3])
0x0038	0x01	// jesd_clk_div2_div_dither_en=0x0; 	Address(0x38[7:4])
0x0026	0x00	// num_links=0x0; 	Address(0x26[7:2])
0x0042	0x7f	// comma_align_valid_thresh=0x7f; 	Address(0x42[7:0])
0x0078	0xdf	// link0_sync_request_ena=0xdf; 	Address(0x78[7:0],0x79[7:0])
0x0079	0xdf	// link1_sync_request_ena=0xdf; 	Address(0x79[7:0],0x7a[7:0])
0x007a	0x00	// link0_error_ena=0x0; 	Address(0x7a[7:0],0x7b[7:0])
0x007b	0x00	// link1_error_ena=0x0; 	Address(0x7b[7:0],0x7c[7:0])
0x0103	0x00	// alarms_clear=0x202020200000003f; 	Address(0x100[7:0],0x101[7:0],0x102[7:0],0x103[7:0],0x104[7:0],0x104[7:0],0x105[7:0],0x106[7:0],0x107[7:0],0x108[7:0])
0x0102	0x00
0x0101	0x00
0x0100	0x3f
0x0107	0x20
0x0106	0x20
0x0105	0x20
0x0104	0x20
0x00fb	0x00	// alarms_mask=0x202020200000003f; 	Address(0xf8[7:0],0xf9[7:0],0xfa[7:0],0xfb[7:0],0xfc[7:0],0xfc[7:0],0xfd[7:0],0xfe[7:0],0xff[7:0],0x100[7:0])
0x00fa	0x00
0x00f9	0x00
0x00f8	0x3f
0x00ff	0x20
0x00fe	0x20
0x00fd	0x20
0x00fc	0x20
0x0113	0x00	// alarms_to_pap_clear=0x202020200000003f; 	Address(0x110[7:0],0x111[7:0],0x112[7:0],0x113[7:0],0x114[7:0],0x114[7:0],0x115[7:0],0x116[7:0],0x117[7:0],0x118[7:0])
0x0112	0x00
0x0111	0x00
0x0110	0x3f
0x0117	0x20
0x0116	0x20
0x0115	0x20
0x0114	0x20
0x010b	0x00	// alarms_to_pap_mask=0x202020200000003f; 	Address(0x108[7:0],0x109[7:0],0x10a[7:0],0x10b[7:0],0x10c[7:0],0x10c[7:0],0x10d[7:0],0x10e[7:0],0x10f[7:0],0x110[7:0])
0x010a	0x00
0x0109	0x00
0x0108	0x3f
0x010f	0x20
0x010e	0x20
0x010d	0x20
0x010c	0x20
0x0024	0x5c	// alarm_zeros_jesd_data_ena=0x0; 	Address(0x24[7:1])
0x003c	0x84	// serdes_fifo_offset_lane0=0x4; 	Address(0x3c[7:0])
0x003c	0x44	// serdes_fifo_offset_lane1=0x4; 	Address(0x3c[7:4])
0x003d	0x84	// serdes_fifo_offset_lane2=0x4; 	Address(0x3d[7:0])
0x003d	0x44	// serdes_fifo_offset_lane3=0x4; 	Address(0x3d[7:4])
0x0026	0x00	// jesd_std_sel=0x0; 	Address(0x26[7:0])
0x0047	0x01	// link0_scr=0x0; 	Address(0x47[7:7])
0x0055	0x01	// link1_scr=0x0; 	Address(0x55[7:7])
0x0064	0xff	// lane_ena=0xf; 	Address(0x64[7:0])
0x0081	0xf1	// rbd_buf_overflow_err_cnt_thresh=0xf; 	Address(0x81[7:4])
0x0083	0x1f	// dec_8b10b_code_err_cnt_thresh=0xf; 	Address(0x83[7:0])
0x0083	0xff	// dec_8b10b_disp_err_cnt_thresh=0xf; 	Address(0x83[7:4])
0x0081	0xff	// link_config_err_cnt_thresh=0xf; 	Address(0x81[7:0])
0x0080	0x1f	// multiframe_align_err_cnt_thresh=0xf; 	Address(0x80[7:0])
0x0080	0xff	// frame_align_err_cnt_thresh=0xf; 	Address(0x80[7:4])
0x00a8	0x02	// Property_88h_1_1=0x1; 	Address(0xa8[7:1])
0x0024	0x58	// zero_invalid_data=0x0; 	Address(0x24[7:2])
0x0024	0x50	// fifo_error_zeros_data_ena=0x0; 	Address(0x24[7:3])

// END: Done Configuring DAC JESD RX

0x0016	0x00	// dac_jesd=0x0; 	Address(0x16[7:2])
0x0016	0x10	// jesd_subchip=0x1; 	Address(0x16[7:4])
0x007c	0xc3	// lp_rx_on_a_sel_2r1f_ab_mask=0x3; 	Address(0x7c[7:0])
0x007c	0xc3	// lp_rx_on_b_sel_2r1f_ab_mask=0xc; 	Address(0x7c[7:4])
0x007d	0x03	// lp_rx_on_c_sel_2r1f_ab_mask=0x3; 	Address(0x7d[7:0])
0x007d	0xc3	// lp_rx_on_d_sel_2r1f_ab_mask=0xc; 	Address(0x7d[7:4])
0x007e	0x09	// lp_fb_on_a_sel_2r1f_ab_mask=0x1; 	Address(0x7e[7:0])
0x007e	0x09	// lp_fb_on_c_sel_2r1f_ab_mask=0x2; 	Address(0x7e[7:2])
0x0016	0x00	// jesd_subchip=0x0; 	Address(0x16[7:4])
0x0016	0x01	// adc_jesd=0x1; 	Address(0x16[7:0])
0x0120	0x00	// ctrl_rx1_msf_sig_invalid=0x0; 	Address(0x120[7:0])
0x0120	0x0c	// ctrl_rx2_msf_sig_invalid=0x3; 	Address(0x120[7:2])
0x0120	0x3c	// ctrl_rx3_rx4_msf_sig_invalid=0x3; 	Address(0x120[7:4])
0x0121	0x03	// ctrl_fb1_msf_sig_invalid=0x3; 	Address(0x121[7:0])
0x0121	0x0f	// ctrl_fb2_msf_sig_invalid=0x3; 	Address(0x121[7:2])
0x0016	0x00	// adc_jesd=0x0; 	Address(0x16[7:0])
0x0016	0x10	// jesd_subchip=0x1; 	Address(0x16[7:4])
0x0029	0x03	// dual_2t2r1f_mode_ab=0x1; 	Address(0x29[7:0])
0x0029	0x03	// dual_2t2r1f_mode_cd=0x1; 	Address(0x29[7:1])
0x0081	0x03	// lp_rx_on_c_sel_2r1f_cd_mask=0x3; 	Address(0x81[7:0])
0x0081	0xc3	// lp_rx_on_d_sel_2r1f_cd_mask=0xc; 	Address(0x81[7:4])
0x0082	0x04	// lp_fb_on_c_sel_2r1f_cd_mask=0x1; 	Address(0x82[7:2])
0x0082	0x06	// lp_fb_on_a_sel_2r1f_cd_mask=0x2; 	Address(0x82[7:0])
0x0016	0x00	// jesd_subchip=0x0; 	Address(0x16[7:4])
0x0016	0x02	// adc_jesd=0x2; 	Address(0x16[7:0])
0x0120	0x00	// ctrl_rx1_msf_sig_invalid=0x0; 	Address(0x120[7:0])
0x0120	0x0c	// ctrl_rx2_msf_sig_invalid=0x3; 	Address(0x120[7:2])
0x0120	0x3c	// ctrl_rx3_rx4_msf_sig_invalid=0x3; 	Address(0x120[7:4])
0x0121	0x03	// ctrl_fb1_msf_sig_invalid=0x3; 	Address(0x121[7:0])
0x0121	0x0f	// ctrl_fb2_msf_sig_invalid=0x3; 	Address(0x121[7:2])
0x0016	0x00	// adc_jesd=0x0; 	Address(0x16[7:0])
0x0016	0x10	// jesd_subchip=0x1; 	Address(0x16[7:4])
0x0029	0x03	// dual_2t2r1f_mode_ab=0x1; 	Address(0x29[7:0])
0x0029	0x03	// dual_2t2r1f_mode_cd=0x1; 	Address(0x29[7:1])
0x0016	0x00	// jesd_subchip=0x0; 	Address(0x16[7:4])
0x0013	0x40	// dsa_page1=0x1; 	Address(0x13[7:6])
0x00d0	0x03	// gain_ctrl=0x3; 	Address(0xd0[7:0])
0x0013	0x80	// dsa_page1=0x2; 	Address(0x13[7:6])
0x00d0	0x03	// gain_ctrl=0x3; 	Address(0xd0[7:0])
0x0013	0x00	// dsa_page1=0x0; 	Address(0x13[7:6])
0x0012	0x01	// rxdig=0x1; 	Address(0x12[7:0])
0x0773	0x01	// Property_750h_24_24=0x1; 	Address(0x773[7:0])
0x0773	0x01	// Property_750h_24_24=0x1; 	Address(0x773[7:0])
0x0012	0x08	// rxdig=0x8; 	Address(0x12[7:0])
0x0773	0x01	// Property_750h_24_24=0x1; 	Address(0x773[7:0])
0x0773	0x01	// Property_750h_24_24=0x1; 	Address(0x773[7:0])
0x0012	0x00	// rxdig=0x0; 	Address(0x12[7:0])

// START: Configuring Interrupt Pins

0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0101	0x02	// alarm_mask_lsb_for_alarm0=0x23f; 	Address(0x100[7:0],0x101[7:0],0x102[7:0])
0x0100	0x3f
0x0103	0x00	// alarm_mask_msb_for_alarm0=0x0; 	Address(0x102[7:0],0x103[7:0],0x104[7:0])
0x0102	0x00
0x0105	0x02	// alarm_mask_lsb_for_alarm1=0x23f; 	Address(0x104[7:0],0x105[7:0],0x106[7:0])
0x0104	0x3f
0x0107	0x00	// alarm_mask_msb_for_alarm1=0x0; 	Address(0x106[7:0],0x107[7:0],0x108[7:0])
0x0106	0x00

// END: Done configuring Interrupt Pins


// START: Power Saving Options

0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])
0x0011	0x3f	// ec_ana=0x3f; 	Address(0x11[7:0])
0x00ce	0x20	// Property_ceh_5_5=0x1; 	Address(0xce[7:5])
0x00cb	0x04	// Property_cbh_2_2=0x1; 	Address(0xcb[7:2])
0x00ca	0x20	// Property_cah_5_5=0x1; 	Address(0xca[7:5])
0x00ce	0x30	// Property_ceh_4_4=0x1; 	Address(0xce[7:4])
0x00c3	0x40	// Property_c3h_6_6=0x1; 	Address(0xc3[7:6])
0x00c0	0x01	// Property_c0h_0_0=0x1; 	Address(0xc0[7:0])
0x00b9	0x40	// Property_b9h_6_6=0x1; 	Address(0xb9[7:6])
0x00b9	0x50	// Property_b9h_4_4=0x1; 	Address(0xb9[7:4])
0x00b9	0x70	// Property_b9h_5_5=0x1; 	Address(0xb9[7:5])
0x00b9	0x78	// Property_b9h_3_3=0x1; 	Address(0xb9[7:3])
0x0011	0x00	// ec_ana=0x0; 	Address(0x11[7:0])
0x0010	0x3f	// ec_dig=0x3f; 	Address(0x10[7:0])
0x00b0	0x30	// Property_b0h_5_5=0x1; 	Address(0xb0[7:5])
0x00b4	0x30	// Property_b4h_5_5=0x1; 	Address(0xb4[7:5])
0x0010	0x00	// ec_dig=0x0; 	Address(0x10[7:0])
0x0019	0x01	// Property_19h_0_0=0x1; 	Address(0x19[7:0])
0x039c	0x01	// Property_37ch_0_0=0x1; 	Address(0x39c[7:0])
0x039d	0x01	// Property_37ch_8_8=0x1; 	Address(0x39d[7:0])
0x039e	0x01	// Property_37ch_16_16=0x1; 	Address(0x39e[7:0])
0x039f	0x01	// Property_37ch_24_24=0x1; 	Address(0x39f[7:0])
0x03a0	0x01	// Property_380h_0_0=0x1; 	Address(0x3a0[7:0])
0x03a1	0x01	// Property_380h_8_8=0x1; 	Address(0x3a1[7:0])

// END: Power Saving Options

0x0019	0x00	// Property_19h_0_0=0x0; 	Address(0x19[7:0])
0x0013	0x40	// dsa_page1=0x1; 	Address(0x13[7:6])
0x0124	0x00	// spi_agc_dsa_A=0x0; 	Address(0x124[7:0])
0x0174	0x00	// spi_agc_dsa_B=0x0; 	Address(0x174[7:0])
0x0013	0x80	// dsa_page1=0x2; 	Address(0x13[7:6])
0x0124	0x00	// spi_agc_dsa_A=0x0; 	Address(0x124[7:0])
0x0174	0x00	// spi_agc_dsa_B=0x0; 	Address(0x174[7:0])
0x0013	0x00	// dsa_page1=0x0; 	Address(0x13[7:6])
0x0013	0x10	// dsa_page0=0x1; 	Address(0x13[7:4])
0x00c8	0x00	// txa_dsa_index=0x0; 	Address(0xc8[7:0])
0x00cc	0x00	// txb_dsa_index=0x0; 	Address(0xcc[7:0])
0x0013	0x20	// dsa_page0=0x2; 	Address(0x13[7:4])
0x00c8	0x00	// txa_dsa_index=0x0; 	Address(0xc8[7:0])
0x00cc	0x00	// txb_dsa_index=0x0; 	Address(0xcc[7:0])
0x0013	0x10	// dsa_page0=0x1; 	Address(0x13[7:4])
0x006c	0x00	// spi_agc_dsa_fb=0x0; 	Address(0x6c[7:0])
0x0013	0x20	// dsa_page0=0x2; 	Address(0x13[7:4])
0x006c	0x00	// spi_agc_dsa_fb=0x0; 	Address(0x6c[7:0])
0x0013	0x00	// dsa_page0=0x0; 	Address(0x13[7:4])
0x0015	0x10	// io_wrap=0x1; 	Address(0x15[7:4])
0x0420	0x01	// preferred_input_sel_gpio_8=0x0; 	Address(0x420[7:2])
0x0420	0x01	// buf_dir_ctrl_gpio_8=0x1; 	Address(0x420[7:0])
0x08c9	0x00	// ovr_sel_intpi_tdd_en_fbab=0x0; 	Address(0x8c9[7:1])
0x08ca	0x09	// crossbar_sel_intpi_tdd_en_fbab=0x9; 	Address(0x8ca[7:0],0x8cb[7:0])
0x0420	0x01	// preferred_input_sel_gpio_8=0x0; 	Address(0x420[7:2])
0x0420	0x01	// buf_dir_ctrl_gpio_8=0x1; 	Address(0x420[7:0])
0x08cd	0x00	// ovr_sel_intpi_tdd_en_fbcd=0x0; 	Address(0x8cd[7:1])
0x08ce	0x09	// crossbar_sel_intpi_tdd_en_fbcd=0x9; 	Address(0x8ce[7:0],0x8cf[7:0])
0x0514	0x21	// preferred_output_sel_gpio_69=0x1; 	Address(0x514[7:5])
0x0514	0x22	// buf_dir_ctrl_gpio_69=0x2; 	Address(0x514[7:0])
0x10f5	0x00	// ovr_sel_intpo_dac_sync_n_cd_1=0x0; 	Address(0x10f5[7:1])
0x040c	0x01	// preferred_input_sel_gpio_3=0x0; 	Address(0x40c[7:2])
0x040c	0x01	// buf_dir_ctrl_gpio_3=0x1; 	Address(0x40c[7:0])
0x08b9	0x00	// ovr_sel_intpi_tdd_en_txa=0x0; 	Address(0x8b9[7:1])
0x08ba	0x04	// crossbar_sel_intpi_tdd_en_txa=0x4; 	Address(0x8ba[7:0],0x8bb[7:0])
0x040c	0x01	// preferred_input_sel_gpio_3=0x0; 	Address(0x40c[7:2])
0x040c	0x01	// buf_dir_ctrl_gpio_3=0x1; 	Address(0x40c[7:0])
0x08bd	0x00	// ovr_sel_intpi_tdd_en_txb=0x0; 	Address(0x8bd[7:1])
0x08be	0x04	// crossbar_sel_intpi_tdd_en_txb=0x4; 	Address(0x8be[7:0],0x8bf[7:0])
0x040c	0x01	// preferred_input_sel_gpio_3=0x0; 	Address(0x40c[7:2])
0x040c	0x01	// buf_dir_ctrl_gpio_3=0x1; 	Address(0x40c[7:0])
0x08c1	0x00	// ovr_sel_intpi_tdd_en_txc=0x0; 	Address(0x8c1[7:1])
0x08c2	0x04	// crossbar_sel_intpi_tdd_en_txc=0x4; 	Address(0x8c2[7:0],0x8c3[7:0])
0x040c	0x01	// preferred_input_sel_gpio_3=0x0; 	Address(0x40c[7:2])
0x040c	0x01	// buf_dir_ctrl_gpio_3=0x1; 	Address(0x40c[7:0])
0x08c5	0x00	// ovr_sel_intpi_tdd_en_txd=0x0; 	Address(0x8c5[7:1])
0x08c6	0x04	// crossbar_sel_intpi_tdd_en_txd=0x4; 	Address(0x8c6[7:0],0x8c7[7:0])
0x0510	0x01	// preferred_input_sel_gpio_68=0x0; 	Address(0x510[7:2])
0x0510	0x01	// buf_dir_ctrl_gpio_68=0x1; 	Address(0x510[7:0])
0x08ad	0x00	// ovr_sel_intpi_adc_sync_n_cd_0=0x0; 	Address(0x8ad[7:1])
0x08ae	0x3e	// crossbar_sel_intpi_adc_sync_n_cd_0=0x3e; 	Address(0x8ae[7:0],0x8af[7:0])
0x050c	0x21	// preferred_output_sel_gpio_67=0x1; 	Address(0x50c[7:5])
0x050c	0x22	// buf_dir_ctrl_gpio_67=0x2; 	Address(0x50c[7:0])
0x10f1	0x00	// ovr_sel_intpo_dac_sync_n_cd_0=0x0; 	Address(0x10f1[7:1])
0x0534	0x05	// preferred_input_sel_gpio_77=0x1; 	Address(0x534[7:2])
0x0534	0x05	// buf_dir_ctrl_gpio_77=0x1; 	Address(0x534[7:0])
0x08b1	0x00	// ovr_sel_intpi_adc_sync_n_cd_1=0x0; 	Address(0x8b1[7:1])
0x04c0	0x05	// preferred_input_sel_gpio_48=0x1; 	Address(0x4c0[7:2])
0x04c0	0x05	// buf_dir_ctrl_gpio_48=0x1; 	Address(0x4c0[7:0])
0x08a1	0x00	// ovr_sel_intpi_adc_sync_n_ab_0=0x0; 	Address(0x8a1[7:1])
0x04bc	0x01	// preferred_input_sel_gpio_47=0x0; 	Address(0x4bc[7:2])
0x04bc	0x01	// buf_dir_ctrl_gpio_47=0x1; 	Address(0x4bc[7:0])
0x08a5	0x00	// ovr_sel_intpi_adc_sync_n_ab_1=0x0; 	Address(0x8a5[7:1])
0x08a6	0x29	// crossbar_sel_intpi_adc_sync_n_ab_1=0x29; 	Address(0x8a6[7:0],0x8a7[7:0])
0x04e4	0x01	// preferred_output_sel_gpio_57=0x0; 	Address(0x4e4[7:5])
0x04e4	0x02	// buf_dir_ctrl_gpio_57=0x2; 	Address(0x4e4[7:0])
0x04e6	0x33	// crossbar_sel_output_gpio_57=0x33; 	Address(0x4e6[7:0],0x4e7[7:0])
0x10c5	0x00	// ovr_sel_intpo_dac_sync_n_ab_0=0x0; 	Address(0x10c5[7:1])
0x04c4	0x21	// preferred_output_sel_gpio_49=0x1; 	Address(0x4c4[7:5])
0x04c4	0x22	// buf_dir_ctrl_gpio_49=0x2; 	Address(0x4c4[7:0])
0x10c9	0x00	// ovr_sel_intpo_dac_sync_n_ab_1=0x0; 	Address(0x10c9[7:1])
0x0454	0x05	// preferred_input_sel_gpio_21=0x1; 	Address(0x454[7:2])
0x0454	0x05	// buf_dir_ctrl_gpio_21=0x1; 	Address(0x454[7:0])
0x0905	0x00	// ovr_sel_intpi_global_pdn=0x0; 	Address(0x905[7:1])
0x04cc	0x01	// preferred_input_sel_gpio_51=0x0; 	Address(0x4cc[7:2])
0x04cc	0x01	// buf_dir_ctrl_gpio_51=0x1; 	Address(0x4cc[7:0])
0x09d5	0x00	// ovr_sel_intpi_tdd_en_rxa=0x0; 	Address(0x9d5[7:1])
0x09d6	0x2d	// crossbar_sel_intpi_tdd_en_rxa=0x2d; 	Address(0x9d6[7:0],0x9d7[7:0])
0x04cc	0x01	// preferred_input_sel_gpio_51=0x0; 	Address(0x4cc[7:2])
0x04cc	0x01	// buf_dir_ctrl_gpio_51=0x1; 	Address(0x4cc[7:0])
0x09d9	0x00	// ovr_sel_intpi_tdd_en_rxb=0x0; 	Address(0x9d9[7:1])
0x09da	0x2d	// crossbar_sel_intpi_tdd_en_rxb=0x2d; 	Address(0x9da[7:0],0x9db[7:0])
0x04cc	0x01	// preferred_input_sel_gpio_51=0x0; 	Address(0x4cc[7:2])
0x04cc	0x01	// buf_dir_ctrl_gpio_51=0x1; 	Address(0x4cc[7:0])
0x09dd	0x00	// ovr_sel_intpi_tdd_en_rxc=0x0; 	Address(0x9dd[7:1])
0x09de	0x2d	// crossbar_sel_intpi_tdd_en_rxc=0x2d; 	Address(0x9de[7:0],0x9df[7:0])
0x04cc	0x01	// preferred_input_sel_gpio_51=0x0; 	Address(0x4cc[7:2])
0x04cc	0x01	// buf_dir_ctrl_gpio_51=0x1; 	Address(0x4cc[7:0])
0x09e1	0x00	// ovr_sel_intpi_tdd_en_rxd=0x0; 	Address(0x9e1[7:1])
0x09e2	0x2d	// crossbar_sel_intpi_tdd_en_rxd=0x2d; 	Address(0x9e2[7:0],0x9e3[7:0])
0x0015	0x00	// io_wrap=0x0; 	Address(0x15[7:4])
0x0016	0x03	// adc_jesd=0x3; 	Address(0x16[7:0])
0x006d	0x06	// link0_init_state=0x0; 	Address(0x6d[7:0])
0x006d	0x02	// link2_init_state=0x0; 	Address(0x6d[7:2])
0x006d	0x00	// link1_init_state=0x0; 	Address(0x6d[7:1])
0x006e	0x0e	// lane0_serdes_fifo_init_state=0x0; 	Address(0x6e[7:0])
0x006e	0x0c	// lane1_serdes_fifo_init_state=0x0; 	Address(0x6e[7:1])
0x006e	0x08	// lane2_serdes_fifo_init_state=0x0; 	Address(0x6e[7:2])
0x006e	0x00	// lane3_serdes_fifo_init_state=0x0; 	Address(0x6e[7:3])
0x0016	0x00	// adc_jesd=0x0; 	Address(0x16[7:0])
0x0016	0x0c	// dac_jesd=0x3; 	Address(0x16[7:2])
0x0020	0x02	// link0_init_state=0x0; 	Address(0x20[7:0])
0x0020	0x00	// link1_init_state=0x0; 	Address(0x20[7:1])
0x0016	0x00	// dac_jesd=0x0; 	Address(0x16[7:2])

// START: Clearing Sysref Flags

0x0016	0x03	// adc_jesd=0x3; 	Address(0x16[7:0])
0x0124	0x08	// clear_jesd_clk_rx1_p0=0x1; 	Address(0x124[7:3])
0x0128	0x08	// clear_jesd_sysref_rx1_p0=0x1; 	Address(0x128[7:3])
0x0124	0x00	// clear_jesd_clk_rx1_p0=0x0; 	Address(0x124[7:3])
0x0128	0x00	// clear_jesd_sysref_rx1_p0=0x0; 	Address(0x128[7:3])
0x0016	0x00	// adc_jesd=0x0; 	Address(0x16[7:0])
0x0016	0x04	// dac_jesd=0x1; 	Address(0x16[7:2])
0x00eb	0xf0	// clear_jesd_sysref_flag=0xf; 	Address(0xeb[7:4])
0x00eb	0xff	// clear_jesd_clk_flag=0xf; 	Address(0xeb[7:0])
0x00eb	0x0f	// clear_jesd_sysref_flag=0x0; 	Address(0xeb[7:4])
0x00eb	0x00	// clear_jesd_clk_flag=0x0; 	Address(0xeb[7:0])
0x0016	0x00	// dac_jesd=0x0; 	Address(0x16[7:2])
0x0015	0x02	// ana_4t4r=0x1; 	Address(0x15[7:1])
0x00dc	0x10	// Property_bch_4_4=0x1; 	Address(0xdc[7:4])
0x00df	0x10	// Property_bch_28_28=0x1; 	Address(0xdf[7:4])
0x0100	0x10	// Property_e0h_4_4=0x1; 	Address(0x100[7:4])
0x00c4	0x10	// Property_a4h_4_4=0x1; 	Address(0xc4[7:4])
0x00c7	0x10	// Property_a4h_28_28=0x1; 	Address(0xc7[7:4])
0x00cc	0x10	// Property_ach_4_4=0x1; 	Address(0xcc[7:4])
0x00cf	0x10	// Property_ach_28_28=0x1; 	Address(0xcf[7:4])
0x00d8	0x10	// Property_b8h_4_4=0x1; 	Address(0xd8[7:4])
0x00d4	0x10	// Property_b4h_4_4=0x1; 	Address(0xd4[7:4])
0x00dc	0x00	// Property_bch_4_4=0x0; 	Address(0xdc[7:4])
0x00df	0x00	// Property_bch_28_28=0x0; 	Address(0xdf[7:4])
0x0100	0x00	// Property_e0h_4_4=0x0; 	Address(0x100[7:4])
0x00c4	0x00	// Property_a4h_4_4=0x0; 	Address(0xc4[7:4])
0x00c7	0x00	// Property_a4h_28_28=0x0; 	Address(0xc7[7:4])
0x00cc	0x00	// Property_ach_4_4=0x0; 	Address(0xcc[7:4])
0x00cf	0x00	// Property_ach_28_28=0x0; 	Address(0xcf[7:4])
0x00d8	0x00	// Property_b8h_4_4=0x0; 	Address(0xd8[7:4])
0x00d4	0x00	// Property_b4h_4_4=0x0; 	Address(0xd4[7:4])

// END: Done clearing Sysref Flags

0x0015	0x00	// ana_4t4r=0x0; 	Address(0x15[7:1])

// START: Sending Sysref to device


// External-Action: Ensure Sysref is running before this point.


// START: Requesting/releasing SPI Access to PLL Pages

0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0170	0x01	// pll_reg_spi_req_a=0x1; 	Address(0x170[7:0])
0x0540	0x00	// Property_520h_0_0=0x0; 	Address(0x540[7:0])

WAIT 0.1

0x0171		// Read: 0x01

// Read	pll_reg_spi_a_ack=0x1(Meaning: );; 	Address(0x171[7:0])


// END: Requesting/releasing SPI Access to PLL Pages

0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])
0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x085b	0x00	// Property_838h_31_0=0x0; 	Address(0x858[7:0],0x859[7:0],0x85a[7:0],0x85b[7:0],0x85c[7:0])
0x085a	0x00
0x0859	0x00
0x0858	0x00
0x085b	0x00	// Property_838h_31_0=0x101; 	Address(0x858[7:0],0x859[7:0],0x85a[7:0],0x85b[7:0],0x85c[7:0])
0x085a	0x00
0x0859	0x01
0x0858	0x01
0x085b	0x00	// Property_838h_31_0=0x0; 	Address(0x858[7:0],0x859[7:0],0x85a[7:0],0x85b[7:0],0x85c[7:0])
0x085a	0x00
0x0859	0x00
0x0858	0x00
0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0015	0x01	// pll=0x1; 	Address(0x15[7:0])
0x006a	0x00	// Property_48h_17_17=0x0; 	Address(0x6a[7:1])
0x006e	0x00	// LCMGEN_USE_SPI_SYSREF=0x0; 	Address(0x6e[7:0])
0x006a	0x00	// Property_48h_17_17=0x0; 	Address(0x6a[7:1])
0x006a	0x02	// Property_48h_17_17=0x1; 	Address(0x6a[7:1])
0x0058	0x06	// Property_38h_1_1=0x1; 	Address(0x58[7:1])

WAIT 0.001
0x0058	0x04	// Property_38h_1_1=0x0; 	Address(0x58[7:1])

// START: Requesting/releasing SPI Access to PLL Pages

0x0015	0x00	// pll=0x0; 	Address(0x15[7:0])
0x0015	0x40	// digtop=0x1; 	Address(0x15[7:6])
0x0170	0x00	// pll_reg_spi_req_a=0x0; 	Address(0x170[7:0])
0x0540	0x00	// Property_520h_0_0=0x0; 	Address(0x540[7:0])

WAIT 0.2

// END: Requesting/releasing SPI Access to PLL Pages


// END: Sending Sysref to device

0x0015	0x00	// digtop=0x0; 	Address(0x15[7:6])

// START: Checking Sysref Flags

0x0016	0x01	// adc_jesd=0x1; 	Address(0x16[7:0])
0x012c		// Read: 0xff

// Read	monitor_jesd_clk_rx1_p0=0x1; 	Address(0x12c[7:3])

0x0130		// Read: 0xff

// Read	monitor_jesd_sysref_rx1_p0=0x1; 	Address(0x130[7:3])


// END: Done checking Sysref Flags

0x0016	0x00	// adc_jesd=0x0; 	Address(0x16[7:0])
0x0016	0x03	// adc_jesd=0x3; 	Address(0x16[7:0])
0x0024	0x00	// jesd_clear_data=0x0; 	Address(0x24[7:0])
0x00f0	0x0f	// alarms_serdes_fifo_errors_clear=0xf; 	Address(0xf0[7:0])
0x00f0	0x00	// alarms_serdes_fifo_errors_clear=0x0; 	Address(0xf0[7:0])
0x0016	0x00	// adc_jesd=0x0; 	Address(0x16[7:0])
0x0016	0x0c	// dac_jesd=0x3; 	Address(0x16[7:2])
0x0064	0x0f	// jesd_clear_data=0x0; 	Address(0x64[7:4])
0x0128	0x01	// clear_all_alarms=0x1; 	Address(0x128[7:0])
0x0128	0x00	// clear_all_alarms=0x0; 	Address(0x128[7:0])
0x0128	0x04	// clear_all_alarms_to_pap=0x1; 	Address(0x128[7:2])
0x0128	0x00	// clear_all_alarms_to_pap=0x0; 	Address(0x128[7:2])
0x0016	0x00	// dac_jesd=0x0; 	Address(0x16[7:2])

// START: Writing Post Link up SERDES writes

0x0016	0x60	// serdes_jesd=0x3; 	Address(0x16[7:5])
0x0016	0x20	// serdes_jesd=0x1; 	Address(0x16[7:5])
0x0016	0x60	// serdes_jesd=0x3; 	Address(0x16[7:5])
0x41fb	0x02
0x41fa	0x46
0x43fb	0x02
0x43fa	0x46
0x45fb	0x02
0x45fa	0x46
0x47fb	0x02
0x47fa	0x46

// END: Done writing Post Link up SERDES writes

0x0016	0x00	// serdes_jesd=0x0; 	Address(0x16[7:5])
0x0013	0x0f	// txdh=0xf; 	Address(0x13[7:0])
0x015a	0x24	// Property_138h_17_17=0x0; 	Address(0x15a[7:1])
0x0013	0x00	// txdh=0x0; 	Address(0x13[7:0])

// START: Removing TDD Pin Overrides.

0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x00ed	0x00	// Property_cch_11_8=0x0; 	Address(0xed[7:0])
0x00f5	0x00	// Property_d4h_9_8=0x0; 	Address(0xf5[7:0])
0x00e5	0x0f	// Property_c4h_11_8=0xf; 	Address(0xe5[7:0])

// END: Removing TDD Pin Overrides.

0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0xf; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x00
0x00a0	0x0f
0x00a7	0x00	// MACRO_OPERAND_REG1=0x1; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0x00
0x00a5	0x00
0x00a4	0x01
0x0193	0x52	// MACRO_OPCODE=0x52; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x30f; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x03
0x00a0	0x0f
0x0193	0x53	// MACRO_OPCODE=0x53; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])


// START: Removing TDD Pin Overrides.

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x00ed	0x0f	// Property_cch_11_8=0xf; 	Address(0xed[7:0])
0x00f5	0x00	// Property_d4h_9_8=0x0; 	Address(0xf5[7:0])
0x00e5	0x00	// Property_c4h_11_8=0x0; 	Address(0xe5[7:0])

// END: Removing TDD Pin Overrides.

0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0010	0x0f	// ec_dig=0xf; 	Address(0x10[7:0])
0x003c	0x01	// Property_3ch_0_0=0x1; 	Address(0x3c[7:0])

WAIT 0.001
0x003c	0x00	// Property_3ch_0_0=0x0; 	Address(0x3c[7:0])
0x0010	0x00	// ec_dig=0x0; 	Address(0x10[7:0])

// START: Removing TDD Pin Overrides.

0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x00ed	0x00	// Property_cch_11_8=0x0; 	Address(0xed[7:0])
0x00f5	0x03	// Property_d4h_9_8=0x3; 	Address(0xf5[7:0])
0x00e5	0x00	// Property_c4h_11_8=0x0; 	Address(0xe5[7:0])

// END: Removing TDD Pin Overrides.

0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0010	0x30	// ec_dig=0x30; 	Address(0x10[7:0])
0x003c	0x01	// Property_3ch_0_0=0x1; 	Address(0x3c[7:0])

WAIT 0.001
0x003c	0x00	// Property_3ch_0_0=0x0; 	Address(0x3c[7:0])
0x0010	0x00	// ec_dig=0x0; 	Address(0x10[7:0])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x0; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x00
0x00a0	0x00
0x0193	0x90	// MACRO_OPCODE=0x90; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x0144	0x08	// Property_124h_4_2=0x2; 	Address(0x144[7:2])
0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0018	0x08	// Property_18h_3_3=0x1; 	Address(0x18[7:3])
0x1f8f	0x64
0x0018	0x00	// Property_18h_3_3=0x0; 	Address(0x18[7:3])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x1; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x00
0x00a0	0x01
0x0193	0x90	// MACRO_OPCODE=0x90; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x01	// MACRO_OPERAND_REG0=0x101030f; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x01
0x00a1	0x03
0x00a0	0x0f
0x0193	0x9f	// MACRO_OPCODE=0x9f; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0xb030f; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x0b
0x00a1	0x03
0x00a0	0x0f
0x0193	0x49	// MACRO_OPCODE=0x49; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x1030f; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x01
0x00a1	0x03
0x00a0	0x0f
0x0193	0x4b	// MACRO_OPCODE=0x4b; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0xff; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x00
0x00a0	0xff
0x00a7	0x00	// MACRO_OPERAND_REG1=0x0; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0x00
0x00a5	0x00
0x00a4	0x00
0x0193	0x13	// MACRO_OPCODE=0x13; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x02

// Read	MACRO_DONE=0x0; 	Address(0xf0[7:2])

0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0012	0x01	// rxdig=0x1; 	Address(0x12[7:0])
0x14c4	0x00	// dc_corr_fw_pause=0x0; 	Address(0x14c4[7:0])
0x0012	0x02	// rxdig=0x2; 	Address(0x12[7:0])
0x14c4	0x00	// dc_corr_fw_pause=0x0; 	Address(0x14c4[7:0])
0x0012	0x04	// rxdig=0x4; 	Address(0x12[7:0])
0x14c4	0x00	// dc_corr_fw_pause=0x0; 	Address(0x14c4[7:0])
0x0012	0x08	// rxdig=0x8; 	Address(0x12[7:0])
0x14c4	0x00	// dc_corr_fw_pause=0x0; 	Address(0x14c4[7:0])
0x0012	0x00	// rxdig=0x0; 	Address(0x12[7:0])
0x0012	0x10	// fbdig=0x1; 	Address(0x12[7:4])
0x14c4	0x00	// dc_corr_fw_pause=0x0; 	Address(0x14c4[7:0])
0x0012	0x20	// fbdig=0x2; 	Address(0x12[7:4])
0x14c4	0x00	// dc_corr_fw_pause=0x0; 	Address(0x14c4[7:0])
0x0012	0x00	// fbdig=0x0; 	Address(0x12[7:4])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x0193	0x3d	// MACRO_OPCODE=0x3d; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])


// START: Removing TDD Pin Overrides.

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x00ed	0x00	// Property_cch_11_8=0x0; 	Address(0xed[7:0])
0x00f5	0x03	// Property_d4h_9_8=0x3; 	Address(0xf5[7:0])
0x00e5	0x00	// Property_c4h_11_8=0x0; 	Address(0xe5[7:0])

// END: Removing TDD Pin Overrides.


// START: Removing TDD Pin Overrides.

0x00ed	0x0f	// Property_cch_11_8=0xf; 	Address(0xed[7:0])
0x00f5	0x00	// Property_d4h_9_8=0x0; 	Address(0xf5[7:0])
0x00e5	0x00	// Property_c4h_11_8=0x0; 	Address(0xe5[7:0])

// END: Removing TDD Pin Overrides.


// START: Removing TDD Pin Overrides.

0x00ec	0x00	// Property_cch_0_0=0x0; 	Address(0xec[7:0])
0x00f4	0x00	// Property_d4h_0_0=0x0; 	Address(0xf4[7:0])
0x00e4	0x00	// Property_c4h_0_0=0x0; 	Address(0xe4[7:0])

// END: Removing TDD Pin Overrides.

0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x00	// MACRO_OPERAND_REG0=0x0; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x00
0x00a1	0x00
0x00a0	0x00
0x0193	0x15	// MACRO_OPCODE=0x15; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0016	0x03	// adc_jesd=0x3; 	Address(0x16[7:0])
0x0024	0x00	// jesd_clear_data=0x0; 	Address(0x24[7:0])
0x00f0	0x0f	// alarms_serdes_fifo_errors_clear=0xf; 	Address(0xf0[7:0])
0x00f0	0x00	// alarms_serdes_fifo_errors_clear=0x0; 	Address(0xf0[7:0])
0x0016	0x00	// adc_jesd=0x0; 	Address(0x16[7:0])
0x0016	0x0c	// dac_jesd=0x3; 	Address(0x16[7:2])
0x0064	0x0f	// jesd_clear_data=0x0; 	Address(0x64[7:4])
0x0128	0x01	// clear_all_alarms=0x1; 	Address(0x128[7:0])
0x0128	0x00	// clear_all_alarms=0x0; 	Address(0x128[7:0])
0x0128	0x04	// clear_all_alarms_to_pap=0x1; 	Address(0x128[7:2])
0x0128	0x00	// clear_all_alarms_to_pap=0x0; 	Address(0x128[7:2])
0x0016	0x00	// dac_jesd=0x0; 	Address(0x16[7:2])
0x0019	0xf0	// txdig=0xf; 	Address(0x19[7:4])
0x0a40	0x0f	// HBF59OvrClr=0xf; 	Address(0xa40[7:0])
0x0a41	0x0f	// HBF23HROvrClr=0xf; 	Address(0xa41[7:0])
0x0a44	0x0f	// mixerOvrClr=0xf; 	Address(0xa44[7:0])
0x0a45	0x0f	// isincOvrClr=0xf; 	Address(0xa45[7:0])
0x0a46	0x0f	// dacDitherOvrClr=0xf; 	Address(0xa46[7:0])
0x0a40	0x00	// HBF59OvrClr=0x0; 	Address(0xa40[7:0])
0x0a41	0x00	// HBF23HROvrClr=0x0; 	Address(0xa41[7:0])
0x0a44	0x00	// mixerOvrClr=0x0; 	Address(0xa44[7:0])
0x0a45	0x00	// isincOvrClr=0x0; 	Address(0xa45[7:0])
0x0a46	0x00	// dacDitherOvrClr=0x0; 	Address(0xa46[7:0])
0x054d	0x07	// Property_52ch_10_0=0x7ff; 	Address(0x54c[2:0],0x54d[7:0])
0x054c	0xff
0x0580	0x07	// Property_560h_2_0=0x7; 	Address(0x580[7:0])
0x0589	0x07	// Property_568h_10_8=0x7; 	Address(0x589[7:0])
0x06b4	0x01	// pap_hw_alarm_act_alc_clr=0x1; 	Address(0x6b4[7:0])
0x06b4	0x03	// pap_hw_alarm_act_lmt_clr=0x1; 	Address(0x6b4[7:1])
0x054d	0x00	// Property_52ch_10_0=0x0; 	Address(0x54c[2:0],0x54d[7:0])
0x054c	0x00
0x0580	0x00	// Property_560h_2_0=0x0; 	Address(0x580[7:0])
0x0589	0x00	// Property_568h_10_8=0x0; 	Address(0x589[7:0])
0x06b4	0x02	// pap_hw_alarm_act_alc_clr=0x0; 	Address(0x6b4[7:0])
0x06b4	0x00	// pap_hw_alarm_act_lmt_clr=0x0; 	Address(0x6b4[7:1])
0x052c	0x1f	// Property_50ch_4_0=0x1f; 	Address(0x52c[7:0])
0x052c	0x00	// Property_50ch_4_0=0x0; 	Address(0x52c[7:0])
0x0019	0x00	// txdig=0x0; 	Address(0x19[7:4])

// START: Reading the JESD RX states to check if link is established


WAIT 0.001
0x0016	0x04	// dac_jesd=0x1; 	Address(0x16[7:2])
0x011b		// Read: 0x00
0x011a		// Read: 0x00
0x0119		// Read: 0x00
0x0118		// Read: 0x00
0x011f		// Read: 0x00
0x011e		// Read: 0x00
0x011d		// Read: 0x00
0x011c		// Read: 0x00

// Read	alarms=0x0; 	Address(0x118[7:0],0x119[7:0],0x11a[7:0],0x11b[7:0],0x11c[7:0],0x11c[7:0],0x11d[7:0],0x11e[7:0],0x11f[7:0],0x120[7:0])

0x00ee		// Read: 0x0f

// Read	comma_align_lock_flag=0xf; 	Address(0xee[7:0])

0x00a2		// Read: 0xaa

// Read	jesd_cs_state=0xaa; 	Address(0xa2[7:0],0xa3[7:0])

0x00a4		// Read: 0x55

// Read	jesd_fs_state=0x55; 	Address(0xa4[7:0],0xa5[7:0])


// END: Done reading the JESD RX states to check if link is established


// START: Reading the JESD RX states to check if link is established


WAIT 0.001
0x0016	0x08	// dac_jesd=0x2; 	Address(0x16[7:2])
0x011b		// Read: 0x00
0x011a		// Read: 0x00
0x0119		// Read: 0x00
0x0118		// Read: 0x00
0x011f		// Read: 0x00
0x011e		// Read: 0x00
0x011d		// Read: 0x00
0x011c		// Read: 0x00

// Read	alarms=0x0; 	Address(0x118[7:0],0x119[7:0],0x11a[7:0],0x11b[7:0],0x11c[7:0],0x11c[7:0],0x11d[7:0],0x11e[7:0],0x11f[7:0],0x120[7:0])

0x00ee		// Read: 0x0f

// Read	comma_align_lock_flag=0xf; 	Address(0xee[7:0])

0x00a2		// Read: 0xaa

// Read	jesd_cs_state=0xaa; 	Address(0xa2[7:0],0xa3[7:0])

0x00a4		// Read: 0x55

// Read	jesd_fs_state=0x55; 	Address(0xa4[7:0],0xa5[7:0])


// END: Done reading the JESD RX states to check if link is established

0x0016	0x00	// dac_jesd=0x0; 	Address(0x16[7:2])

// END: Device Config Complete


// START: Setting TDD Pin in override state and setting override values.

0x0015	0x80	// timing_controller=0x1; 	Address(0x15[7:7])
0x00ec	0x01	// Property_cch_0_0=0x1; 	Address(0xec[7:0])
0x00f4	0x01	// Property_d4h_0_0=0x1; 	Address(0xf4[7:0])
0x00e4	0x01	// Property_c4h_0_0=0x1; 	Address(0xe4[7:0])
0x00ed	0x0f	// Property_cch_11_8=0xf; 	Address(0xed[7:0])
0x00f5	0x00	// Property_d4h_9_8=0x0; 	Address(0xf5[7:0])
0x00e5	0x0f	// Property_c4h_11_8=0xf; 	Address(0xe5[7:0])

// END: Setting TDD Pin in override state and setting override values.


// START: Updating TX NCO

0x0015	0x00	// timing_controller=0x0; 	Address(0x15[7:7])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x77	// MACRO_OPERAND_REG0=0x77400000; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x40
0x00a1	0x00
0x00a0	0x00
0x00a7	0x00	// MACRO_OPERAND_REG1=0x1b; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0x00
0x00a5	0x00
0x00a4	0x1b
0x0193	0x37	// MACRO_OPCODE=0x37; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x3f	// MACRO_OPERAND_REG0=0x3fdf0100; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0xdf
0x00a1	0x01
0x00a0	0x00
0x0193	0x36	// MACRO_OPCODE=0x36; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0019	0x10	// txdig=0x1; 	Address(0x19[7:4])
0x0130	0x00	// Property_110h_0_0=0x0; 	Address(0x130[7:0])
0x0130	0x01	// Property_110h_0_0=0x1; 	Address(0x130[7:0])
0x0130	0x00	// Property_110h_0_0=0x0; 	Address(0x130[7:0])
0x0230	0x00	// Property_210h_0_0=0x0; 	Address(0x230[7:0])
0x0230	0x01	// Property_210h_0_0=0x1; 	Address(0x230[7:0])
0x0230	0x00	// Property_210h_0_0=0x0; 	Address(0x230[7:0])
0x0773	0x00	// config_fmixer_update_pulse=0x0; 	Address(0x773[7:0])
0x0773	0x01	// config_fmixer_update_pulse=0x1; 	Address(0x773[7:0])
0x0773	0x00	// config_fmixer_update_pulse=0x0; 	Address(0x773[7:0])

// END: Updating TX NCO


// START: Updating RX NCO

0x0019	0x00	// txdig=0x0; 	Address(0x19[7:4])
0x0018	0x20	// macro=0x1; 	Address(0x18[7:5])
0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x77	// MACRO_OPERAND_REG0=0x77400000; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0x40
0x00a1	0x00
0x00a0	0x00
0x00a7	0x00	// MACRO_OPERAND_REG1=0x3001b; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0x03
0x00a5	0x00
0x00a4	0x1b
0x0193	0x38	// MACRO_OPCODE=0x38; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])


// END: Updating RX NCO


// START: Updating RX NCO

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x67	// MACRO_OPERAND_REG0=0x67e00000; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0xe0
0x00a1	0x00
0x00a0	0x00
0x00a7	0x00	// MACRO_OPERAND_REG1=0x30035; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0x03
0x00a5	0x00
0x00a4	0x35
0x0193	0x38	// MACRO_OPCODE=0x38; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])


// END: Updating RX NCO


// START: Updating TX NCO

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x67	// MACRO_OPERAND_REG0=0x67e00000; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0xe0
0x00a1	0x00
0x00a0	0x00
0x00a7	0x00	// MACRO_OPERAND_REG1=0x35; 	Address(0xa4[7:0],0xa5[7:0],0xa6[7:0],0xa7[7:0],0xa8[7:0])
0x00a6	0x00
0x00a5	0x00
0x00a4	0x35
0x0193	0x37	// MACRO_OPCODE=0x37; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_READY=0x1; 	Address(0xf0[7:0])


WAIT 0.1

0x00a3	0x3f	// MACRO_OPERAND_REG0=0x3fdf0100; 	Address(0xa0[7:0],0xa1[7:0],0xa2[7:0],0xa3[7:0],0xa4[7:0])
0x00a2	0xdf
0x00a1	0x01
0x00a0	0x00
0x0193	0x36	// MACRO_OPCODE=0x36; 	Address(0x193[7:0],0x194[7:0])

WAIT 0.001
0x00f0		// Read: 0x07

// Read	MACRO_DONE=0x1; 	Address(0xf0[7:2])


WAIT 0.1

0x00f0		// Read: 0x07

// Read	MACRO_ERROR=0x0; 	Address(0xf0[7:3])

0x00f1		// Read: 0x00

// Read	MACRO_ERROR_OPCODE=0x0; 	Address(0xf1[7:0],0xf2[7:0])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPCODE=0x0; 	Address(0xf0[7:4])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_OPCODE_NOT_ALLOWED=0x0; 	Address(0xf0[7:5])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_OPERAND=0x0; 	Address(0xf0[7:6])

0x00f0		// Read: 0x07

// Read	MACRO_ERROR_IN_EXECUTION=0x0; 	Address(0xf0[7:7])

0x00f3		// Read: 0x00
0x00f2		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE=0x0; 	Address(0xf2[7:0],0xf3[7:0],0xf4[7:0])

0x00f7		// Read: 0x00
0x00f6		// Read: 0x00
0x00f5		// Read: 0x00
0x00f4		// Read: 0x00

// Read	MACRO_ERROR_EXTENDED_CODE_2=0x0; 	Address(0xf4[7:0],0xf5[7:0],0xf6[7:0],0xf7[7:0],0xf8[7:0])

0x0018	0x00	// macro=0x0; 	Address(0x18[7:5])
0x0019	0x10	// txdig=0x1; 	Address(0x19[7:4])
0x0130	0x00	// Property_110h_0_0=0x0; 	Address(0x130[7:0])
0x0130	0x01	// Property_110h_0_0=0x1; 	Address(0x130[7:0])
0x0130	0x00	// Property_110h_0_0=0x0; 	Address(0x130[7:0])
0x0230	0x00	// Property_210h_0_0=0x0; 	Address(0x230[7:0])
0x0230	0x01	// Property_210h_0_0=0x1; 	Address(0x230[7:0])
0x0230	0x00	// Property_210h_0_0=0x0; 	Address(0x230[7:0])
0x0773	0x00	// config_fmixer_update_pulse=0x0; 	Address(0x773[7:0])
0x0773	0x01	// config_fmixer_update_pulse=0x1; 	Address(0x773[7:0])
0x0773	0x00	// config_fmixer_update_pulse=0x0; 	Address(0x773[7:0])

// END: Updating TX NCO

