Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Mar 15 21:17:12 2017
| Host         : FilipePc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex2_wrapper_timing_summary_routed.rpt -rpx ex2_wrapper_timing_summary_routed.rpx
| Design       : ex2_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 84 register/latch pins with no clock driven by root clock pin: ex2_i/clock_divider_0/U0/internal_clock_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 180 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.588        0.000                      0                   16        0.252        0.000                      0                   16        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.588        0.000                      0                   16        0.252        0.000                      0                   16        4.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 1.692ns (77.561%)  route 0.489ns (22.439%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 12.217 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.115     2.597    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDRE (Prop_fdre_C_Q)         0.456     3.053 r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.330    ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.444    ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.778 r  ex2_i/clock_divider_0/U0/internal_clock_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.778    ex2_i/clock_divider_0/U0/internal_clock_reg[15]_i_1_n_6
    SLICE_X89Y126        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.806    12.217    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y126        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[13]/C
                         clock pessimism              0.123    12.339    
                         clock uncertainty           -0.035    12.304    
    SLICE_X89Y126        FDRE (Setup_fdre_C_D)        0.062    12.366    ex2_i/clock_divider_0/U0/internal_clock_reg[13]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 1.671ns (77.343%)  route 0.489ns (22.657%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 12.217 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.115     2.597    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDRE (Prop_fdre_C_Q)         0.456     3.053 r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.330    ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.444    ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.757 r  ex2_i/clock_divider_0/U0/internal_clock_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.757    ex2_i/clock_divider_0/U0/internal_clock_reg[15]_i_1_n_4
    SLICE_X89Y126        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.806    12.217    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y126        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[15]/C
                         clock pessimism              0.123    12.339    
                         clock uncertainty           -0.035    12.304    
    SLICE_X89Y126        FDRE (Setup_fdre_C_D)        0.062    12.366    ex2_i/clock_divider_0/U0/internal_clock_reg[15]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 1.597ns (76.540%)  route 0.489ns (23.460%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 12.217 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.115     2.597    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDRE (Prop_fdre_C_Q)         0.456     3.053 r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.330    ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.444    ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.683 r  ex2_i/clock_divider_0/U0/internal_clock_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.683    ex2_i/clock_divider_0/U0/internal_clock_reg[15]_i_1_n_5
    SLICE_X89Y126        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.806    12.217    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y126        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[14]/C
                         clock pessimism              0.123    12.339    
                         clock uncertainty           -0.035    12.304    
    SLICE_X89Y126        FDRE (Setup_fdre_C_D)        0.062    12.366    ex2_i/clock_divider_0/U0/internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.581ns (76.358%)  route 0.489ns (23.642%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 12.217 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.115     2.597    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDRE (Prop_fdre_C_Q)         0.456     3.053 r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.330    ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.444    ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.667 r  ex2_i/clock_divider_0/U0/internal_clock_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.667    ex2_i/clock_divider_0/U0/internal_clock_reg[15]_i_1_n_7
    SLICE_X89Y126        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.806    12.217    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y126        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[12]/C
                         clock pessimism              0.123    12.339    
                         clock uncertainty           -0.035    12.304    
    SLICE_X89Y126        FDRE (Setup_fdre_C_D)        0.062    12.366    ex2_i/clock_divider_0/U0/internal_clock_reg[12]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 1.578ns (76.324%)  route 0.489ns (23.676%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 12.231 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.115     2.597    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDRE (Prop_fdre_C_Q)         0.456     3.053 r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.330    ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.664 r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.664    ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_6
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.819    12.231    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[9]/C
                         clock pessimism              0.148    12.378    
                         clock uncertainty           -0.035    12.343    
    SLICE_X89Y125        FDRE (Setup_fdre_C_D)        0.062    12.405    ex2_i/clock_divider_0/U0/internal_clock_reg[9]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 1.557ns (76.081%)  route 0.489ns (23.919%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 12.231 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.115     2.597    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDRE (Prop_fdre_C_Q)         0.456     3.053 r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.330    ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.643 r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.643    ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_4
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.819    12.231    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[11]/C
                         clock pessimism              0.148    12.378    
                         clock uncertainty           -0.035    12.343    
    SLICE_X89Y125        FDRE (Setup_fdre_C_D)        0.062    12.405    ex2_i/clock_divider_0/U0/internal_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                  7.761    

Slack (MET) :             7.835ns  (required time - arrival time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 1.483ns (75.184%)  route 0.489ns (24.816%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 12.231 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.115     2.597    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDRE (Prop_fdre_C_Q)         0.456     3.053 r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.330    ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.569 r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.569    ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_5
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.819    12.231    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[10]/C
                         clock pessimism              0.148    12.378    
                         clock uncertainty           -0.035    12.343    
    SLICE_X89Y125        FDRE (Setup_fdre_C_D)        0.062    12.405    ex2_i/clock_divider_0/U0/internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  7.835    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 1.467ns (74.981%)  route 0.489ns (25.019%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 12.231 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.115     2.597    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDRE (Prop_fdre_C_Q)         0.456     3.053 r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.330    ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.553 r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.553    ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_7
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.819    12.231    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]/C
                         clock pessimism              0.148    12.378    
                         clock uncertainty           -0.035    12.343    
    SLICE_X89Y125        FDRE (Setup_fdre_C_D)        0.062    12.405    ex2_i/clock_divider_0/U0/internal_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 12.364 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.115     2.597    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDRE (Prop_fdre_C_Q)         0.456     3.053 r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.541 r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.541    ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_6
    SLICE_X89Y124        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.952    12.364    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y124        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[5]/C
                         clock pessimism              0.123    12.486    
                         clock uncertainty           -0.035    12.451    
    SLICE_X89Y124        FDRE (Setup_fdre_C_D)        0.062    12.513    ex2_i/clock_divider_0/U0/internal_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             7.992ns  (required time - arrival time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.443ns (75.020%)  route 0.480ns (24.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 12.364 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.115     2.597    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDRE (Prop_fdre_C_Q)         0.456     3.053 r  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.520 r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.520    ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_4
    SLICE_X89Y124        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.952    12.364    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y124        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[7]/C
                         clock pessimism              0.123    12.486    
                         clock uncertainty           -0.035    12.451    
    SLICE_X89Y124        FDRE (Setup_fdre_C_D)        0.062    12.513    ex2_i/clock_divider_0/U0/internal_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  7.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.410     0.660    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.141     0.801 r  ex2_i/clock_divider_0/U0/internal_clock_reg[11]/Q
                         net (fo=1, routed)           0.108     0.909    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[11]
    SLICE_X89Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.017 r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.017    ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_4
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.475     0.913    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[11]/C
                         clock pessimism             -0.253     0.660    
    SLICE_X89Y125        FDRE (Hold_fdre_C_D)         0.105     0.765    ex2_i/clock_divider_0/U0/internal_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.750ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.500     0.750    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDRE (Prop_fdre_C_Q)         0.141     0.891 r  ex2_i/clock_divider_0/U0/internal_clock_reg[3]/Q
                         net (fo=1, routed)           0.108     0.999    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[3]
    SLICE_X89Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.107 r  ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.107    ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_4
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.575     1.013    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[3]/C
                         clock pessimism             -0.263     0.750    
    SLICE_X89Y123        FDRE (Hold_fdre_C_D)         0.105     0.855    ex2_i/clock_divider_0/U0/internal_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.461     0.711    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y124        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y124        FDRE (Prop_fdre_C_Q)         0.141     0.852 r  ex2_i/clock_divider_0/U0/internal_clock_reg[7]/Q
                         net (fo=1, routed)           0.108     0.960    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[7]
    SLICE_X89Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.068 r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.068    ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_4
    SLICE_X89Y124        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.531     0.969    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y124        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[7]/C
                         clock pessimism             -0.258     0.711    
    SLICE_X89Y124        FDRE (Hold_fdre_C_D)         0.105     0.816    ex2_i/clock_divider_0/U0/internal_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.389     0.638    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y126        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  ex2_i/clock_divider_0/U0/internal_clock_reg[12]/Q
                         net (fo=1, routed)           0.105     0.884    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[12]
    SLICE_X89Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.999 r  ex2_i/clock_divider_0/U0/internal_clock_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.999    ex2_i/clock_divider_0/U0/internal_clock_reg[15]_i_1_n_7
    SLICE_X89Y126        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.449     0.886    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y126        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[12]/C
                         clock pessimism             -0.248     0.638    
    SLICE_X89Y126        FDRE (Hold_fdre_C_D)         0.105     0.743    ex2_i/clock_divider_0/U0/internal_clock_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.410     0.660    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.141     0.801 r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]/Q
                         net (fo=1, routed)           0.105     0.906    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[8]
    SLICE_X89Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.021 r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.021    ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_7
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.475     0.913    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]/C
                         clock pessimism             -0.253     0.660    
    SLICE_X89Y125        FDRE (Hold_fdre_C_D)         0.105     0.765    ex2_i/clock_divider_0/U0/internal_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.461     0.711    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y124        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y124        FDRE (Prop_fdre_C_Q)         0.141     0.852 r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]/Q
                         net (fo=1, routed)           0.105     0.957    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[4]
    SLICE_X89Y124        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.072 r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.072    ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_7
    SLICE_X89Y124        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.531     0.969    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y124        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]/C
                         clock pessimism             -0.258     0.711    
    SLICE_X89Y124        FDRE (Hold_fdre_C_D)         0.105     0.816    ex2_i/clock_divider_0/U0/internal_clock_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.750ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.500     0.750    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDRE (Prop_fdre_C_Q)         0.141     0.891 r  ex2_i/clock_divider_0/U0/internal_clock_reg[2]/Q
                         net (fo=1, routed)           0.109     1.000    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[2]
    SLICE_X89Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.111 r  ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.111    ex2_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_5
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.575     1.013    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y123        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[2]/C
                         clock pessimism             -0.263     0.750    
    SLICE_X89Y123        FDRE (Hold_fdre_C_D)         0.105     0.855    ex2_i/clock_divider_0/U0/internal_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.461     0.711    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y124        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y124        FDRE (Prop_fdre_C_Q)         0.141     0.852 r  ex2_i/clock_divider_0/U0/internal_clock_reg[6]/Q
                         net (fo=1, routed)           0.109     0.961    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[6]
    SLICE_X89Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.072 r  ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.072    ex2_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_5
    SLICE_X89Y124        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.531     0.969    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y124        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[6]/C
                         clock pessimism             -0.258     0.711    
    SLICE_X89Y124        FDRE (Hold_fdre_C_D)         0.105     0.816    ex2_i/clock_divider_0/U0/internal_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.410     0.660    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.141     0.801 r  ex2_i/clock_divider_0/U0/internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.109     0.910    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[10]
    SLICE_X89Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.021 r  ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.021    ex2_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_5
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.475     0.913    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y125        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[10]/C
                         clock pessimism             -0.253     0.660    
    SLICE_X89Y125        FDRE (Hold_fdre_C_D)         0.105     0.765    ex2_i/clock_divider_0/U0/internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ex2_i/clock_divider_0/U0/internal_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/clock_divider_0/U0/internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.389     0.638    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y126        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  ex2_i/clock_divider_0/U0/internal_clock_reg[14]/Q
                         net (fo=1, routed)           0.109     0.889    ex2_i/clock_divider_0/U0/internal_clock_reg_n_0_[14]
    SLICE_X89Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.000 r  ex2_i/clock_divider_0/U0/internal_clock_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.000    ex2_i/clock_divider_0/U0/internal_clock_reg[15]_i_1_n_5
    SLICE_X89Y126        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.449     0.886    ex2_i/clock_divider_0/U0/clk
    SLICE_X89Y126        FDRE                                         r  ex2_i/clock_divider_0/U0/internal_clock_reg[14]/C
                         clock pessimism             -0.248     0.638    
    SLICE_X89Y126        FDRE (Hold_fdre_C_D)         0.105     0.743    ex2_i/clock_divider_0/U0/internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y123  ex2_i/clock_divider_0/U0/internal_clock_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y125  ex2_i/clock_divider_0/U0/internal_clock_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y125  ex2_i/clock_divider_0/U0/internal_clock_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y126  ex2_i/clock_divider_0/U0/internal_clock_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y126  ex2_i/clock_divider_0/U0/internal_clock_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y126  ex2_i/clock_divider_0/U0/internal_clock_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y123  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y123  ex2_i/clock_divider_0/U0/internal_clock_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y123  ex2_i/clock_divider_0/U0/internal_clock_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y124  ex2_i/clock_divider_0/U0/internal_clock_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y123  ex2_i/clock_divider_0/U0/internal_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y126  ex2_i/clock_divider_0/U0/internal_clock_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y126  ex2_i/clock_divider_0/U0/internal_clock_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y126  ex2_i/clock_divider_0/U0/internal_clock_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y123  ex2_i/clock_divider_0/U0/internal_clock_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y123  ex2_i/clock_divider_0/U0/internal_clock_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y123  ex2_i/clock_divider_0/U0/internal_clock_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y124  ex2_i/clock_divider_0/U0/internal_clock_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y124  ex2_i/clock_divider_0/U0/internal_clock_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y124  ex2_i/clock_divider_0/U0/internal_clock_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y123  ex2_i/clock_divider_0/U0/internal_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y123  ex2_i/clock_divider_0/U0/internal_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y125  ex2_i/clock_divider_0/U0/internal_clock_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y125  ex2_i/clock_divider_0/U0/internal_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y125  ex2_i/clock_divider_0/U0/internal_clock_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y125  ex2_i/clock_divider_0/U0/internal_clock_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y126  ex2_i/clock_divider_0/U0/internal_clock_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y126  ex2_i/clock_divider_0/U0/internal_clock_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y126  ex2_i/clock_divider_0/U0/internal_clock_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y126  ex2_i/clock_divider_0/U0/internal_clock_reg[13]/C



