Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 24 14:47:58 2020
| Host         : LAPTOP-5KE3GPT6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wujian100_open_top_timing_summary_routed.rpt -pb wujian100_open_top_timing_summary_routed.pb -rpx wujian100_open_top_timing_summary_routed.rpx -warn_on_violation
| Design       : wujian100_open_top
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 53 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.324        0.000                      0               226455        0.024        0.000                      0               226455       23.750        0.000                       0                 70404  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
EHS       {0.000 25.000}       50.000          20.000          
JTAG_CLK  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EHS                 1.324        0.000                      0               213673        0.024        0.000                      0               213673       23.750        0.000                       0                 70339  
JTAG_CLK          497.564        0.000                      0                  112        0.186        0.000                      0                  112      499.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_CLK      EHS                41.182        0.000                      0                  487        0.367        0.000                      0                  487  
EHS           JTAG_CLK           36.270        0.000                      0                   32        0.371        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  EHS                EHS                     27.373        0.000                      0                12445        1.799        0.000                      0                12445  
**async_default**  EHS                JTAG_CLK                41.746        0.000                      0                   21        0.886        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EHS
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack        1.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.360ns  (logic 10.557ns (21.830%)  route 37.803ns (78.170%))
  Logic Levels:           68  (CARRY4=6 LUT2=6 LUT3=7 LUT4=5 LUT5=11 LUT6=32 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 55.639 - 50.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.669     5.970    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X107Y153       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y153       FDCE (Prop_fdce_C_Q)         0.419     6.389 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.691     7.081    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X105Y153       LUT5 (Prop_lut5_I3_O)        0.297     7.378 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.597     7.975    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X106Y153       LUT3 (Prop_lut3_I0_O)        0.124     8.099 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           1.009     9.108    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X109Y147       LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.861    10.093    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X105Y147       LUT6 (Prop_lut6_I2_O)        0.124    10.217 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.597    10.814    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I4_O)        0.124    10.938 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.298    11.235    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X101Y142       LUT6 (Prop_lut6_I0_O)        0.124    11.359 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.319    11.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X99Y142        LUT6 (Prop_lut6_I1_O)        0.124    11.803 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.542    12.345    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X95Y142        LUT5 (Prop_lut5_I1_O)        0.124    12.469 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.282    12.752    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X93Y142        LUT6 (Prop_lut6_I3_O)        0.124    12.876 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.319    13.195    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X91Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.543    13.861    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.985 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.288    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I4_O)        0.124    14.412 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.296    14.708    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.832 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.441    15.273    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X83Y145        LUT3 (Prop_lut3_I2_O)        0.124    15.397 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.924    16.321    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_reg_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.445 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[15]_i_5/O
                         net (fo=2, routed)           0.818    17.263    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[15]_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I5_O)        0.124    17.387 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26/O
                         net (fo=1, routed)           0.719    18.106    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26_n_0
    SLICE_X71Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.230 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=10, routed)          0.755    18.985    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[12]
    SLICE_X62Y140        LUT6 (Prop_lut6_I1_O)        0.124    19.109 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3/O
                         net (fo=1, routed)           0.000    19.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3_n_0
    SLICE_X62Y140        MUXF7 (Prop_muxf7_I0_O)      0.209    19.318 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[7]_i_2/O
                         net (fo=2, routed)           0.917    20.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[5]
    SLICE_X60Y138        LUT4 (Prop_lut4_I0_O)        0.297    20.532 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[7]_i_1/O
                         net (fo=21, routed)          0.877    21.409    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[7]
    SLICE_X55Y138        LUT4 (Prop_lut4_I1_O)        0.124    21.533 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_68/O
                         net (fo=3, routed)           0.000    21.533    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_92_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.931 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.931    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.273    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.586 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[3]
                         net (fo=1, routed)           0.813    23.399    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[24]
    SLICE_X56Y141        LUT6 (Prop_lut6_I4_O)        0.306    23.705 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_37/O
                         net (fo=4, routed)           0.692    24.397    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[11]
    SLICE_X56Y140        LUT6 (Prop_lut6_I3_O)        0.124    24.521 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_71/O
                         net (fo=1, routed)           0.423    24.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_0
    SLICE_X54Y140        LUT6 (Prop_lut6_I1_O)        0.124    25.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.311    25.379    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X54Y141        LUT6 (Prop_lut6_I3_O)        0.124    25.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.841    26.344    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X54Y145        LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[19]_i_16/O
                         net (fo=5, routed)           1.047    27.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[18]_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.124    27.639 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18/O
                         net (fo=3, routed)           0.988    28.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18_n_0
    SLICE_X50Y148        LUT6 (Prop_lut6_I5_O)        0.124    28.752 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13/O
                         net (fo=2, routed)           0.770    29.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13_n_0
    SLICE_X48Y149        LUT3 (Prop_lut3_I0_O)        0.124    29.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10/O
                         net (fo=2, routed)           0.822    30.468    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10_n_0
    SLICE_X48Y147        LUT5 (Prop_lut5_I0_O)        0.124    30.592 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33/O
                         net (fo=1, routed)           0.567    31.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33_n_0
    SLICE_X48Y149        LUT5 (Prop_lut5_I3_O)        0.124    31.283 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_19/O
                         net (fo=3, routed)           0.731    32.014    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X47Y147        LUT6 (Prop_lut6_I2_O)        0.124    32.138 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11/O
                         net (fo=1, routed)           0.000    32.138    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_i_3/O[2]
                         net (fo=7, routed)           1.181    33.899    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[30]
    SLICE_X49Y150        LUT5 (Prop_lut5_I2_O)        0.302    34.201 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.395    34.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16_n_0
    SLICE_X47Y150        LUT4 (Prop_lut4_I0_O)        0.124    34.720 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.681    35.401    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X54Y155        LUT6 (Prop_lut6_I4_O)        0.124    35.525 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.311    35.836    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X56Y156        LUT6 (Prop_lut6_I3_O)        0.124    35.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.466    36.426    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X57Y158        LUT6 (Prop_lut6_I2_O)        0.124    36.550 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_20/O
                         net (fo=1, routed)           0.429    36.978    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_3
    SLICE_X58Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.102 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.420    37.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9_n_0
    SLICE_X60Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.360    38.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X61Y157        LUT5 (Prop_lut5_I0_O)        0.124    38.130 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.549    38.679    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y157        LUT5 (Prop_lut5_I3_O)        0.124    38.803 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           1.008    39.811    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X81Y152        LUT4 (Prop_lut4_I3_O)        0.124    39.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.436    40.371    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X83Y152        LUT2 (Prop_lut2_I1_O)        0.124    40.495 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.898    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X83Y152        LUT6 (Prop_lut6_I0_O)        0.124    41.022 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.488    41.510    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X86Y148        LUT5 (Prop_lut5_I3_O)        0.124    41.634 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.682    42.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X89Y148        LUT4 (Prop_lut4_I2_O)        0.124    42.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.527    42.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X91Y148        LUT3 (Prop_lut3_I0_O)        0.124    43.091 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_4/O
                         net (fo=6, routed)           0.458    43.549    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X93Y148        LUT2 (Prop_lut2_I1_O)        0.124    43.673 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.450    44.123    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X95Y148        LUT3 (Prop_lut3_I2_O)        0.124    44.247 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.586    44.833    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X99Y147        LUT2 (Prop_lut2_I1_O)        0.124    44.957 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.887    45.844    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X105Y147       LUT3 (Prop_lut3_I2_O)        0.124    45.968 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.423    46.391    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X107Y147       LUT2 (Prop_lut2_I1_O)        0.124    46.515 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.340    46.854    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124    46.978 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.533    47.512    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X107Y151       LUT5 (Prop_lut5_I0_O)        0.124    47.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           0.513    48.148    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X106Y153       LUT6 (Prop_lut6_I4_O)        0.124    48.272 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.925    49.198    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X109Y155       LUT6 (Prop_lut6_I2_O)        0.124    49.322 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6/O
                         net (fo=1, routed)           0.286    49.608    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6_n_0
    SLICE_X111Y155       LUT6 (Prop_lut6_I0_O)        0.124    49.732 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_5/O
                         net (fo=2, routed)           0.431    50.162    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[0]
    SLICE_X110Y156       LUT2 (Prop_lut2_I1_O)        0.124    50.286 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           1.073    51.359    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X103Y155       LUT6 (Prop_lut6_I5_O)        0.124    51.483 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0/O
                         net (fo=3, routed)           0.562    52.045    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0_n_0
    SLICE_X106Y156       LUT5 (Prop_lut5_I3_O)        0.124    52.169 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[0]_i_4/O
                         net (fo=3, routed)           0.331    52.501    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]_0
    SLICE_X106Y158       LUT5 (Prop_lut5_I3_O)        0.124    52.625 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0/O
                         net (fo=54, routed)          0.984    53.609    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0_n_0
    SLICE_X104Y161       LUT3 (Prop_lut3_I1_O)        0.150    53.759 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[3]_i_1__0/O
                         net (fo=1, routed)           0.572    54.331    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_0[3]
    SLICE_X104Y161       FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.547    55.639    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X104Y161       FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]/C
                         clock pessimism              0.303    55.942    
                         clock uncertainty           -0.035    55.907    
    SLICE_X104Y161       FDCE (Setup_fdce_C_D)       -0.252    55.655    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]
  -------------------------------------------------------------------
                         required time                         55.655    
                         arrival time                         -54.331    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.296ns  (logic 10.524ns (21.790%)  route 37.772ns (78.210%))
  Logic Levels:           68  (CARRY4=6 LUT2=6 LUT3=7 LUT4=5 LUT5=11 LUT6=32 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 55.639 - 50.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.669     5.970    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X107Y153       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y153       FDCE (Prop_fdce_C_Q)         0.419     6.389 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.691     7.081    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X105Y153       LUT5 (Prop_lut5_I3_O)        0.297     7.378 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.597     7.975    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X106Y153       LUT3 (Prop_lut3_I0_O)        0.124     8.099 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           1.009     9.108    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X109Y147       LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.861    10.093    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X105Y147       LUT6 (Prop_lut6_I2_O)        0.124    10.217 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.597    10.814    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I4_O)        0.124    10.938 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.298    11.235    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X101Y142       LUT6 (Prop_lut6_I0_O)        0.124    11.359 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.319    11.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X99Y142        LUT6 (Prop_lut6_I1_O)        0.124    11.803 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.542    12.345    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X95Y142        LUT5 (Prop_lut5_I1_O)        0.124    12.469 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.282    12.752    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X93Y142        LUT6 (Prop_lut6_I3_O)        0.124    12.876 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.319    13.195    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X91Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.543    13.861    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.985 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.288    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I4_O)        0.124    14.412 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.296    14.708    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.832 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.441    15.273    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X83Y145        LUT3 (Prop_lut3_I2_O)        0.124    15.397 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.924    16.321    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_reg_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.445 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[15]_i_5/O
                         net (fo=2, routed)           0.818    17.263    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[15]_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I5_O)        0.124    17.387 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26/O
                         net (fo=1, routed)           0.719    18.106    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26_n_0
    SLICE_X71Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.230 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=10, routed)          0.755    18.985    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[12]
    SLICE_X62Y140        LUT6 (Prop_lut6_I1_O)        0.124    19.109 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3/O
                         net (fo=1, routed)           0.000    19.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3_n_0
    SLICE_X62Y140        MUXF7 (Prop_muxf7_I0_O)      0.209    19.318 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[7]_i_2/O
                         net (fo=2, routed)           0.917    20.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[5]
    SLICE_X60Y138        LUT4 (Prop_lut4_I0_O)        0.297    20.532 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[7]_i_1/O
                         net (fo=21, routed)          0.877    21.409    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[7]
    SLICE_X55Y138        LUT4 (Prop_lut4_I1_O)        0.124    21.533 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_68/O
                         net (fo=3, routed)           0.000    21.533    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_92_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.931 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.931    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.273    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.586 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[3]
                         net (fo=1, routed)           0.813    23.399    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[24]
    SLICE_X56Y141        LUT6 (Prop_lut6_I4_O)        0.306    23.705 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_37/O
                         net (fo=4, routed)           0.692    24.397    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[11]
    SLICE_X56Y140        LUT6 (Prop_lut6_I3_O)        0.124    24.521 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_71/O
                         net (fo=1, routed)           0.423    24.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_0
    SLICE_X54Y140        LUT6 (Prop_lut6_I1_O)        0.124    25.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.311    25.379    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X54Y141        LUT6 (Prop_lut6_I3_O)        0.124    25.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.841    26.344    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X54Y145        LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[19]_i_16/O
                         net (fo=5, routed)           1.047    27.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[18]_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.124    27.639 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18/O
                         net (fo=3, routed)           0.988    28.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18_n_0
    SLICE_X50Y148        LUT6 (Prop_lut6_I5_O)        0.124    28.752 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13/O
                         net (fo=2, routed)           0.770    29.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13_n_0
    SLICE_X48Y149        LUT3 (Prop_lut3_I0_O)        0.124    29.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10/O
                         net (fo=2, routed)           0.822    30.468    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10_n_0
    SLICE_X48Y147        LUT5 (Prop_lut5_I0_O)        0.124    30.592 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33/O
                         net (fo=1, routed)           0.567    31.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33_n_0
    SLICE_X48Y149        LUT5 (Prop_lut5_I3_O)        0.124    31.283 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_19/O
                         net (fo=3, routed)           0.731    32.014    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X47Y147        LUT6 (Prop_lut6_I2_O)        0.124    32.138 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11/O
                         net (fo=1, routed)           0.000    32.138    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_i_3/O[2]
                         net (fo=7, routed)           1.181    33.899    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[30]
    SLICE_X49Y150        LUT5 (Prop_lut5_I2_O)        0.302    34.201 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.395    34.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16_n_0
    SLICE_X47Y150        LUT4 (Prop_lut4_I0_O)        0.124    34.720 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.681    35.401    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X54Y155        LUT6 (Prop_lut6_I4_O)        0.124    35.525 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.311    35.836    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X56Y156        LUT6 (Prop_lut6_I3_O)        0.124    35.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.466    36.426    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X57Y158        LUT6 (Prop_lut6_I2_O)        0.124    36.550 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_20/O
                         net (fo=1, routed)           0.429    36.978    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_3
    SLICE_X58Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.102 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.420    37.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9_n_0
    SLICE_X60Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.360    38.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X61Y157        LUT5 (Prop_lut5_I0_O)        0.124    38.130 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.549    38.679    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y157        LUT5 (Prop_lut5_I3_O)        0.124    38.803 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           1.008    39.811    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X81Y152        LUT4 (Prop_lut4_I3_O)        0.124    39.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.436    40.371    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X83Y152        LUT2 (Prop_lut2_I1_O)        0.124    40.495 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.898    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X83Y152        LUT6 (Prop_lut6_I0_O)        0.124    41.022 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.488    41.510    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X86Y148        LUT5 (Prop_lut5_I3_O)        0.124    41.634 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.682    42.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X89Y148        LUT4 (Prop_lut4_I2_O)        0.124    42.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.527    42.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X91Y148        LUT3 (Prop_lut3_I0_O)        0.124    43.091 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_4/O
                         net (fo=6, routed)           0.458    43.549    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X93Y148        LUT2 (Prop_lut2_I1_O)        0.124    43.673 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.450    44.123    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X95Y148        LUT3 (Prop_lut3_I2_O)        0.124    44.247 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.586    44.833    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X99Y147        LUT2 (Prop_lut2_I1_O)        0.124    44.957 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.887    45.844    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X105Y147       LUT3 (Prop_lut3_I2_O)        0.124    45.968 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.423    46.391    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X107Y147       LUT2 (Prop_lut2_I1_O)        0.124    46.515 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.340    46.854    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124    46.978 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.533    47.512    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X107Y151       LUT5 (Prop_lut5_I0_O)        0.124    47.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           0.513    48.148    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X106Y153       LUT6 (Prop_lut6_I4_O)        0.124    48.272 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.925    49.198    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X109Y155       LUT6 (Prop_lut6_I2_O)        0.124    49.322 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6/O
                         net (fo=1, routed)           0.286    49.608    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6_n_0
    SLICE_X111Y155       LUT6 (Prop_lut6_I0_O)        0.124    49.732 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_5/O
                         net (fo=2, routed)           0.431    50.162    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[0]
    SLICE_X110Y156       LUT2 (Prop_lut2_I1_O)        0.124    50.286 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           1.073    51.359    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X103Y155       LUT6 (Prop_lut6_I5_O)        0.124    51.483 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0/O
                         net (fo=3, routed)           0.562    52.045    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0_n_0
    SLICE_X106Y156       LUT5 (Prop_lut5_I3_O)        0.124    52.169 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[0]_i_4/O
                         net (fo=3, routed)           0.331    52.501    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]_0
    SLICE_X106Y158       LUT5 (Prop_lut5_I3_O)        0.124    52.625 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0/O
                         net (fo=54, routed)          0.904    53.528    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0_n_0
    SLICE_X108Y161       LUT3 (Prop_lut3_I1_O)        0.117    53.645 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[2]_i_1__0/O
                         net (fo=1, routed)           0.622    54.267    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_0[2]
    SLICE_X108Y162       FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.547    55.639    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X108Y162       FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/C
                         clock pessimism              0.288    55.927    
                         clock uncertainty           -0.035    55.892    
    SLICE_X108Y162       FDCE (Setup_fdce_C_D)       -0.255    55.637    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]
  -------------------------------------------------------------------
                         required time                         55.637    
                         arrival time                         -54.267    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.221ns  (logic 10.559ns (21.897%)  route 37.662ns (78.103%))
  Logic Levels:           68  (CARRY4=6 LUT2=6 LUT3=7 LUT4=5 LUT5=11 LUT6=32 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 55.641 - 50.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.669     5.970    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X107Y153       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y153       FDCE (Prop_fdce_C_Q)         0.419     6.389 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.691     7.081    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X105Y153       LUT5 (Prop_lut5_I3_O)        0.297     7.378 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.597     7.975    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X106Y153       LUT3 (Prop_lut3_I0_O)        0.124     8.099 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           1.009     9.108    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X109Y147       LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.861    10.093    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X105Y147       LUT6 (Prop_lut6_I2_O)        0.124    10.217 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.597    10.814    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I4_O)        0.124    10.938 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.298    11.235    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X101Y142       LUT6 (Prop_lut6_I0_O)        0.124    11.359 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.319    11.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X99Y142        LUT6 (Prop_lut6_I1_O)        0.124    11.803 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.542    12.345    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X95Y142        LUT5 (Prop_lut5_I1_O)        0.124    12.469 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.282    12.752    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X93Y142        LUT6 (Prop_lut6_I3_O)        0.124    12.876 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.319    13.195    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X91Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.543    13.861    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.985 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.288    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I4_O)        0.124    14.412 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.296    14.708    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.832 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.441    15.273    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X83Y145        LUT3 (Prop_lut3_I2_O)        0.124    15.397 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.924    16.321    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_reg_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.445 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[15]_i_5/O
                         net (fo=2, routed)           0.818    17.263    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[15]_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I5_O)        0.124    17.387 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26/O
                         net (fo=1, routed)           0.719    18.106    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26_n_0
    SLICE_X71Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.230 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=10, routed)          0.755    18.985    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[12]
    SLICE_X62Y140        LUT6 (Prop_lut6_I1_O)        0.124    19.109 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3/O
                         net (fo=1, routed)           0.000    19.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3_n_0
    SLICE_X62Y140        MUXF7 (Prop_muxf7_I0_O)      0.209    19.318 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[7]_i_2/O
                         net (fo=2, routed)           0.917    20.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[5]
    SLICE_X60Y138        LUT4 (Prop_lut4_I0_O)        0.297    20.532 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[7]_i_1/O
                         net (fo=21, routed)          0.877    21.409    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[7]
    SLICE_X55Y138        LUT4 (Prop_lut4_I1_O)        0.124    21.533 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_68/O
                         net (fo=3, routed)           0.000    21.533    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_92_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.931 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.931    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.273    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.586 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[3]
                         net (fo=1, routed)           0.813    23.399    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[24]
    SLICE_X56Y141        LUT6 (Prop_lut6_I4_O)        0.306    23.705 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_37/O
                         net (fo=4, routed)           0.692    24.397    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[11]
    SLICE_X56Y140        LUT6 (Prop_lut6_I3_O)        0.124    24.521 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_71/O
                         net (fo=1, routed)           0.423    24.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_0
    SLICE_X54Y140        LUT6 (Prop_lut6_I1_O)        0.124    25.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.311    25.379    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X54Y141        LUT6 (Prop_lut6_I3_O)        0.124    25.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.841    26.344    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X54Y145        LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[19]_i_16/O
                         net (fo=5, routed)           1.047    27.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[18]_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.124    27.639 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18/O
                         net (fo=3, routed)           0.988    28.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18_n_0
    SLICE_X50Y148        LUT6 (Prop_lut6_I5_O)        0.124    28.752 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13/O
                         net (fo=2, routed)           0.770    29.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13_n_0
    SLICE_X48Y149        LUT3 (Prop_lut3_I0_O)        0.124    29.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10/O
                         net (fo=2, routed)           0.822    30.468    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10_n_0
    SLICE_X48Y147        LUT5 (Prop_lut5_I0_O)        0.124    30.592 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33/O
                         net (fo=1, routed)           0.567    31.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33_n_0
    SLICE_X48Y149        LUT5 (Prop_lut5_I3_O)        0.124    31.283 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_19/O
                         net (fo=3, routed)           0.731    32.014    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X47Y147        LUT6 (Prop_lut6_I2_O)        0.124    32.138 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11/O
                         net (fo=1, routed)           0.000    32.138    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_i_3/O[2]
                         net (fo=7, routed)           1.181    33.899    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[30]
    SLICE_X49Y150        LUT5 (Prop_lut5_I2_O)        0.302    34.201 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.395    34.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16_n_0
    SLICE_X47Y150        LUT4 (Prop_lut4_I0_O)        0.124    34.720 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.681    35.401    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X54Y155        LUT6 (Prop_lut6_I4_O)        0.124    35.525 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.311    35.836    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X56Y156        LUT6 (Prop_lut6_I3_O)        0.124    35.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.466    36.426    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X57Y158        LUT6 (Prop_lut6_I2_O)        0.124    36.550 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_20/O
                         net (fo=1, routed)           0.429    36.978    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_3
    SLICE_X58Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.102 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.420    37.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9_n_0
    SLICE_X60Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.360    38.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X61Y157        LUT5 (Prop_lut5_I0_O)        0.124    38.130 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.549    38.679    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y157        LUT5 (Prop_lut5_I3_O)        0.124    38.803 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           1.008    39.811    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X81Y152        LUT4 (Prop_lut4_I3_O)        0.124    39.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.436    40.371    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X83Y152        LUT2 (Prop_lut2_I1_O)        0.124    40.495 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.898    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X83Y152        LUT6 (Prop_lut6_I0_O)        0.124    41.022 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.488    41.510    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X86Y148        LUT5 (Prop_lut5_I3_O)        0.124    41.634 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.682    42.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X89Y148        LUT4 (Prop_lut4_I2_O)        0.124    42.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.527    42.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X91Y148        LUT3 (Prop_lut3_I0_O)        0.124    43.091 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_4/O
                         net (fo=6, routed)           0.458    43.549    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X93Y148        LUT2 (Prop_lut2_I1_O)        0.124    43.673 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.450    44.123    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X95Y148        LUT3 (Prop_lut3_I2_O)        0.124    44.247 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.586    44.833    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X99Y147        LUT2 (Prop_lut2_I1_O)        0.124    44.957 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.887    45.844    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X105Y147       LUT3 (Prop_lut3_I2_O)        0.124    45.968 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.423    46.391    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X107Y147       LUT2 (Prop_lut2_I1_O)        0.124    46.515 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.340    46.854    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124    46.978 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.533    47.512    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X107Y151       LUT5 (Prop_lut5_I0_O)        0.124    47.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           0.513    48.148    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X106Y153       LUT6 (Prop_lut6_I4_O)        0.124    48.272 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.925    49.198    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X109Y155       LUT6 (Prop_lut6_I2_O)        0.124    49.322 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6/O
                         net (fo=1, routed)           0.286    49.608    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6_n_0
    SLICE_X111Y155       LUT6 (Prop_lut6_I0_O)        0.124    49.732 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_5/O
                         net (fo=2, routed)           0.431    50.162    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[0]
    SLICE_X110Y156       LUT2 (Prop_lut2_I1_O)        0.124    50.286 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           1.073    51.359    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X103Y155       LUT6 (Prop_lut6_I5_O)        0.124    51.483 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0/O
                         net (fo=3, routed)           0.562    52.045    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0_n_0
    SLICE_X106Y156       LUT5 (Prop_lut5_I3_O)        0.124    52.169 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[0]_i_4/O
                         net (fo=3, routed)           0.331    52.501    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]_0
    SLICE_X106Y158       LUT5 (Prop_lut5_I3_O)        0.124    52.625 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0/O
                         net (fo=54, routed)          0.835    53.460    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0_n_0
    SLICE_X106Y158       LUT3 (Prop_lut3_I1_O)        0.152    53.612 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[7]_i_1__0/O
                         net (fo=1, routed)           0.579    54.191    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_0[7]
    SLICE_X106Y158       FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.549    55.641    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X106Y158       FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/C
                         clock pessimism              0.303    55.944    
                         clock uncertainty           -0.035    55.909    
    SLICE_X106Y158       FDCE (Setup_fdce_C_D)       -0.266    55.643    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]
  -------------------------------------------------------------------
                         required time                         55.643    
                         arrival time                         -54.191    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.237ns  (logic 10.531ns (21.832%)  route 37.706ns (78.168%))
  Logic Levels:           68  (CARRY4=6 LUT2=6 LUT3=6 LUT4=6 LUT5=9 LUT6=34 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.632ns = ( 55.632 - 50.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.669     5.970    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X107Y153       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y153       FDCE (Prop_fdce_C_Q)         0.419     6.389 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.691     7.081    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X105Y153       LUT5 (Prop_lut5_I3_O)        0.297     7.378 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.597     7.975    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X106Y153       LUT3 (Prop_lut3_I0_O)        0.124     8.099 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           1.009     9.108    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X109Y147       LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.861    10.093    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X105Y147       LUT6 (Prop_lut6_I2_O)        0.124    10.217 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.597    10.814    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I4_O)        0.124    10.938 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.298    11.235    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X101Y142       LUT6 (Prop_lut6_I0_O)        0.124    11.359 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.319    11.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X99Y142        LUT6 (Prop_lut6_I1_O)        0.124    11.803 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.542    12.345    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X95Y142        LUT5 (Prop_lut5_I1_O)        0.124    12.469 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.282    12.752    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X93Y142        LUT6 (Prop_lut6_I3_O)        0.124    12.876 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.319    13.195    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X91Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.543    13.861    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.985 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.288    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I4_O)        0.124    14.412 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.296    14.708    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.832 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.441    15.273    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X83Y145        LUT3 (Prop_lut3_I2_O)        0.124    15.397 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.924    16.321    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_reg_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.445 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[15]_i_5/O
                         net (fo=2, routed)           0.818    17.263    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[15]_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I5_O)        0.124    17.387 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26/O
                         net (fo=1, routed)           0.719    18.106    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26_n_0
    SLICE_X71Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.230 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=10, routed)          0.755    18.985    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[12]
    SLICE_X62Y140        LUT6 (Prop_lut6_I1_O)        0.124    19.109 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3/O
                         net (fo=1, routed)           0.000    19.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3_n_0
    SLICE_X62Y140        MUXF7 (Prop_muxf7_I0_O)      0.209    19.318 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[7]_i_2/O
                         net (fo=2, routed)           0.917    20.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[5]
    SLICE_X60Y138        LUT4 (Prop_lut4_I0_O)        0.297    20.532 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[7]_i_1/O
                         net (fo=21, routed)          0.877    21.409    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[7]
    SLICE_X55Y138        LUT4 (Prop_lut4_I1_O)        0.124    21.533 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_68/O
                         net (fo=3, routed)           0.000    21.533    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_92_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.931 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.931    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.273    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.586 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[3]
                         net (fo=1, routed)           0.813    23.399    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[24]
    SLICE_X56Y141        LUT6 (Prop_lut6_I4_O)        0.306    23.705 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_37/O
                         net (fo=4, routed)           0.692    24.397    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[11]
    SLICE_X56Y140        LUT6 (Prop_lut6_I3_O)        0.124    24.521 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_71/O
                         net (fo=1, routed)           0.423    24.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_0
    SLICE_X54Y140        LUT6 (Prop_lut6_I1_O)        0.124    25.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.311    25.379    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X54Y141        LUT6 (Prop_lut6_I3_O)        0.124    25.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.841    26.344    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X54Y145        LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[19]_i_16/O
                         net (fo=5, routed)           1.047    27.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[18]_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.124    27.639 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18/O
                         net (fo=3, routed)           0.988    28.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18_n_0
    SLICE_X50Y148        LUT6 (Prop_lut6_I5_O)        0.124    28.752 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13/O
                         net (fo=2, routed)           0.770    29.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13_n_0
    SLICE_X48Y149        LUT3 (Prop_lut3_I0_O)        0.124    29.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10/O
                         net (fo=2, routed)           0.822    30.468    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10_n_0
    SLICE_X48Y147        LUT5 (Prop_lut5_I0_O)        0.124    30.592 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33/O
                         net (fo=1, routed)           0.567    31.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33_n_0
    SLICE_X48Y149        LUT5 (Prop_lut5_I3_O)        0.124    31.283 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_19/O
                         net (fo=3, routed)           0.731    32.014    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X47Y147        LUT6 (Prop_lut6_I2_O)        0.124    32.138 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11/O
                         net (fo=1, routed)           0.000    32.138    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_i_3/O[2]
                         net (fo=7, routed)           1.181    33.899    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[30]
    SLICE_X49Y150        LUT5 (Prop_lut5_I2_O)        0.302    34.201 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.395    34.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16_n_0
    SLICE_X47Y150        LUT4 (Prop_lut4_I0_O)        0.124    34.720 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.681    35.401    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X54Y155        LUT6 (Prop_lut6_I4_O)        0.124    35.525 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.311    35.836    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X56Y156        LUT6 (Prop_lut6_I3_O)        0.124    35.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.466    36.426    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X57Y158        LUT6 (Prop_lut6_I2_O)        0.124    36.550 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_20/O
                         net (fo=1, routed)           0.429    36.978    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_3
    SLICE_X58Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.102 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.420    37.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9_n_0
    SLICE_X60Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.360    38.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X61Y157        LUT5 (Prop_lut5_I0_O)        0.124    38.130 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.549    38.679    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y157        LUT5 (Prop_lut5_I3_O)        0.124    38.803 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           1.008    39.811    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X81Y152        LUT4 (Prop_lut4_I3_O)        0.124    39.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.436    40.371    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X83Y152        LUT2 (Prop_lut2_I1_O)        0.124    40.495 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.898    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X83Y152        LUT6 (Prop_lut6_I0_O)        0.124    41.022 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.488    41.510    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X86Y148        LUT5 (Prop_lut5_I3_O)        0.124    41.634 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.682    42.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X89Y148        LUT4 (Prop_lut4_I2_O)        0.124    42.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.527    42.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X91Y148        LUT3 (Prop_lut3_I0_O)        0.124    43.091 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_4/O
                         net (fo=6, routed)           0.458    43.549    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X93Y148        LUT2 (Prop_lut2_I1_O)        0.124    43.673 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.450    44.123    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X95Y148        LUT3 (Prop_lut3_I2_O)        0.124    44.247 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.586    44.833    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X99Y147        LUT2 (Prop_lut2_I1_O)        0.124    44.957 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.887    45.844    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X105Y147       LUT3 (Prop_lut3_I2_O)        0.124    45.968 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.423    46.391    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X107Y147       LUT2 (Prop_lut2_I1_O)        0.124    46.515 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.340    46.854    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124    46.978 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.533    47.512    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X107Y151       LUT5 (Prop_lut5_I0_O)        0.124    47.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           0.513    48.148    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X106Y153       LUT6 (Prop_lut6_I4_O)        0.124    48.272 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.925    49.198    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X109Y155       LUT6 (Prop_lut6_I2_O)        0.124    49.322 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6/O
                         net (fo=1, routed)           0.286    49.608    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6_n_0
    SLICE_X111Y155       LUT6 (Prop_lut6_I0_O)        0.124    49.732 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_5/O
                         net (fo=2, routed)           0.431    50.162    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[0]
    SLICE_X110Y156       LUT2 (Prop_lut2_I1_O)        0.124    50.286 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           1.073    51.359    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X103Y155       LUT6 (Prop_lut6_I5_O)        0.124    51.483 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0/O
                         net (fo=3, routed)           0.833    52.317    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0_n_0
    SLICE_X103Y156       LUT6 (Prop_lut6_I5_O)        0.124    52.441 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.329    52.770    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X103Y157       LUT6 (Prop_lut6_I5_O)        0.124    52.894 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.500    53.393    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X101Y157       LUT4 (Prop_lut4_I1_O)        0.124    53.517 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.690    54.207    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X103Y161       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.540    55.632    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X103Y161       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[21]/C
                         clock pessimism              0.288    55.920    
                         clock uncertainty           -0.035    55.885    
    SLICE_X103Y161       FDCE (Setup_fdce_C_CE)      -0.205    55.680    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[21]
  -------------------------------------------------------------------
                         required time                         55.680    
                         arrival time                         -54.207    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.237ns  (logic 10.531ns (21.832%)  route 37.706ns (78.168%))
  Logic Levels:           68  (CARRY4=6 LUT2=6 LUT3=6 LUT4=6 LUT5=9 LUT6=34 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.632ns = ( 55.632 - 50.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.669     5.970    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X107Y153       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y153       FDCE (Prop_fdce_C_Q)         0.419     6.389 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.691     7.081    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X105Y153       LUT5 (Prop_lut5_I3_O)        0.297     7.378 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.597     7.975    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X106Y153       LUT3 (Prop_lut3_I0_O)        0.124     8.099 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           1.009     9.108    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X109Y147       LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.861    10.093    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X105Y147       LUT6 (Prop_lut6_I2_O)        0.124    10.217 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.597    10.814    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I4_O)        0.124    10.938 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.298    11.235    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X101Y142       LUT6 (Prop_lut6_I0_O)        0.124    11.359 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.319    11.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X99Y142        LUT6 (Prop_lut6_I1_O)        0.124    11.803 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.542    12.345    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X95Y142        LUT5 (Prop_lut5_I1_O)        0.124    12.469 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.282    12.752    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X93Y142        LUT6 (Prop_lut6_I3_O)        0.124    12.876 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.319    13.195    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X91Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.543    13.861    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.985 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.288    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I4_O)        0.124    14.412 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.296    14.708    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.832 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.441    15.273    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X83Y145        LUT3 (Prop_lut3_I2_O)        0.124    15.397 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.924    16.321    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_reg_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.445 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[15]_i_5/O
                         net (fo=2, routed)           0.818    17.263    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[15]_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I5_O)        0.124    17.387 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26/O
                         net (fo=1, routed)           0.719    18.106    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26_n_0
    SLICE_X71Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.230 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=10, routed)          0.755    18.985    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[12]
    SLICE_X62Y140        LUT6 (Prop_lut6_I1_O)        0.124    19.109 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3/O
                         net (fo=1, routed)           0.000    19.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3_n_0
    SLICE_X62Y140        MUXF7 (Prop_muxf7_I0_O)      0.209    19.318 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[7]_i_2/O
                         net (fo=2, routed)           0.917    20.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[5]
    SLICE_X60Y138        LUT4 (Prop_lut4_I0_O)        0.297    20.532 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[7]_i_1/O
                         net (fo=21, routed)          0.877    21.409    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[7]
    SLICE_X55Y138        LUT4 (Prop_lut4_I1_O)        0.124    21.533 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_68/O
                         net (fo=3, routed)           0.000    21.533    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_92_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.931 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.931    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.273    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.586 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[3]
                         net (fo=1, routed)           0.813    23.399    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[24]
    SLICE_X56Y141        LUT6 (Prop_lut6_I4_O)        0.306    23.705 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_37/O
                         net (fo=4, routed)           0.692    24.397    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[11]
    SLICE_X56Y140        LUT6 (Prop_lut6_I3_O)        0.124    24.521 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_71/O
                         net (fo=1, routed)           0.423    24.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_0
    SLICE_X54Y140        LUT6 (Prop_lut6_I1_O)        0.124    25.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.311    25.379    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X54Y141        LUT6 (Prop_lut6_I3_O)        0.124    25.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.841    26.344    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X54Y145        LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[19]_i_16/O
                         net (fo=5, routed)           1.047    27.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[18]_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.124    27.639 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18/O
                         net (fo=3, routed)           0.988    28.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18_n_0
    SLICE_X50Y148        LUT6 (Prop_lut6_I5_O)        0.124    28.752 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13/O
                         net (fo=2, routed)           0.770    29.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13_n_0
    SLICE_X48Y149        LUT3 (Prop_lut3_I0_O)        0.124    29.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10/O
                         net (fo=2, routed)           0.822    30.468    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10_n_0
    SLICE_X48Y147        LUT5 (Prop_lut5_I0_O)        0.124    30.592 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33/O
                         net (fo=1, routed)           0.567    31.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33_n_0
    SLICE_X48Y149        LUT5 (Prop_lut5_I3_O)        0.124    31.283 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_19/O
                         net (fo=3, routed)           0.731    32.014    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X47Y147        LUT6 (Prop_lut6_I2_O)        0.124    32.138 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11/O
                         net (fo=1, routed)           0.000    32.138    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_i_3/O[2]
                         net (fo=7, routed)           1.181    33.899    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[30]
    SLICE_X49Y150        LUT5 (Prop_lut5_I2_O)        0.302    34.201 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.395    34.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16_n_0
    SLICE_X47Y150        LUT4 (Prop_lut4_I0_O)        0.124    34.720 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.681    35.401    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X54Y155        LUT6 (Prop_lut6_I4_O)        0.124    35.525 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.311    35.836    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X56Y156        LUT6 (Prop_lut6_I3_O)        0.124    35.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.466    36.426    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X57Y158        LUT6 (Prop_lut6_I2_O)        0.124    36.550 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_20/O
                         net (fo=1, routed)           0.429    36.978    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_3
    SLICE_X58Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.102 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.420    37.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9_n_0
    SLICE_X60Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.360    38.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X61Y157        LUT5 (Prop_lut5_I0_O)        0.124    38.130 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.549    38.679    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y157        LUT5 (Prop_lut5_I3_O)        0.124    38.803 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           1.008    39.811    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X81Y152        LUT4 (Prop_lut4_I3_O)        0.124    39.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.436    40.371    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X83Y152        LUT2 (Prop_lut2_I1_O)        0.124    40.495 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.898    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X83Y152        LUT6 (Prop_lut6_I0_O)        0.124    41.022 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.488    41.510    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X86Y148        LUT5 (Prop_lut5_I3_O)        0.124    41.634 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.682    42.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X89Y148        LUT4 (Prop_lut4_I2_O)        0.124    42.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.527    42.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X91Y148        LUT3 (Prop_lut3_I0_O)        0.124    43.091 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_4/O
                         net (fo=6, routed)           0.458    43.549    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X93Y148        LUT2 (Prop_lut2_I1_O)        0.124    43.673 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.450    44.123    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X95Y148        LUT3 (Prop_lut3_I2_O)        0.124    44.247 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.586    44.833    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X99Y147        LUT2 (Prop_lut2_I1_O)        0.124    44.957 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.887    45.844    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X105Y147       LUT3 (Prop_lut3_I2_O)        0.124    45.968 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.423    46.391    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X107Y147       LUT2 (Prop_lut2_I1_O)        0.124    46.515 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.340    46.854    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124    46.978 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.533    47.512    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X107Y151       LUT5 (Prop_lut5_I0_O)        0.124    47.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           0.513    48.148    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X106Y153       LUT6 (Prop_lut6_I4_O)        0.124    48.272 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.925    49.198    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X109Y155       LUT6 (Prop_lut6_I2_O)        0.124    49.322 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6/O
                         net (fo=1, routed)           0.286    49.608    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6_n_0
    SLICE_X111Y155       LUT6 (Prop_lut6_I0_O)        0.124    49.732 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_5/O
                         net (fo=2, routed)           0.431    50.162    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[0]
    SLICE_X110Y156       LUT2 (Prop_lut2_I1_O)        0.124    50.286 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           1.073    51.359    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X103Y155       LUT6 (Prop_lut6_I5_O)        0.124    51.483 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0/O
                         net (fo=3, routed)           0.833    52.317    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0_n_0
    SLICE_X103Y156       LUT6 (Prop_lut6_I5_O)        0.124    52.441 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.329    52.770    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X103Y157       LUT6 (Prop_lut6_I5_O)        0.124    52.894 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.500    53.393    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X101Y157       LUT4 (Prop_lut4_I1_O)        0.124    53.517 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.690    54.207    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X103Y161       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.540    55.632    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X103Y161       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[25]/C
                         clock pessimism              0.288    55.920    
                         clock uncertainty           -0.035    55.885    
    SLICE_X103Y161       FDCE (Setup_fdce_C_CE)      -0.205    55.680    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[25]
  -------------------------------------------------------------------
                         required time                         55.680    
                         arrival time                         -54.207    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.237ns  (logic 10.531ns (21.832%)  route 37.706ns (78.168%))
  Logic Levels:           68  (CARRY4=6 LUT2=6 LUT3=6 LUT4=6 LUT5=9 LUT6=34 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.632ns = ( 55.632 - 50.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.669     5.970    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X107Y153       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y153       FDCE (Prop_fdce_C_Q)         0.419     6.389 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.691     7.081    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X105Y153       LUT5 (Prop_lut5_I3_O)        0.297     7.378 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.597     7.975    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X106Y153       LUT3 (Prop_lut3_I0_O)        0.124     8.099 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           1.009     9.108    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X109Y147       LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.861    10.093    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X105Y147       LUT6 (Prop_lut6_I2_O)        0.124    10.217 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.597    10.814    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I4_O)        0.124    10.938 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.298    11.235    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X101Y142       LUT6 (Prop_lut6_I0_O)        0.124    11.359 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.319    11.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X99Y142        LUT6 (Prop_lut6_I1_O)        0.124    11.803 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.542    12.345    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X95Y142        LUT5 (Prop_lut5_I1_O)        0.124    12.469 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.282    12.752    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X93Y142        LUT6 (Prop_lut6_I3_O)        0.124    12.876 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.319    13.195    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X91Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.543    13.861    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.985 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.288    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I4_O)        0.124    14.412 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.296    14.708    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.832 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.441    15.273    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X83Y145        LUT3 (Prop_lut3_I2_O)        0.124    15.397 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.924    16.321    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_reg_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.445 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[15]_i_5/O
                         net (fo=2, routed)           0.818    17.263    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[15]_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I5_O)        0.124    17.387 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26/O
                         net (fo=1, routed)           0.719    18.106    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26_n_0
    SLICE_X71Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.230 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=10, routed)          0.755    18.985    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[12]
    SLICE_X62Y140        LUT6 (Prop_lut6_I1_O)        0.124    19.109 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3/O
                         net (fo=1, routed)           0.000    19.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3_n_0
    SLICE_X62Y140        MUXF7 (Prop_muxf7_I0_O)      0.209    19.318 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[7]_i_2/O
                         net (fo=2, routed)           0.917    20.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[5]
    SLICE_X60Y138        LUT4 (Prop_lut4_I0_O)        0.297    20.532 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[7]_i_1/O
                         net (fo=21, routed)          0.877    21.409    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[7]
    SLICE_X55Y138        LUT4 (Prop_lut4_I1_O)        0.124    21.533 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_68/O
                         net (fo=3, routed)           0.000    21.533    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_92_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.931 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.931    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.273    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.586 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[3]
                         net (fo=1, routed)           0.813    23.399    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[24]
    SLICE_X56Y141        LUT6 (Prop_lut6_I4_O)        0.306    23.705 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_37/O
                         net (fo=4, routed)           0.692    24.397    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[11]
    SLICE_X56Y140        LUT6 (Prop_lut6_I3_O)        0.124    24.521 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_71/O
                         net (fo=1, routed)           0.423    24.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_0
    SLICE_X54Y140        LUT6 (Prop_lut6_I1_O)        0.124    25.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.311    25.379    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X54Y141        LUT6 (Prop_lut6_I3_O)        0.124    25.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.841    26.344    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X54Y145        LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[19]_i_16/O
                         net (fo=5, routed)           1.047    27.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[18]_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.124    27.639 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18/O
                         net (fo=3, routed)           0.988    28.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18_n_0
    SLICE_X50Y148        LUT6 (Prop_lut6_I5_O)        0.124    28.752 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13/O
                         net (fo=2, routed)           0.770    29.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13_n_0
    SLICE_X48Y149        LUT3 (Prop_lut3_I0_O)        0.124    29.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10/O
                         net (fo=2, routed)           0.822    30.468    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10_n_0
    SLICE_X48Y147        LUT5 (Prop_lut5_I0_O)        0.124    30.592 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33/O
                         net (fo=1, routed)           0.567    31.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33_n_0
    SLICE_X48Y149        LUT5 (Prop_lut5_I3_O)        0.124    31.283 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_19/O
                         net (fo=3, routed)           0.731    32.014    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X47Y147        LUT6 (Prop_lut6_I2_O)        0.124    32.138 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11/O
                         net (fo=1, routed)           0.000    32.138    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_i_3/O[2]
                         net (fo=7, routed)           1.181    33.899    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[30]
    SLICE_X49Y150        LUT5 (Prop_lut5_I2_O)        0.302    34.201 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.395    34.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16_n_0
    SLICE_X47Y150        LUT4 (Prop_lut4_I0_O)        0.124    34.720 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.681    35.401    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X54Y155        LUT6 (Prop_lut6_I4_O)        0.124    35.525 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.311    35.836    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X56Y156        LUT6 (Prop_lut6_I3_O)        0.124    35.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.466    36.426    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X57Y158        LUT6 (Prop_lut6_I2_O)        0.124    36.550 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_20/O
                         net (fo=1, routed)           0.429    36.978    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_3
    SLICE_X58Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.102 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.420    37.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9_n_0
    SLICE_X60Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.360    38.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X61Y157        LUT5 (Prop_lut5_I0_O)        0.124    38.130 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.549    38.679    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y157        LUT5 (Prop_lut5_I3_O)        0.124    38.803 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           1.008    39.811    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X81Y152        LUT4 (Prop_lut4_I3_O)        0.124    39.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.436    40.371    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X83Y152        LUT2 (Prop_lut2_I1_O)        0.124    40.495 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.898    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X83Y152        LUT6 (Prop_lut6_I0_O)        0.124    41.022 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.488    41.510    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X86Y148        LUT5 (Prop_lut5_I3_O)        0.124    41.634 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.682    42.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X89Y148        LUT4 (Prop_lut4_I2_O)        0.124    42.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.527    42.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X91Y148        LUT3 (Prop_lut3_I0_O)        0.124    43.091 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_4/O
                         net (fo=6, routed)           0.458    43.549    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X93Y148        LUT2 (Prop_lut2_I1_O)        0.124    43.673 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.450    44.123    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X95Y148        LUT3 (Prop_lut3_I2_O)        0.124    44.247 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.586    44.833    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X99Y147        LUT2 (Prop_lut2_I1_O)        0.124    44.957 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.887    45.844    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X105Y147       LUT3 (Prop_lut3_I2_O)        0.124    45.968 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.423    46.391    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X107Y147       LUT2 (Prop_lut2_I1_O)        0.124    46.515 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.340    46.854    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124    46.978 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.533    47.512    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X107Y151       LUT5 (Prop_lut5_I0_O)        0.124    47.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           0.513    48.148    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X106Y153       LUT6 (Prop_lut6_I4_O)        0.124    48.272 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.925    49.198    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X109Y155       LUT6 (Prop_lut6_I2_O)        0.124    49.322 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6/O
                         net (fo=1, routed)           0.286    49.608    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6_n_0
    SLICE_X111Y155       LUT6 (Prop_lut6_I0_O)        0.124    49.732 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_5/O
                         net (fo=2, routed)           0.431    50.162    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[0]
    SLICE_X110Y156       LUT2 (Prop_lut2_I1_O)        0.124    50.286 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           1.073    51.359    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X103Y155       LUT6 (Prop_lut6_I5_O)        0.124    51.483 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0/O
                         net (fo=3, routed)           0.833    52.317    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0_n_0
    SLICE_X103Y156       LUT6 (Prop_lut6_I5_O)        0.124    52.441 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.329    52.770    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X103Y157       LUT6 (Prop_lut6_I5_O)        0.124    52.894 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.500    53.393    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X101Y157       LUT4 (Prop_lut4_I1_O)        0.124    53.517 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.690    54.207    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X103Y161       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.540    55.632    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X103Y161       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[27]/C
                         clock pessimism              0.288    55.920    
                         clock uncertainty           -0.035    55.885    
    SLICE_X103Y161       FDCE (Setup_fdce_C_CE)      -0.205    55.680    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[27]
  -------------------------------------------------------------------
                         required time                         55.680    
                         arrival time                         -54.207    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.237ns  (logic 10.531ns (21.832%)  route 37.706ns (78.168%))
  Logic Levels:           68  (CARRY4=6 LUT2=6 LUT3=6 LUT4=6 LUT5=9 LUT6=34 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.632ns = ( 55.632 - 50.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.669     5.970    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X107Y153       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y153       FDCE (Prop_fdce_C_Q)         0.419     6.389 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.691     7.081    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X105Y153       LUT5 (Prop_lut5_I3_O)        0.297     7.378 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.597     7.975    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X106Y153       LUT3 (Prop_lut3_I0_O)        0.124     8.099 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           1.009     9.108    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X109Y147       LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.861    10.093    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X105Y147       LUT6 (Prop_lut6_I2_O)        0.124    10.217 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.597    10.814    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I4_O)        0.124    10.938 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.298    11.235    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X101Y142       LUT6 (Prop_lut6_I0_O)        0.124    11.359 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.319    11.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X99Y142        LUT6 (Prop_lut6_I1_O)        0.124    11.803 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.542    12.345    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X95Y142        LUT5 (Prop_lut5_I1_O)        0.124    12.469 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.282    12.752    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X93Y142        LUT6 (Prop_lut6_I3_O)        0.124    12.876 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.319    13.195    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X91Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.543    13.861    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.985 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.288    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I4_O)        0.124    14.412 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.296    14.708    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.832 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.441    15.273    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X83Y145        LUT3 (Prop_lut3_I2_O)        0.124    15.397 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.924    16.321    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_reg_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.445 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[15]_i_5/O
                         net (fo=2, routed)           0.818    17.263    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[15]_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I5_O)        0.124    17.387 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26/O
                         net (fo=1, routed)           0.719    18.106    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26_n_0
    SLICE_X71Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.230 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=10, routed)          0.755    18.985    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[12]
    SLICE_X62Y140        LUT6 (Prop_lut6_I1_O)        0.124    19.109 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3/O
                         net (fo=1, routed)           0.000    19.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3_n_0
    SLICE_X62Y140        MUXF7 (Prop_muxf7_I0_O)      0.209    19.318 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[7]_i_2/O
                         net (fo=2, routed)           0.917    20.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[5]
    SLICE_X60Y138        LUT4 (Prop_lut4_I0_O)        0.297    20.532 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[7]_i_1/O
                         net (fo=21, routed)          0.877    21.409    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[7]
    SLICE_X55Y138        LUT4 (Prop_lut4_I1_O)        0.124    21.533 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_68/O
                         net (fo=3, routed)           0.000    21.533    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_92_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.931 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.931    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.273    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.586 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[3]
                         net (fo=1, routed)           0.813    23.399    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[24]
    SLICE_X56Y141        LUT6 (Prop_lut6_I4_O)        0.306    23.705 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_37/O
                         net (fo=4, routed)           0.692    24.397    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[11]
    SLICE_X56Y140        LUT6 (Prop_lut6_I3_O)        0.124    24.521 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_71/O
                         net (fo=1, routed)           0.423    24.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_0
    SLICE_X54Y140        LUT6 (Prop_lut6_I1_O)        0.124    25.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.311    25.379    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X54Y141        LUT6 (Prop_lut6_I3_O)        0.124    25.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.841    26.344    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X54Y145        LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[19]_i_16/O
                         net (fo=5, routed)           1.047    27.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[18]_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.124    27.639 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18/O
                         net (fo=3, routed)           0.988    28.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18_n_0
    SLICE_X50Y148        LUT6 (Prop_lut6_I5_O)        0.124    28.752 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13/O
                         net (fo=2, routed)           0.770    29.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13_n_0
    SLICE_X48Y149        LUT3 (Prop_lut3_I0_O)        0.124    29.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10/O
                         net (fo=2, routed)           0.822    30.468    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10_n_0
    SLICE_X48Y147        LUT5 (Prop_lut5_I0_O)        0.124    30.592 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33/O
                         net (fo=1, routed)           0.567    31.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33_n_0
    SLICE_X48Y149        LUT5 (Prop_lut5_I3_O)        0.124    31.283 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_19/O
                         net (fo=3, routed)           0.731    32.014    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X47Y147        LUT6 (Prop_lut6_I2_O)        0.124    32.138 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11/O
                         net (fo=1, routed)           0.000    32.138    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_i_3/O[2]
                         net (fo=7, routed)           1.181    33.899    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[30]
    SLICE_X49Y150        LUT5 (Prop_lut5_I2_O)        0.302    34.201 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.395    34.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16_n_0
    SLICE_X47Y150        LUT4 (Prop_lut4_I0_O)        0.124    34.720 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.681    35.401    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X54Y155        LUT6 (Prop_lut6_I4_O)        0.124    35.525 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.311    35.836    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X56Y156        LUT6 (Prop_lut6_I3_O)        0.124    35.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.466    36.426    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X57Y158        LUT6 (Prop_lut6_I2_O)        0.124    36.550 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_20/O
                         net (fo=1, routed)           0.429    36.978    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_3
    SLICE_X58Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.102 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.420    37.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9_n_0
    SLICE_X60Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.360    38.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X61Y157        LUT5 (Prop_lut5_I0_O)        0.124    38.130 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.549    38.679    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y157        LUT5 (Prop_lut5_I3_O)        0.124    38.803 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           1.008    39.811    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X81Y152        LUT4 (Prop_lut4_I3_O)        0.124    39.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.436    40.371    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X83Y152        LUT2 (Prop_lut2_I1_O)        0.124    40.495 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.898    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X83Y152        LUT6 (Prop_lut6_I0_O)        0.124    41.022 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.488    41.510    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X86Y148        LUT5 (Prop_lut5_I3_O)        0.124    41.634 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.682    42.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X89Y148        LUT4 (Prop_lut4_I2_O)        0.124    42.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.527    42.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X91Y148        LUT3 (Prop_lut3_I0_O)        0.124    43.091 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_4/O
                         net (fo=6, routed)           0.458    43.549    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X93Y148        LUT2 (Prop_lut2_I1_O)        0.124    43.673 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.450    44.123    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X95Y148        LUT3 (Prop_lut3_I2_O)        0.124    44.247 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.586    44.833    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X99Y147        LUT2 (Prop_lut2_I1_O)        0.124    44.957 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.887    45.844    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X105Y147       LUT3 (Prop_lut3_I2_O)        0.124    45.968 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.423    46.391    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X107Y147       LUT2 (Prop_lut2_I1_O)        0.124    46.515 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.340    46.854    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124    46.978 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.533    47.512    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X107Y151       LUT5 (Prop_lut5_I0_O)        0.124    47.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           0.513    48.148    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X106Y153       LUT6 (Prop_lut6_I4_O)        0.124    48.272 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.925    49.198    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X109Y155       LUT6 (Prop_lut6_I2_O)        0.124    49.322 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6/O
                         net (fo=1, routed)           0.286    49.608    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6_n_0
    SLICE_X111Y155       LUT6 (Prop_lut6_I0_O)        0.124    49.732 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_5/O
                         net (fo=2, routed)           0.431    50.162    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[0]
    SLICE_X110Y156       LUT2 (Prop_lut2_I1_O)        0.124    50.286 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           1.073    51.359    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X103Y155       LUT6 (Prop_lut6_I5_O)        0.124    51.483 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0/O
                         net (fo=3, routed)           0.833    52.317    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0_n_0
    SLICE_X103Y156       LUT6 (Prop_lut6_I5_O)        0.124    52.441 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.329    52.770    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X103Y157       LUT6 (Prop_lut6_I5_O)        0.124    52.894 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.500    53.393    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X101Y157       LUT4 (Prop_lut4_I1_O)        0.124    53.517 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.690    54.207    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X103Y161       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.540    55.632    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X103Y161       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[28]/C
                         clock pessimism              0.288    55.920    
                         clock uncertainty           -0.035    55.885    
    SLICE_X103Y161       FDCE (Setup_fdce_C_CE)      -0.205    55.680    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[28]
  -------------------------------------------------------------------
                         required time                         55.680    
                         arrival time                         -54.207    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.236ns  (logic 10.531ns (21.832%)  route 37.705ns (78.168%))
  Logic Levels:           68  (CARRY4=6 LUT2=6 LUT3=6 LUT4=6 LUT5=9 LUT6=34 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 55.633 - 50.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.669     5.970    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X107Y153       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y153       FDCE (Prop_fdce_C_Q)         0.419     6.389 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.691     7.081    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X105Y153       LUT5 (Prop_lut5_I3_O)        0.297     7.378 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.597     7.975    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X106Y153       LUT3 (Prop_lut3_I0_O)        0.124     8.099 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           1.009     9.108    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X109Y147       LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.861    10.093    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X105Y147       LUT6 (Prop_lut6_I2_O)        0.124    10.217 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.597    10.814    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I4_O)        0.124    10.938 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.298    11.235    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X101Y142       LUT6 (Prop_lut6_I0_O)        0.124    11.359 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.319    11.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X99Y142        LUT6 (Prop_lut6_I1_O)        0.124    11.803 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.542    12.345    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X95Y142        LUT5 (Prop_lut5_I1_O)        0.124    12.469 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.282    12.752    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X93Y142        LUT6 (Prop_lut6_I3_O)        0.124    12.876 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.319    13.195    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X91Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.543    13.861    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.985 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.288    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I4_O)        0.124    14.412 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.296    14.708    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.832 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.441    15.273    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X83Y145        LUT3 (Prop_lut3_I2_O)        0.124    15.397 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.924    16.321    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_reg_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.445 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[15]_i_5/O
                         net (fo=2, routed)           0.818    17.263    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[15]_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I5_O)        0.124    17.387 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26/O
                         net (fo=1, routed)           0.719    18.106    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26_n_0
    SLICE_X71Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.230 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=10, routed)          0.755    18.985    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[12]
    SLICE_X62Y140        LUT6 (Prop_lut6_I1_O)        0.124    19.109 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3/O
                         net (fo=1, routed)           0.000    19.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3_n_0
    SLICE_X62Y140        MUXF7 (Prop_muxf7_I0_O)      0.209    19.318 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[7]_i_2/O
                         net (fo=2, routed)           0.917    20.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[5]
    SLICE_X60Y138        LUT4 (Prop_lut4_I0_O)        0.297    20.532 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[7]_i_1/O
                         net (fo=21, routed)          0.877    21.409    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[7]
    SLICE_X55Y138        LUT4 (Prop_lut4_I1_O)        0.124    21.533 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_68/O
                         net (fo=3, routed)           0.000    21.533    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_92_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.931 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.931    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.273    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.586 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[3]
                         net (fo=1, routed)           0.813    23.399    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[24]
    SLICE_X56Y141        LUT6 (Prop_lut6_I4_O)        0.306    23.705 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_37/O
                         net (fo=4, routed)           0.692    24.397    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[11]
    SLICE_X56Y140        LUT6 (Prop_lut6_I3_O)        0.124    24.521 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_71/O
                         net (fo=1, routed)           0.423    24.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_0
    SLICE_X54Y140        LUT6 (Prop_lut6_I1_O)        0.124    25.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.311    25.379    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X54Y141        LUT6 (Prop_lut6_I3_O)        0.124    25.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.841    26.344    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X54Y145        LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[19]_i_16/O
                         net (fo=5, routed)           1.047    27.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[18]_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.124    27.639 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18/O
                         net (fo=3, routed)           0.988    28.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18_n_0
    SLICE_X50Y148        LUT6 (Prop_lut6_I5_O)        0.124    28.752 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13/O
                         net (fo=2, routed)           0.770    29.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13_n_0
    SLICE_X48Y149        LUT3 (Prop_lut3_I0_O)        0.124    29.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10/O
                         net (fo=2, routed)           0.822    30.468    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10_n_0
    SLICE_X48Y147        LUT5 (Prop_lut5_I0_O)        0.124    30.592 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33/O
                         net (fo=1, routed)           0.567    31.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33_n_0
    SLICE_X48Y149        LUT5 (Prop_lut5_I3_O)        0.124    31.283 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_19/O
                         net (fo=3, routed)           0.731    32.014    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X47Y147        LUT6 (Prop_lut6_I2_O)        0.124    32.138 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11/O
                         net (fo=1, routed)           0.000    32.138    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_i_3/O[2]
                         net (fo=7, routed)           1.181    33.899    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[30]
    SLICE_X49Y150        LUT5 (Prop_lut5_I2_O)        0.302    34.201 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.395    34.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16_n_0
    SLICE_X47Y150        LUT4 (Prop_lut4_I0_O)        0.124    34.720 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.681    35.401    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X54Y155        LUT6 (Prop_lut6_I4_O)        0.124    35.525 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.311    35.836    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X56Y156        LUT6 (Prop_lut6_I3_O)        0.124    35.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.466    36.426    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X57Y158        LUT6 (Prop_lut6_I2_O)        0.124    36.550 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_20/O
                         net (fo=1, routed)           0.429    36.978    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_3
    SLICE_X58Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.102 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.420    37.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9_n_0
    SLICE_X60Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.360    38.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X61Y157        LUT5 (Prop_lut5_I0_O)        0.124    38.130 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.549    38.679    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y157        LUT5 (Prop_lut5_I3_O)        0.124    38.803 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           1.008    39.811    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X81Y152        LUT4 (Prop_lut4_I3_O)        0.124    39.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.436    40.371    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X83Y152        LUT2 (Prop_lut2_I1_O)        0.124    40.495 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.898    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X83Y152        LUT6 (Prop_lut6_I0_O)        0.124    41.022 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.488    41.510    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X86Y148        LUT5 (Prop_lut5_I3_O)        0.124    41.634 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.682    42.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X89Y148        LUT4 (Prop_lut4_I2_O)        0.124    42.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.527    42.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X91Y148        LUT3 (Prop_lut3_I0_O)        0.124    43.091 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_4/O
                         net (fo=6, routed)           0.458    43.549    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X93Y148        LUT2 (Prop_lut2_I1_O)        0.124    43.673 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.450    44.123    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X95Y148        LUT3 (Prop_lut3_I2_O)        0.124    44.247 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.586    44.833    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X99Y147        LUT2 (Prop_lut2_I1_O)        0.124    44.957 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.887    45.844    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X105Y147       LUT3 (Prop_lut3_I2_O)        0.124    45.968 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.423    46.391    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X107Y147       LUT2 (Prop_lut2_I1_O)        0.124    46.515 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.340    46.854    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124    46.978 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.533    47.512    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X107Y151       LUT5 (Prop_lut5_I0_O)        0.124    47.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           0.513    48.148    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X106Y153       LUT6 (Prop_lut6_I4_O)        0.124    48.272 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.925    49.198    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X109Y155       LUT6 (Prop_lut6_I2_O)        0.124    49.322 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6/O
                         net (fo=1, routed)           0.286    49.608    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6_n_0
    SLICE_X111Y155       LUT6 (Prop_lut6_I0_O)        0.124    49.732 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_5/O
                         net (fo=2, routed)           0.431    50.162    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[0]
    SLICE_X110Y156       LUT2 (Prop_lut2_I1_O)        0.124    50.286 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           1.073    51.359    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X103Y155       LUT6 (Prop_lut6_I5_O)        0.124    51.483 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0/O
                         net (fo=3, routed)           0.833    52.317    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0_n_0
    SLICE_X103Y156       LUT6 (Prop_lut6_I5_O)        0.124    52.441 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.329    52.770    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X103Y157       LUT6 (Prop_lut6_I5_O)        0.124    52.894 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.500    53.393    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X101Y157       LUT4 (Prop_lut4_I1_O)        0.124    53.517 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.690    54.207    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X103Y160       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.541    55.633    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X103Y160       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[13]/C
                         clock pessimism              0.288    55.921    
                         clock uncertainty           -0.035    55.886    
    SLICE_X103Y160       FDCE (Setup_fdce_C_CE)      -0.205    55.681    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[13]
  -------------------------------------------------------------------
                         required time                         55.681    
                         arrival time                         -54.207    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.208ns  (logic 10.557ns (21.899%)  route 37.651ns (78.101%))
  Logic Levels:           68  (CARRY4=6 LUT2=6 LUT3=7 LUT4=5 LUT5=11 LUT6=32 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 55.639 - 50.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.669     5.970    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X107Y153       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y153       FDCE (Prop_fdce_C_Q)         0.419     6.389 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.691     7.081    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X105Y153       LUT5 (Prop_lut5_I3_O)        0.297     7.378 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.597     7.975    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X106Y153       LUT3 (Prop_lut3_I0_O)        0.124     8.099 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           1.009     9.108    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X109Y147       LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.861    10.093    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X105Y147       LUT6 (Prop_lut6_I2_O)        0.124    10.217 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.597    10.814    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I4_O)        0.124    10.938 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.298    11.235    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X101Y142       LUT6 (Prop_lut6_I0_O)        0.124    11.359 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.319    11.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X99Y142        LUT6 (Prop_lut6_I1_O)        0.124    11.803 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.542    12.345    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X95Y142        LUT5 (Prop_lut5_I1_O)        0.124    12.469 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.282    12.752    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X93Y142        LUT6 (Prop_lut6_I3_O)        0.124    12.876 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.319    13.195    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X91Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.543    13.861    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.985 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.288    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I4_O)        0.124    14.412 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.296    14.708    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.832 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.441    15.273    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X83Y145        LUT3 (Prop_lut3_I2_O)        0.124    15.397 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.924    16.321    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_reg_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.445 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[15]_i_5/O
                         net (fo=2, routed)           0.818    17.263    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[15]_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I5_O)        0.124    17.387 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26/O
                         net (fo=1, routed)           0.719    18.106    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26_n_0
    SLICE_X71Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.230 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=10, routed)          0.755    18.985    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[12]
    SLICE_X62Y140        LUT6 (Prop_lut6_I1_O)        0.124    19.109 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3/O
                         net (fo=1, routed)           0.000    19.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3_n_0
    SLICE_X62Y140        MUXF7 (Prop_muxf7_I0_O)      0.209    19.318 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[7]_i_2/O
                         net (fo=2, routed)           0.917    20.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[5]
    SLICE_X60Y138        LUT4 (Prop_lut4_I0_O)        0.297    20.532 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[7]_i_1/O
                         net (fo=21, routed)          0.877    21.409    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[7]
    SLICE_X55Y138        LUT4 (Prop_lut4_I1_O)        0.124    21.533 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_68/O
                         net (fo=3, routed)           0.000    21.533    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_92_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.931 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.931    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.273    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.586 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[3]
                         net (fo=1, routed)           0.813    23.399    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[24]
    SLICE_X56Y141        LUT6 (Prop_lut6_I4_O)        0.306    23.705 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_37/O
                         net (fo=4, routed)           0.692    24.397    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[11]
    SLICE_X56Y140        LUT6 (Prop_lut6_I3_O)        0.124    24.521 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_71/O
                         net (fo=1, routed)           0.423    24.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_0
    SLICE_X54Y140        LUT6 (Prop_lut6_I1_O)        0.124    25.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.311    25.379    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X54Y141        LUT6 (Prop_lut6_I3_O)        0.124    25.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.841    26.344    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X54Y145        LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[19]_i_16/O
                         net (fo=5, routed)           1.047    27.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[18]_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.124    27.639 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18/O
                         net (fo=3, routed)           0.988    28.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18_n_0
    SLICE_X50Y148        LUT6 (Prop_lut6_I5_O)        0.124    28.752 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13/O
                         net (fo=2, routed)           0.770    29.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13_n_0
    SLICE_X48Y149        LUT3 (Prop_lut3_I0_O)        0.124    29.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10/O
                         net (fo=2, routed)           0.822    30.468    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10_n_0
    SLICE_X48Y147        LUT5 (Prop_lut5_I0_O)        0.124    30.592 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33/O
                         net (fo=1, routed)           0.567    31.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33_n_0
    SLICE_X48Y149        LUT5 (Prop_lut5_I3_O)        0.124    31.283 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_19/O
                         net (fo=3, routed)           0.731    32.014    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X47Y147        LUT6 (Prop_lut6_I2_O)        0.124    32.138 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11/O
                         net (fo=1, routed)           0.000    32.138    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_i_3/O[2]
                         net (fo=7, routed)           1.181    33.899    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[30]
    SLICE_X49Y150        LUT5 (Prop_lut5_I2_O)        0.302    34.201 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.395    34.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16_n_0
    SLICE_X47Y150        LUT4 (Prop_lut4_I0_O)        0.124    34.720 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.681    35.401    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X54Y155        LUT6 (Prop_lut6_I4_O)        0.124    35.525 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.311    35.836    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X56Y156        LUT6 (Prop_lut6_I3_O)        0.124    35.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.466    36.426    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X57Y158        LUT6 (Prop_lut6_I2_O)        0.124    36.550 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_20/O
                         net (fo=1, routed)           0.429    36.978    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_3
    SLICE_X58Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.102 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.420    37.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9_n_0
    SLICE_X60Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.360    38.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X61Y157        LUT5 (Prop_lut5_I0_O)        0.124    38.130 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.549    38.679    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y157        LUT5 (Prop_lut5_I3_O)        0.124    38.803 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           1.008    39.811    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X81Y152        LUT4 (Prop_lut4_I3_O)        0.124    39.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.436    40.371    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X83Y152        LUT2 (Prop_lut2_I1_O)        0.124    40.495 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.898    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X83Y152        LUT6 (Prop_lut6_I0_O)        0.124    41.022 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.488    41.510    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X86Y148        LUT5 (Prop_lut5_I3_O)        0.124    41.634 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.682    42.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X89Y148        LUT4 (Prop_lut4_I2_O)        0.124    42.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.527    42.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X91Y148        LUT3 (Prop_lut3_I0_O)        0.124    43.091 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_4/O
                         net (fo=6, routed)           0.458    43.549    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X93Y148        LUT2 (Prop_lut2_I1_O)        0.124    43.673 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.450    44.123    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X95Y148        LUT3 (Prop_lut3_I2_O)        0.124    44.247 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.586    44.833    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X99Y147        LUT2 (Prop_lut2_I1_O)        0.124    44.957 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.887    45.844    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X105Y147       LUT3 (Prop_lut3_I2_O)        0.124    45.968 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.423    46.391    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X107Y147       LUT2 (Prop_lut2_I1_O)        0.124    46.515 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.340    46.854    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124    46.978 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.533    47.512    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X107Y151       LUT5 (Prop_lut5_I0_O)        0.124    47.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           0.513    48.148    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X106Y153       LUT6 (Prop_lut6_I4_O)        0.124    48.272 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.925    49.198    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X109Y155       LUT6 (Prop_lut6_I2_O)        0.124    49.322 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6/O
                         net (fo=1, routed)           0.286    49.608    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6_n_0
    SLICE_X111Y155       LUT6 (Prop_lut6_I0_O)        0.124    49.732 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_5/O
                         net (fo=2, routed)           0.431    50.162    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[0]
    SLICE_X110Y156       LUT2 (Prop_lut2_I1_O)        0.124    50.286 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           1.073    51.359    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X103Y155       LUT6 (Prop_lut6_I5_O)        0.124    51.483 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0/O
                         net (fo=3, routed)           0.562    52.045    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0_n_0
    SLICE_X106Y156       LUT5 (Prop_lut5_I3_O)        0.124    52.169 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[0]_i_4/O
                         net (fo=3, routed)           0.331    52.501    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]_0
    SLICE_X106Y158       LUT5 (Prop_lut5_I3_O)        0.124    52.625 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0/O
                         net (fo=54, routed)          1.070    53.695    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0_n_0
    SLICE_X108Y161       LUT3 (Prop_lut3_I1_O)        0.150    53.845 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[5]_i_1__0/O
                         net (fo=1, routed)           0.333    54.178    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_0[5]
    SLICE_X108Y162       FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.547    55.639    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X108Y162       FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]/C
                         clock pessimism              0.288    55.927    
                         clock uncertainty           -0.035    55.892    
    SLICE_X108Y162       FDCE (Setup_fdce_C_D)       -0.234    55.658    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]
  -------------------------------------------------------------------
                         required time                         55.658    
                         arrival time                         -54.178    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.230ns  (logic 10.531ns (21.835%)  route 37.699ns (78.165%))
  Logic Levels:           68  (CARRY4=6 LUT2=6 LUT3=6 LUT4=6 LUT5=9 LUT6=34 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 55.636 - 50.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.669     5.970    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X107Y153       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y153       FDCE (Prop_fdce_C_Q)         0.419     6.389 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.691     7.081    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X105Y153       LUT5 (Prop_lut5_I3_O)        0.297     7.378 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.597     7.975    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X106Y153       LUT3 (Prop_lut3_I0_O)        0.124     8.099 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           1.009     9.108    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X109Y147       LUT6 (Prop_lut6_I0_O)        0.124     9.232 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.861    10.093    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X105Y147       LUT6 (Prop_lut6_I2_O)        0.124    10.217 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.597    10.814    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I4_O)        0.124    10.938 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.298    11.235    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X101Y142       LUT6 (Prop_lut6_I0_O)        0.124    11.359 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.319    11.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X99Y142        LUT6 (Prop_lut6_I1_O)        0.124    11.803 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.542    12.345    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X95Y142        LUT5 (Prop_lut5_I1_O)        0.124    12.469 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.282    12.752    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X93Y142        LUT6 (Prop_lut6_I3_O)        0.124    12.876 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.319    13.195    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X91Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.543    13.861    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.124    13.985 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.288    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I4_O)        0.124    14.412 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.296    14.708    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.832 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.441    15.273    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X83Y145        LUT3 (Prop_lut3_I2_O)        0.124    15.397 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.924    16.321    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_reg_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.445 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[15]_i_5/O
                         net (fo=2, routed)           0.818    17.263    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[15]_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I5_O)        0.124    17.387 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26/O
                         net (fo=1, routed)           0.719    18.106    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_26_n_0
    SLICE_X71Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.230 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=10, routed)          0.755    18.985    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[12]
    SLICE_X62Y140        LUT6 (Prop_lut6_I1_O)        0.124    19.109 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3/O
                         net (fo=1, routed)           0.000    19.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[7]_i_3_n_0
    SLICE_X62Y140        MUXF7 (Prop_muxf7_I0_O)      0.209    19.318 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[7]_i_2/O
                         net (fo=2, routed)           0.917    20.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[5]
    SLICE_X60Y138        LUT4 (Prop_lut4_I0_O)        0.297    20.532 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[7]_i_1/O
                         net (fo=21, routed)          0.877    21.409    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[7]
    SLICE_X55Y138        LUT4 (Prop_lut4_I1_O)        0.124    21.533 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_68/O
                         net (fo=3, routed)           0.000    21.533    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_92_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.931 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.931    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.273    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.586 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[3]
                         net (fo=1, routed)           0.813    23.399    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[24]
    SLICE_X56Y141        LUT6 (Prop_lut6_I4_O)        0.306    23.705 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_37/O
                         net (fo=4, routed)           0.692    24.397    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[11]
    SLICE_X56Y140        LUT6 (Prop_lut6_I3_O)        0.124    24.521 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_71/O
                         net (fo=1, routed)           0.423    24.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_0
    SLICE_X54Y140        LUT6 (Prop_lut6_I1_O)        0.124    25.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.311    25.379    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X54Y141        LUT6 (Prop_lut6_I3_O)        0.124    25.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.841    26.344    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X54Y145        LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[19]_i_16/O
                         net (fo=5, routed)           1.047    27.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[18]_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.124    27.639 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18/O
                         net (fo=3, routed)           0.988    28.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_18_n_0
    SLICE_X50Y148        LUT6 (Prop_lut6_I5_O)        0.124    28.752 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13/O
                         net (fo=2, routed)           0.770    29.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[25]_i_13_n_0
    SLICE_X48Y149        LUT3 (Prop_lut3_I0_O)        0.124    29.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10/O
                         net (fo=2, routed)           0.822    30.468    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[21]_i_10_n_0
    SLICE_X48Y147        LUT5 (Prop_lut5_I0_O)        0.124    30.592 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33/O
                         net (fo=1, routed)           0.567    31.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_33_n_0
    SLICE_X48Y149        LUT5 (Prop_lut5_I3_O)        0.124    31.283 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_19/O
                         net (fo=3, routed)           0.731    32.014    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X47Y147        LUT6 (Prop_lut6_I2_O)        0.124    32.138 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11/O
                         net (fo=1, routed)           0.000    32.138    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_11_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_i_3/O[2]
                         net (fo=7, routed)           1.181    33.899    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[30]
    SLICE_X49Y150        LUT5 (Prop_lut5_I2_O)        0.302    34.201 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.395    34.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_16_n_0
    SLICE_X47Y150        LUT4 (Prop_lut4_I0_O)        0.124    34.720 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.681    35.401    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X54Y155        LUT6 (Prop_lut6_I4_O)        0.124    35.525 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.311    35.836    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X56Y156        LUT6 (Prop_lut6_I3_O)        0.124    35.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.466    36.426    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X57Y158        LUT6 (Prop_lut6_I2_O)        0.124    36.550 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_20/O
                         net (fo=1, routed)           0.429    36.978    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_3
    SLICE_X58Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.102 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.420    37.522    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_9_n_0
    SLICE_X60Y159        LUT6 (Prop_lut6_I2_O)        0.124    37.646 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.360    38.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X61Y157        LUT5 (Prop_lut5_I0_O)        0.124    38.130 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.549    38.679    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y157        LUT5 (Prop_lut5_I3_O)        0.124    38.803 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           1.008    39.811    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X81Y152        LUT4 (Prop_lut4_I3_O)        0.124    39.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.436    40.371    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X83Y152        LUT2 (Prop_lut2_I1_O)        0.124    40.495 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.898    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X83Y152        LUT6 (Prop_lut6_I0_O)        0.124    41.022 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.488    41.510    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X86Y148        LUT5 (Prop_lut5_I3_O)        0.124    41.634 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.682    42.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X89Y148        LUT4 (Prop_lut4_I2_O)        0.124    42.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.527    42.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X91Y148        LUT3 (Prop_lut3_I0_O)        0.124    43.091 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_4/O
                         net (fo=6, routed)           0.458    43.549    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X93Y148        LUT2 (Prop_lut2_I1_O)        0.124    43.673 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.450    44.123    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X95Y148        LUT3 (Prop_lut3_I2_O)        0.124    44.247 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.586    44.833    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X99Y147        LUT2 (Prop_lut2_I1_O)        0.124    44.957 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.887    45.844    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X105Y147       LUT3 (Prop_lut3_I2_O)        0.124    45.968 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.423    46.391    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X107Y147       LUT2 (Prop_lut2_I1_O)        0.124    46.515 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.340    46.854    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124    46.978 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.533    47.512    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X107Y151       LUT5 (Prop_lut5_I0_O)        0.124    47.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           0.513    48.148    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X106Y153       LUT6 (Prop_lut6_I4_O)        0.124    48.272 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.925    49.198    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X109Y155       LUT6 (Prop_lut6_I2_O)        0.124    49.322 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6/O
                         net (fo=1, routed)           0.286    49.608    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_6_n_0
    SLICE_X111Y155       LUT6 (Prop_lut6_I0_O)        0.124    49.732 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[2]_i_5/O
                         net (fo=2, routed)           0.431    50.162    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[0]
    SLICE_X110Y156       LUT2 (Prop_lut2_I1_O)        0.124    50.286 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           1.073    51.359    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X103Y155       LUT6 (Prop_lut6_I5_O)        0.124    51.483 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0/O
                         net (fo=3, routed)           0.833    52.317    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_4__0_n_0
    SLICE_X103Y156       LUT6 (Prop_lut6_I5_O)        0.124    52.441 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.329    52.770    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X103Y157       LUT6 (Prop_lut6_I5_O)        0.124    52.894 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.500    53.393    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X101Y157       LUT4 (Prop_lut4_I1_O)        0.124    53.517 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.684    54.201    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X103Y152       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.544    55.636    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X103Y152       FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[24]/C
                         clock pessimism              0.288    55.924    
                         clock uncertainty           -0.035    55.889    
    SLICE_X103Y152       FDCE (Setup_fdce_C_CE)      -0.205    55.684    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[24]
  -------------------------------------------------------------------
                         required time                         55.684    
                         arrival time                         -54.201    
  -------------------------------------------------------------------
                         slack                                  1.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/lshr_ln5_reg_1655_pp3_iter10_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.568     1.772    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/ap_clk
    SLICE_X85Y104        FDRE                                         r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/lshr_ln5_reg_1655_pp3_iter10_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.141     1.913 r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/lshr_ln5_reg_1655_pp3_iter10_reg_reg[0]__0/Q
                         net (fo=736, routed)         0.206     2.120    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/ADDRD0
    SLICE_X84Y104        RAMD64E                                      r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.838     2.312    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/WCLK
    SLICE_X84Y104        RAMD64E                                      r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMA/CLK
                         clock pessimism             -0.527     1.785    
    SLICE_X84Y104        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.095    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/lshr_ln5_reg_1655_pp3_iter10_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.568     1.772    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/ap_clk
    SLICE_X85Y104        FDRE                                         r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/lshr_ln5_reg_1655_pp3_iter10_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.141     1.913 r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/lshr_ln5_reg_1655_pp3_iter10_reg_reg[0]__0/Q
                         net (fo=736, routed)         0.206     2.120    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/ADDRD0
    SLICE_X84Y104        RAMD64E                                      r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.838     2.312    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/WCLK
    SLICE_X84Y104        RAMD64E                                      r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMB/CLK
                         clock pessimism             -0.527     1.785    
    SLICE_X84Y104        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.095    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/lshr_ln5_reg_1655_pp3_iter10_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.568     1.772    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/ap_clk
    SLICE_X85Y104        FDRE                                         r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/lshr_ln5_reg_1655_pp3_iter10_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.141     1.913 r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/lshr_ln5_reg_1655_pp3_iter10_reg_reg[0]__0/Q
                         net (fo=736, routed)         0.206     2.120    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/ADDRD0
    SLICE_X84Y104        RAMD64E                                      r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.838     2.312    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/WCLK
    SLICE_X84Y104        RAMD64E                                      r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMC/CLK
                         clock pessimism             -0.527     1.785    
    SLICE_X84Y104        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.095    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/lshr_ln5_reg_1655_pp3_iter10_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.568     1.772    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/ap_clk
    SLICE_X85Y104        FDRE                                         r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/lshr_ln5_reg_1655_pp3_iter10_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.141     1.913 r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/lshr_ln5_reg_1655_pp3_iter10_reg_reg[0]__0/Q
                         net (fo=736, routed)         0.206     2.120    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/ADDRD0
    SLICE_X84Y104        RAMD64E                                      r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.838     2.312    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/WCLK
    SLICE_X84Y104        RAMD64E                                      r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMD/CLK
                         clock pessimism             -0.527     1.785    
    SLICE_X84Y104        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.095    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_3_U/kws_spectrogram_1_ram_U/ram_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.573     1.777    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X45Y179        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDCE (Prop_fdce_C_Q)         0.141     1.918 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.064    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X44Y179        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.841     2.316    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X44Y179        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.526     1.790    
    SLICE_X44Y179        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.030    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.573     1.777    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X45Y179        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDCE (Prop_fdce_C_Q)         0.141     1.918 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.064    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X44Y179        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.841     2.316    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X44Y179        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.526     1.790    
    SLICE_X44Y179        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.030    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.573     1.777    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X45Y179        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDCE (Prop_fdce_C_Q)         0.141     1.918 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.064    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X44Y179        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.841     2.316    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X44Y179        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.526     1.790    
    SLICE_X44Y179        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.030    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.573     1.777    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X45Y179        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDCE (Prop_fdce_C_Q)         0.141     1.918 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.064    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X44Y179        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.841     2.316    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X44Y179        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.526     1.790    
    SLICE_X44Y179        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.030    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.573     1.777    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X45Y179        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDCE (Prop_fdce_C_Q)         0.141     1.918 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.064    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X44Y179        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.841     2.316    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X44Y179        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.526     1.790    
    SLICE_X44Y179        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.030    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.573     1.777    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X45Y179        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDCE (Prop_fdce_C_Q)         0.141     1.918 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.064    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X44Y179        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.841     2.316    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X44Y179        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.526     1.790    
    SLICE_X44Y179        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.030    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EHS
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PIN_EHS }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            5.244         50.000      44.756     DSP48_X3Y42    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_65_reg_3089_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            5.244         50.000      44.756     DSP48_X4Y32    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_66_reg_3219_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            5.244         50.000      44.756     DSP48_X3Y47    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_67_reg_3229_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            5.244         50.000      44.756     DSP48_X4Y46    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_68_reg_3239_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            5.244         50.000      44.756     DSP48_X3Y49    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_69_reg_3249_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            5.244         50.000      44.756     DSP48_X2Y6     x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_70_reg_3259_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            5.244         50.000      44.756     DSP48_X7Y1     x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_71_reg_3269_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            5.244         50.000      44.756     DSP48_X3Y36    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_72_reg_3279_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            5.244         50.000      44.756     DSP48_X2Y9     x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_73_reg_3289_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            5.244         50.000      44.756     DSP48_X1Y4     x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_74_reg_3379_reg/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         25.000      23.750     SLICE_X14Y38   x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/x_V_2_U/grucell_x_V_2_ram_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         25.000      23.750     SLICE_X14Y38   x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/x_V_2_U/grucell_x_V_2_ram_U/ram_reg_0_31_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         25.000      23.750     SLICE_X14Y38   x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/x_V_2_U/grucell_x_V_2_ram_U/ram_reg_0_31_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         25.000      23.750     SLICE_X14Y38   x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/x_V_2_U/grucell_x_V_2_ram_U/ram_reg_0_31_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X80Y86   x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1024_1087_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X80Y86   x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1024_1087_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X80Y86   x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1024_1087_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X80Y86   x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1024_1087_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X84Y88   x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1408_1471_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X84Y88   x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1408_1471_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X120Y93  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1408_1471_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X120Y93  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1408_1471_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X120Y93  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1408_1471_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X120Y93  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1408_1471_18_20/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X124Y90  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1664_1727_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X124Y90  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1664_1727_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X124Y90  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1664_1727_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X124Y90  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1664_1727_18_20/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X124Y89  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1984_2047_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         25.000      23.750     SLICE_X124Y89  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/spectrogram_0_U/kws_spectrogram_0_ram_U/ram_reg_1984_2047_18_20/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_CLK
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack      497.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.564ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
                            (falling edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (JTAG_CLK fall@500.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.696%)  route 1.976ns (77.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 506.529 - 500.000 ) 
    Source Clock Delay      (SCD):    7.178ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.645     7.178    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y171        FDRE (Prop_fdre_C_Q)         0.456     7.634 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          1.976     9.610    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[0]
    SLICE_X16Y165        LUT6 (Prop_lut6_I4_O)        0.124     9.734 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_1/O
                         net (fo=1, routed)           0.000     9.734    x_cpu_top/CPU/x_cr_had_top/A15d/A5b3_out
    SLICE_X16Y165        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK fall edge)
                                                    500.000   500.000 f  
    AA15                                              0.000   500.000 f  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445   501.445 f  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357   504.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   504.893 f  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.636   506.529    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X16Y165        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C  (IS_INVERTED)
                         clock pessimism              0.718   507.247    
                         clock uncertainty           -0.035   507.212    
    SLICE_X16Y165        FDPE (Setup_fdpe_C_D)        0.086   507.298    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg
  -------------------------------------------------------------------
                         required time                        507.298    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                497.564    

Slack (MET) :             988.222ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.315ns  (logic 1.425ns (12.594%)  route 9.890ns (87.406%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.423ns = ( 1006.423 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.284ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.751     7.284    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y166         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.478     7.762 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.117     8.879    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X16Y165        LUT4 (Prop_lut4_I2_O)        0.301     9.180 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          2.171    11.351    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X46Y172        LUT6 (Prop_lut6_I0_O)        0.124    11.475 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          2.157    13.632    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X46Y164        LUT6 (Prop_lut6_I4_O)        0.124    13.756 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_4/O
                         net (fo=1, routed)           0.865    14.621    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_4_n_0
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    14.745 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_2/O
                         net (fo=1, routed)           0.950    15.694    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]_0
    SLICE_X43Y168        LUT5 (Prop_lut5_I0_O)        0.124    15.818 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[9]_i_1/O
                         net (fo=1, routed)           1.277    17.095    x_cpu_top/CPU/x_cr_had_top/A15d/A56[9]
    SLICE_X36Y168        LUT1 (Prop_lut1_I0_O)        0.150    17.245 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[9]_hold_fix/O
                         net (fo=1, routed)           1.354    18.599    x_cpu_top/CPU/x_cr_had_top/A15d/A56[9]_hold_fix_1
    SLICE_X43Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.530  1006.423    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X43Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/C
                         clock pessimism              0.718  1007.141    
                         clock uncertainty           -0.035  1007.106    
    SLICE_X43Y168        FDRE (Setup_fdre_C_D)       -0.285  1006.821    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]
  -------------------------------------------------------------------
                         required time                       1006.821    
                         arrival time                         -18.599    
  -------------------------------------------------------------------
                         slack                                988.222    

Slack (MET) :             988.564ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.969ns  (logic 1.552ns (14.149%)  route 9.417ns (85.851%))
  Logic Levels:           7  (LUT1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.422ns = ( 1006.422 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.284ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.751     7.284    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y166         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.478     7.762 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.117     8.879    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X16Y165        LUT4 (Prop_lut4_I2_O)        0.301     9.180 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          2.171    11.351    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X46Y172        LUT6 (Prop_lut6_I0_O)        0.124    11.475 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          1.546    13.020    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X48Y166        LUT5 (Prop_lut5_I4_O)        0.124    13.144 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_6/O
                         net (fo=1, routed)           0.817    13.961    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_6_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I5_O)        0.124    14.085 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_4/O
                         net (fo=1, routed)           0.282    14.367    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_4_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I5_O)        0.124    14.491 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_2/O
                         net (fo=1, routed)           0.858    15.349    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]_0
    SLICE_X49Y171        LUT5 (Prop_lut5_I0_O)        0.124    15.473 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[5]_i_1/O
                         net (fo=1, routed)           1.311    16.784    x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]
    SLICE_X40Y171        LUT1 (Prop_lut1_I0_O)        0.153    16.937 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]_hold_fix/O
                         net (fo=1, routed)           1.316    18.253    x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]_hold_fix_1
    SLICE_X49Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.529  1006.422    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X49Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/C
                         clock pessimism              0.718  1007.140    
                         clock uncertainty           -0.035  1007.105    
    SLICE_X49Y171        FDRE (Setup_fdre_C_D)       -0.288  1006.817    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]
  -------------------------------------------------------------------
                         required time                       1006.817    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                988.564    

Slack (MET) :             988.585ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.965ns  (logic 1.303ns (11.883%)  route 9.662ns (88.117%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.421ns = ( 1006.421 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.284ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.751     7.284    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y166         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.478     7.762 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.117     8.879    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X16Y165        LUT4 (Prop_lut4_I2_O)        0.301     9.180 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          2.171    11.351    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X46Y172        LUT6 (Prop_lut6_I0_O)        0.124    11.475 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          2.672    14.147    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X50Y162        LUT6 (Prop_lut6_I0_O)        0.124    14.271 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_2/O
                         net (fo=1, routed)           1.057    15.328    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]_0
    SLICE_X50Y171        LUT5 (Prop_lut5_I4_O)        0.124    15.452 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[4]_i_1/O
                         net (fo=1, routed)           1.341    16.793    x_cpu_top/CPU/x_cr_had_top/A15d/A56[4]
    SLICE_X59Y171        LUT1 (Prop_lut1_I0_O)        0.152    16.945 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[4]_hold_fix/O
                         net (fo=1, routed)           1.305    18.250    x_cpu_top/CPU/x_cr_had_top/A15d/A56[4]_hold_fix_1
    SLICE_X50Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.528  1006.421    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.718  1007.139    
                         clock uncertainty           -0.035  1007.104    
    SLICE_X50Y171        FDRE (Setup_fdre_C_D)       -0.269  1006.835    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                       1006.835    
                         arrival time                         -18.250    
  -------------------------------------------------------------------
                         slack                                988.585    

Slack (MET) :             988.740ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.788ns  (logic 1.303ns (12.078%)  route 9.485ns (87.922%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.421ns = ( 1006.421 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.284ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.751     7.284    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y166         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.478     7.762 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.117     8.879    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X16Y165        LUT4 (Prop_lut4_I2_O)        0.301     9.180 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          2.171    11.351    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X46Y172        LUT6 (Prop_lut6_I0_O)        0.124    11.475 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          2.672    14.147    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X51Y162        LUT6 (Prop_lut6_I3_O)        0.124    14.271 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2/O
                         net (fo=1, routed)           1.178    15.449    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]_1
    SLICE_X51Y171        LUT5 (Prop_lut5_I4_O)        0.124    15.573 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[0]_i_1/O
                         net (fo=1, routed)           1.229    16.802    x_cpu_top/CPU/x_cr_had_top/A15d/A56[0]
    SLICE_X42Y171        LUT1 (Prop_lut1_I0_O)        0.152    16.954 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[0]_hold_fix/O
                         net (fo=1, routed)           1.118    18.073    x_cpu_top/CPU/x_cr_had_top/A15d/A56[0]_hold_fix_1
    SLICE_X51Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.528  1006.421    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                         clock pessimism              0.718  1007.139    
                         clock uncertainty           -0.035  1007.104    
    SLICE_X51Y171        FDRE (Setup_fdre_C_D)       -0.291  1006.813    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]
  -------------------------------------------------------------------
                         required time                       1006.813    
                         arrival time                         -18.073    
  -------------------------------------------------------------------
                         slack                                988.740    

Slack (MET) :             988.765ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.817ns  (logic 1.548ns (14.311%)  route 9.269ns (85.689%))
  Logic Levels:           7  (LUT1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.423ns = ( 1006.423 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.284ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.751     7.284    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y166         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.478     7.762 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.117     8.879    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X16Y165        LUT4 (Prop_lut4_I2_O)        0.301     9.180 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          2.171    11.351    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X46Y172        LUT6 (Prop_lut6_I0_O)        0.124    11.475 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          0.979    12.454    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X49Y167        LUT6 (Prop_lut6_I0_O)        0.124    12.578 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_10/O
                         net (fo=1, routed)           0.433    13.011    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_10_n_0
    SLICE_X49Y167        LUT6 (Prop_lut6_I5_O)        0.124    13.135 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_7/O
                         net (fo=1, routed)           0.913    14.048    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_7_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I5_O)        0.124    14.172 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_3/O
                         net (fo=1, routed)           0.729    14.901    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_3_n_0
    SLICE_X46Y170        LUT6 (Prop_lut6_I5_O)        0.124    15.025 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_1/O
                         net (fo=1, routed)           1.622    16.647    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[6]
    SLICE_X47Y189        LUT1 (Prop_lut1_I0_O)        0.149    16.796 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[6]_hold_fix/O
                         net (fo=1, routed)           1.305    18.102    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[6]_hold_fix_1_alias
    SLICE_X46Y170        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.530  1006.423    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X46Y170        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/C
                         clock pessimism              0.718  1007.141    
                         clock uncertainty           -0.035  1007.106    
    SLICE_X46Y170        FDRE (Setup_fdre_C_D)       -0.239  1006.867    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]
  -------------------------------------------------------------------
                         required time                       1006.867    
                         arrival time                         -18.102    
  -------------------------------------------------------------------
                         slack                                988.765    

Slack (MET) :             989.084ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.473ns  (logic 1.303ns (12.441%)  route 9.170ns (87.559%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.422ns = ( 1006.422 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.284ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.751     7.284    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y166         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.478     7.762 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.117     8.879    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X16Y165        LUT4 (Prop_lut4_I2_O)        0.301     9.180 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          2.171    11.351    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X46Y172        LUT6 (Prop_lut6_I0_O)        0.124    11.475 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          1.279    12.754    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X48Y167        LUT6 (Prop_lut6_I5_O)        0.124    12.878 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_3/O
                         net (fo=1, routed)           1.141    14.019    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_3_n_0
    SLICE_X50Y170        LUT6 (Prop_lut6_I3_O)        0.124    14.143 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_1/O
                         net (fo=1, routed)           2.003    16.145    x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[26]_0
    SLICE_X51Y149        LUT1 (Prop_lut1_I0_O)        0.152    16.297 r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[26]_0_hold_fix/O
                         net (fo=1, routed)           1.460    17.758    x_cpu_top/CPU/x_cr_had_top/A15d/A81_reg[26]_0_hold_fix_1_alias
    SLICE_X50Y170        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.529  1006.422    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y170        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/C
                         clock pessimism              0.718  1007.140    
                         clock uncertainty           -0.035  1007.105    
    SLICE_X50Y170        FDRE (Setup_fdre_C_D)       -0.263  1006.842    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]
  -------------------------------------------------------------------
                         required time                       1006.842    
                         arrival time                         -17.758    
  -------------------------------------------------------------------
                         slack                                989.084    

Slack (MET) :             989.200ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.376ns  (logic 1.303ns (12.558%)  route 9.073ns (87.442%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 1006.425 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.284ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.751     7.284    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y166         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.478     7.762 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.117     8.879    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X16Y165        LUT4 (Prop_lut4_I2_O)        0.301     9.180 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          2.171    11.351    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X46Y172        LUT6 (Prop_lut6_I0_O)        0.124    11.475 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          1.896    13.371    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X54Y166        LUT5 (Prop_lut5_I0_O)        0.124    13.495 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_2/O
                         net (fo=1, routed)           0.637    14.132    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_2_n_0
    SLICE_X56Y166        LUT5 (Prop_lut5_I2_O)        0.124    14.256 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_1/O
                         net (fo=1, routed)           1.640    15.896    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[5]
    SLICE_X71Y166        LUT1 (Prop_lut1_I0_O)        0.152    16.048 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[5]_hold_fix/O
                         net (fo=1, routed)           1.613    17.660    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[5]_hold_fix_1_alias
    SLICE_X56Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.532  1006.425    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X56Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/C
                         clock pessimism              0.718  1007.143    
                         clock uncertainty           -0.035  1007.108    
    SLICE_X56Y166        FDRE (Setup_fdre_C_D)       -0.247  1006.861    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]
  -------------------------------------------------------------------
                         required time                       1006.861    
                         arrival time                         -17.660    
  -------------------------------------------------------------------
                         slack                                989.200    

Slack (MET) :             990.242ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 1.151ns (12.094%)  route 8.366ns (87.906%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.422ns = ( 1006.422 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.284ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.751     7.284    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y166         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.478     7.762 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.117     8.879    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X16Y165        LUT4 (Prop_lut4_I2_O)        0.301     9.180 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          2.171    11.351    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X46Y172        LUT6 (Prop_lut6_I0_O)        0.124    11.475 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          1.352    12.827    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X49Y171        LUT6 (Prop_lut6_I1_O)        0.124    12.951 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_1/O
                         net (fo=1, routed)           1.875    14.826    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[7]
    SLICE_X38Y171        LUT1 (Prop_lut1_I0_O)        0.124    14.950 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[7]_hold_fix/O
                         net (fo=1, routed)           1.852    16.801    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[7]_hold_fix_1_alias
    SLICE_X49Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.529  1006.422    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X49Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
                         clock pessimism              0.718  1007.140    
                         clock uncertainty           -0.035  1007.105    
    SLICE_X49Y171        FDRE (Setup_fdre_C_D)       -0.061  1007.044    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]
  -------------------------------------------------------------------
                         required time                       1007.044    
                         arrival time                         -16.801    
  -------------------------------------------------------------------
                         slack                                990.242    

Slack (MET) :             990.550ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 1.176ns (13.072%)  route 7.820ns (86.928%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.423ns = ( 1006.423 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.284ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.751     7.284    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y166         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.478     7.762 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.117     8.879    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X16Y165        LUT4 (Prop_lut4_I2_O)        0.301     9.180 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          2.376    11.556    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X51Y168        LUT6 (Prop_lut6_I3_O)        0.124    11.680 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_3/O
                         net (fo=1, routed)           0.877    12.557    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1
    SLICE_X51Y168        LUT5 (Prop_lut5_I0_O)        0.124    12.681 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_2/O
                         net (fo=1, routed)           1.626    14.307    x_cpu_top/CPU/x_cr_had_top/A15d/A56[31]
    SLICE_X41Y167        LUT1 (Prop_lut1_I0_O)        0.149    14.456 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[31]_hold_fix/O
                         net (fo=1, routed)           1.825    16.281    x_cpu_top/CPU/x_cr_had_top/A15d/A56[31]_hold_fix_1
    SLICE_X51Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.530  1006.423    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
                         clock pessimism              0.718  1007.141    
                         clock uncertainty           -0.035  1007.106    
    SLICE_X51Y168        FDRE (Setup_fdre_C_D)       -0.275  1006.831    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]
  -------------------------------------------------------------------
                         required time                       1006.831    
                         arrival time                         -16.281    
  -------------------------------------------------------------------
                         slack                                990.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.621     2.576    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y164         FDCE (Prop_fdce_C_Q)         0.164     2.740 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/Q
                         net (fo=6, routed)           0.082     2.823    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[1]
    SLICE_X9Y164         LUT6 (Prop_lut6_I5_O)        0.045     2.868 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.868    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[4]_i_1_n_0
    SLICE_X9Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.297    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                         clock pessimism             -0.707     2.589    
    SLICE_X9Y164         FDCE (Hold_fdce_C_D)         0.092     2.681    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.779%)  route 0.160ns (46.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.621     2.576    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDCE (Prop_fdce_C_Q)         0.141     2.717 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/Q
                         net (fo=8, routed)           0.160     2.877    x_cpu_top/CPU/x_cr_had_top/A15d/A59
    SLICE_X8Y165         LUT6 (Prop_lut6_I2_O)        0.045     2.922 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[7]_i_1/O
                         net (fo=1, routed)           0.000     2.922    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[7]_i_1_n_0
    SLICE_X8Y165         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.296    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y165         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/C
                         clock pessimism             -0.705     2.590    
    SLICE_X8Y165         FDCE (Hold_fdce_C_D)         0.121     2.711    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.330%)  route 0.126ns (37.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.621     2.576    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y164         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y164         FDPE (Prop_fdpe_C_Q)         0.164     2.740 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/Q
                         net (fo=6, routed)           0.126     2.867    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[0]
    SLICE_X9Y164         LUT3 (Prop_lut3_I2_O)        0.045     2.912 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[2]_i_1/O
                         net (fo=1, routed)           0.000     2.912    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[2]_i_1_n_0
    SLICE_X9Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.297    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
                         clock pessimism             -0.707     2.589    
    SLICE_X9Y164         FDCE (Hold_fdce_C_D)         0.091     2.680    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.144%)  route 0.127ns (37.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.621     2.576    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y164         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y164         FDPE (Prop_fdpe_C_Q)         0.164     2.740 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/Q
                         net (fo=6, routed)           0.127     2.868    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[0]
    SLICE_X9Y164         LUT6 (Prop_lut6_I4_O)        0.045     2.913 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[3]_i_1/O
                         net (fo=1, routed)           0.000     2.913    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[3]_i_1_n_0
    SLICE_X9Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.297    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism             -0.707     2.589    
    SLICE_X9Y164         FDCE (Hold_fdce_C_D)         0.092     2.681    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.619     2.574    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y167         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.164     2.738 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/Q
                         net (fo=2, routed)           0.148     2.887    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg_n_0_[3]
    SLICE_X8Y167         LUT5 (Prop_lut5_I0_O)        0.045     2.932 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[3]_i_1/O
                         net (fo=1, routed)           0.000     2.932    x_cpu_top/CPU/x_cr_had_top/A15d/A57[3]_i_1_n_0
    SLICE_X8Y167         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.888     3.294    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y167         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/C
                         clock pessimism             -0.719     2.574    
    SLICE_X8Y167         FDRE (Hold_fdre_C_D)         0.121     2.695    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.379%)  route 0.132ns (38.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.621     2.576    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y165         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y165         FDCE (Prop_fdce_C_Q)         0.164     2.740 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/Q
                         net (fo=5, routed)           0.132     2.872    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[7]
    SLICE_X9Y166         LUT6 (Prop_lut6_I3_O)        0.045     2.917 r  x_cpu_top/CPU/x_cr_had_top/A15d/A58_i_1/O
                         net (fo=1, routed)           0.000     2.917    x_cpu_top/CPU/x_cr_had_top/A15d/A58_i_1_n_0
    SLICE_X9Y166         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.890     3.295    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y166         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/C
                         clock pessimism             -0.705     2.589    
    SLICE_X9Y166         FDRE (Hold_fdre_C_D)         0.091     2.680    x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.496%)  route 0.149ns (44.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.621     2.576    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDCE (Prop_fdce_C_Q)         0.141     2.717 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=34, routed)          0.149     2.867    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X9Y164         LUT6 (Prop_lut6_I3_O)        0.045     2.912 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[8]_i_1/O
                         net (fo=1, routed)           0.000     2.912    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[8]_i_1_n_0
    SLICE_X9Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.297    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
                         clock pessimism             -0.720     2.576    
    SLICE_X9Y164         FDCE (Hold_fdce_C_D)         0.092     2.668    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.721ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.646     2.601    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y168         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y168         FDCE (Prop_fdce_C_Q)         0.164     2.765 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/Q
                         net (fo=6, routed)           0.175     2.941    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[1]
    SLICE_X2Y168         LUT5 (Prop_lut5_I3_O)        0.043     2.984 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[2]_i_1/O
                         net (fo=1, routed)           0.000     2.984    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[2]_i_1_n_0
    SLICE_X2Y168         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.918     3.323    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y168         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/C
                         clock pessimism             -0.721     2.601    
    SLICE_X2Y168         FDCE (Hold_fdce_C_D)         0.131     2.732    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.619     2.574    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y167         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.164     2.738 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/Q
                         net (fo=5, routed)           0.175     2.914    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg_n_0_[0]
    SLICE_X8Y167         LUT5 (Prop_lut5_I3_O)        0.043     2.957 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[2]_i_1/O
                         net (fo=1, routed)           0.000     2.957    x_cpu_top/CPU/x_cr_had_top/A15d/A57[2]_i_1_n_0
    SLICE_X8Y167         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.888     3.294    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y167         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/C
                         clock pessimism             -0.719     2.574    
    SLICE_X8Y167         FDRE (Hold_fdre_C_D)         0.131     2.705    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.812%)  route 0.179ns (46.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.646     2.601    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y168         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y168         FDCE (Prop_fdce_C_Q)         0.164     2.765 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/Q
                         net (fo=6, routed)           0.179     2.945    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[1]
    SLICE_X2Y167         LUT6 (Prop_lut6_I3_O)        0.045     2.990 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[3]_i_1/O
                         net (fo=1, routed)           0.000     2.990    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[3]_i_1_n_0
    SLICE_X2Y167         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.919     3.324    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y167         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                         clock pessimism             -0.707     2.616    
    SLICE_X2Y167         FDCE (Hold_fdce_C_D)         0.120     2.736    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_CLK
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { PAD_JTAG_TCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y0  padmux_cpu_jtg_tclk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X9Y167   x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         1000.000    999.000    SLICE_X7Y165   x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X9Y165   x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X9Y165   x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X51Y171  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X49Y166  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X46Y168  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X46Y169  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X55Y166  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X7Y165   x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X50Y170  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X55Y168  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X55Y168  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X50Y170  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y171  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X50Y170  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y171  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y171  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X51Y170  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X58Y165  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X41Y165  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X50Y170  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X53Y167  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X54Y167  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X51Y167  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X50Y170  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X46Y170  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X50Y170  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X51Y167  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_CLK
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack       41.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.182ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.737ns (10.722%)  route 6.137ns (89.278%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.716ns = ( 55.716 - 50.000 ) 
    Source Clock Delay      (SCD):    7.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.656     7.189    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y161        FDRE (Prop_fdre_C_Q)         0.456     7.645 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          3.227    10.873    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X45Y159        LUT6 (Prop_lut6_I2_O)        0.124    10.997 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.993    11.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[9]_0
    SLICE_X44Y162        LUT3 (Prop_lut3_I0_O)        0.157    12.147 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          1.916    14.063    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_create_0
    SLICE_X39Y152        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.624    55.716    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X39Y152        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[15]/C
                         clock pessimism              0.000    55.716    
                         clock uncertainty           -0.035    55.681    
    SLICE_X39Y152        FDRE (Setup_fdre_C_CE)      -0.436    55.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[15]
  -------------------------------------------------------------------
                         required time                         55.245    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                 41.182    

Slack (MET) :             41.182ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.737ns (10.722%)  route 6.137ns (89.278%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.716ns = ( 55.716 - 50.000 ) 
    Source Clock Delay      (SCD):    7.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.656     7.189    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y161        FDRE (Prop_fdre_C_Q)         0.456     7.645 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          3.227    10.873    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X45Y159        LUT6 (Prop_lut6_I2_O)        0.124    10.997 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.993    11.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[9]_0
    SLICE_X44Y162        LUT3 (Prop_lut3_I0_O)        0.157    12.147 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          1.916    14.063    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_create_0
    SLICE_X39Y152        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.624    55.716    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X39Y152        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[1]/C
                         clock pessimism              0.000    55.716    
                         clock uncertainty           -0.035    55.681    
    SLICE_X39Y152        FDRE (Setup_fdre_C_CE)      -0.436    55.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[1]
  -------------------------------------------------------------------
                         required time                         55.245    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                 41.182    

Slack (MET) :             41.215ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 0.737ns (10.774%)  route 6.103ns (89.226%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.716ns = ( 55.716 - 50.000 ) 
    Source Clock Delay      (SCD):    7.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.656     7.189    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y161        FDRE (Prop_fdre_C_Q)         0.456     7.645 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          3.227    10.873    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X45Y159        LUT6 (Prop_lut6_I2_O)        0.124    10.997 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.993    11.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[9]_0
    SLICE_X44Y162        LUT3 (Prop_lut3_I0_O)        0.157    12.147 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          1.883    14.030    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_create_0
    SLICE_X37Y157        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.624    55.716    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X37Y157        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[3]/C
                         clock pessimism              0.000    55.716    
                         clock uncertainty           -0.035    55.681    
    SLICE_X37Y157        FDRE (Setup_fdre_C_CE)      -0.436    55.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[3]
  -------------------------------------------------------------------
                         required time                         55.245    
                         arrival time                         -14.030    
  -------------------------------------------------------------------
                         slack                                 41.215    

Slack (MET) :             41.216ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 0.737ns (10.775%)  route 6.103ns (89.225%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.716ns = ( 55.716 - 50.000 ) 
    Source Clock Delay      (SCD):    7.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.656     7.189    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y161        FDRE (Prop_fdre_C_Q)         0.456     7.645 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          3.227    10.873    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X45Y159        LUT6 (Prop_lut6_I2_O)        0.124    10.997 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.993    11.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[9]_0
    SLICE_X44Y162        LUT3 (Prop_lut3_I0_O)        0.157    12.147 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          1.882    14.029    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_create_0
    SLICE_X38Y151        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.624    55.716    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X38Y151        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[7]/C
                         clock pessimism              0.000    55.716    
                         clock uncertainty           -0.035    55.681    
    SLICE_X38Y151        FDRE (Setup_fdre_C_CE)      -0.436    55.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[7]
  -------------------------------------------------------------------
                         required time                         55.245    
                         arrival time                         -14.029    
  -------------------------------------------------------------------
                         slack                                 41.216    

Slack (MET) :             41.216ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 0.737ns (10.775%)  route 6.103ns (89.225%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.716ns = ( 55.716 - 50.000 ) 
    Source Clock Delay      (SCD):    7.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.656     7.189    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y161        FDRE (Prop_fdre_C_Q)         0.456     7.645 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          3.227    10.873    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X45Y159        LUT6 (Prop_lut6_I2_O)        0.124    10.997 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.993    11.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[9]_0
    SLICE_X44Y162        LUT3 (Prop_lut3_I0_O)        0.157    12.147 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          1.882    14.029    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_create_0
    SLICE_X38Y151        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.624    55.716    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X38Y151        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[8]/C
                         clock pessimism              0.000    55.716    
                         clock uncertainty           -0.035    55.681    
    SLICE_X38Y151        FDRE (Setup_fdre_C_CE)      -0.436    55.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[8]
  -------------------------------------------------------------------
                         required time                         55.245    
                         arrival time                         -14.029    
  -------------------------------------------------------------------
                         slack                                 41.216    

Slack (MET) :             41.236ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 0.737ns (10.751%)  route 6.118ns (89.249%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.716ns = ( 55.716 - 50.000 ) 
    Source Clock Delay      (SCD):    7.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.656     7.189    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y161        FDRE (Prop_fdre_C_Q)         0.456     7.645 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          3.227    10.873    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X45Y159        LUT6 (Prop_lut6_I2_O)        0.124    10.997 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.993    11.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[9]_0
    SLICE_X44Y162        LUT3 (Prop_lut3_I0_O)        0.157    12.147 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          1.898    14.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_create_0
    SLICE_X36Y158        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.624    55.716    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X36Y158        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[10]/C
                         clock pessimism              0.000    55.716    
                         clock uncertainty           -0.035    55.681    
    SLICE_X36Y158        FDRE (Setup_fdre_C_CE)      -0.400    55.281    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[10]
  -------------------------------------------------------------------
                         required time                         55.281    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                 41.236    

Slack (MET) :             41.262ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_vld_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 1.216ns (16.843%)  route 6.004ns (83.158%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 55.625 - 50.000 ) 
    Source Clock Delay      (SCD):    7.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.656     7.189    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y161        FDRE (Prop_fdre_C_Q)         0.456     7.645 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          3.227    10.873    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X45Y159        LUT6 (Prop_lut6_I2_O)        0.124    10.997 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.682    11.678    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[1]_1
    SLICE_X44Y159        LUT3 (Prop_lut3_I0_O)        0.157    11.835 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst[15]_i_1__1/O
                         net (fo=19, routed)          1.620    13.455    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_create
    SLICE_X42Y162        LUT6 (Prop_lut6_I5_O)        0.355    13.810 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_vld_i_2__0/O
                         net (fo=1, routed)           0.475    14.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_vld_reg_2
    SLICE_X42Y162        LUT5 (Prop_lut5_I1_O)        0.124    14.409 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_vld_i_1/O
                         net (fo=1, routed)           0.000    14.409    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_vld_i_1_n_0
    SLICE_X42Y162        FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.533    55.625    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/POUT_EHS_OBUF_BUFG
    SLICE_X42Y162        FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_vld_reg/C
                         clock pessimism              0.000    55.625    
                         clock uncertainty           -0.035    55.590    
    SLICE_X42Y162        FDCE (Setup_fdce_C_D)        0.081    55.671    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_vld_reg
  -------------------------------------------------------------------
                         required time                         55.671    
                         arrival time                         -14.409    
  -------------------------------------------------------------------
                         slack                                 41.262    

Slack (MET) :             41.266ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 0.737ns (10.829%)  route 6.069ns (89.171%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 55.733 - 50.000 ) 
    Source Clock Delay      (SCD):    7.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.656     7.189    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y161        FDRE (Prop_fdre_C_Q)         0.456     7.645 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          3.227    10.873    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X45Y159        LUT6 (Prop_lut6_I2_O)        0.124    10.997 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.682    11.678    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[1]_1
    SLICE_X44Y159        LUT3 (Prop_lut3_I0_O)        0.157    11.835 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst[15]_i_1__1/O
                         net (fo=19, routed)          2.160    13.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_create
    SLICE_X38Y148        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.640    55.733    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/POUT_EHS_OBUF_BUFG
    SLICE_X38Y148        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[11]/C
                         clock pessimism              0.000    55.733    
                         clock uncertainty           -0.035    55.698    
    SLICE_X38Y148        FDRE (Setup_fdre_C_CE)      -0.436    55.262    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[11]
  -------------------------------------------------------------------
                         required time                         55.262    
                         arrival time                         -13.995    
  -------------------------------------------------------------------
                         slack                                 41.266    

Slack (MET) :             41.266ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 0.737ns (10.829%)  route 6.069ns (89.171%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 55.733 - 50.000 ) 
    Source Clock Delay      (SCD):    7.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.656     7.189    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y161        FDRE (Prop_fdre_C_Q)         0.456     7.645 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          3.227    10.873    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X45Y159        LUT6 (Prop_lut6_I2_O)        0.124    10.997 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.682    11.678    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[1]_1
    SLICE_X44Y159        LUT3 (Prop_lut3_I0_O)        0.157    11.835 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst[15]_i_1__1/O
                         net (fo=19, routed)          2.160    13.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_create
    SLICE_X38Y148        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.640    55.733    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/POUT_EHS_OBUF_BUFG
    SLICE_X38Y148        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[7]/C
                         clock pessimism              0.000    55.733    
                         clock uncertainty           -0.035    55.698    
    SLICE_X38Y148        FDRE (Setup_fdre_C_CE)      -0.436    55.262    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[7]
  -------------------------------------------------------------------
                         required time                         55.262    
                         arrival time                         -13.995    
  -------------------------------------------------------------------
                         slack                                 41.266    

Slack (MET) :             41.266ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 0.737ns (10.829%)  route 6.069ns (89.171%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 55.733 - 50.000 ) 
    Source Clock Delay      (SCD):    7.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.921     5.437    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.533 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.656     7.189    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y161        FDRE (Prop_fdre_C_Q)         0.456     7.645 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          3.227    10.873    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X45Y159        LUT6 (Prop_lut6_I2_O)        0.124    10.997 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.682    11.678    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[1]_1
    SLICE_X44Y159        LUT3 (Prop_lut3_I0_O)        0.157    11.835 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst[15]_i_1__1/O
                         net (fo=19, routed)          2.160    13.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_create
    SLICE_X38Y148        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.640    55.733    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/POUT_EHS_OBUF_BUFG
    SLICE_X38Y148        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[8]/C
                         clock pessimism              0.000    55.733    
                         clock uncertainty           -0.035    55.698    
    SLICE_X38Y148        FDRE (Setup_fdre_C_CE)      -0.436    55.262    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[8]
  -------------------------------------------------------------------
                         required time                         55.262    
                         arrival time                         -13.995    
  -------------------------------------------------------------------
                         slack                                 41.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A8c_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.578     2.533    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X55Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/Q
                         net (fo=10, routed)          0.111     2.785    x_cpu_top/CPU/x_cr_had_top/A18545/D[13]
    SLICE_X56Y165        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A8c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.845     2.320    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X56Y165        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A8c_reg/C
                         clock pessimism              0.000     2.320    
                         clock uncertainty            0.035     2.355    
    SLICE_X56Y165        FDCE (Hold_fdce_C_D)         0.063     2.418    x_cpu_top/CPU/x_cr_had_top/A18545/A8c_reg
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A1861f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.132%)  route 0.124ns (46.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.582     2.537    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y161        FDRE (Prop_fdre_C_Q)         0.141     2.678 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          0.124     2.803    x_cpu_top/CPU/x_cr_had_top/A18545/D[1]
    SLICE_X51Y161        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.850     2.324    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X51Y161        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861f_reg[1]/C
                         clock pessimism              0.000     2.324    
                         clock uncertainty            0.035     2.359    
    SLICE_X51Y161        FDCE (Hold_fdce_C_D)         0.057     2.416    x_cpu_top/CPU/x_cr_had_top/A18545/A1861f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18616_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.362%)  route 0.128ns (47.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.578     2.533    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X54Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/Q
                         net (fo=10, routed)          0.128     2.803    x_cpu_top/CPU/x_cr_had_top/A18545/D[15]
    SLICE_X56Y165        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18616_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.845     2.320    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X56Y165        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18616_reg/C
                         clock pessimism              0.000     2.320    
                         clock uncertainty            0.035     2.355    
    SLICE_X56Y165        FDCE (Hold_fdce_C_D)         0.059     2.414    x_cpu_top/CPU/x_cr_had_top/A18545/A18616_reg
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18619_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.682%)  route 0.143ns (50.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.574     2.529    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y171        FDRE (Prop_fdre_C_Q)         0.141     2.670 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          0.143     2.813    x_cpu_top/CPU/x_cr_had_top/A18545/D[0]
    SLICE_X51Y169        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18619_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.841     2.316    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X51Y169        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18619_reg[0]/C
                         clock pessimism              0.000     2.316    
                         clock uncertainty            0.035     2.351    
    SLICE_X51Y169        FDCE (Hold_fdce_C_D)         0.070     2.421    x_cpu_top/CPU/x_cr_had_top/A18545/A18619_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.716%)  route 0.148ns (51.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.578     2.533    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X55Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/Q
                         net (fo=10, routed)          0.148     2.823    x_cpu_top/CPU/x_cr_had_top/A18545/D[17]
    SLICE_X55Y167        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.844     2.318    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X55Y167        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[1]/C
                         clock pessimism              0.000     2.318    
                         clock uncertainty            0.035     2.353    
    SLICE_X55Y167        FDRE (Hold_fdre_C_D)         0.066     2.419    x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A1861d_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.819%)  route 0.160ns (46.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.575     2.530    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y170        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_fdre_C_Q)         0.141     2.671 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/Q
                         net (fo=13, routed)          0.160     2.831    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A18612_reg[31][7]
    SLICE_X48Y171        LUT6 (Prop_lut6_I0_O)        0.045     2.876 r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A1861d_i_1/O
                         net (fo=1, routed)           0.000     2.876    x_cpu_top/CPU/x_cr_had_top/A18545/A1861d_reg_1
    SLICE_X48Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.840     2.314    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X48Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861d_reg/C
                         clock pessimism              0.000     2.314    
                         clock uncertainty            0.035     2.349    
    SLICE_X48Y171        FDCE (Hold_fdce_C_D)         0.120     2.469    x_cpu_top/CPU/x_cr_had_top/A18545/A1861d_reg
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.039%)  route 0.153ns (51.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.578     2.533    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X55Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/Q
                         net (fo=10, routed)          0.153     2.827    x_cpu_top/CPU/x_cr_had_top/A18545/D[17]
    SLICE_X52Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.845     2.319    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X52Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[17]/C
                         clock pessimism              0.000     2.319    
                         clock uncertainty            0.035     2.354    
    SLICE_X52Y166        FDRE (Hold_fdre_C_D)         0.059     2.413    x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.960%)  route 0.166ns (54.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.577     2.532    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y168        FDRE (Prop_fdre_C_Q)         0.141     2.673 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/Q
                         net (fo=9, routed)           0.166     2.839    x_cpu_top/CPU/x_cr_had_top/A18545/D[31]
    SLICE_X48Y167        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.844     2.318    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X48Y167        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[31]/C
                         clock pessimism              0.000     2.318    
                         clock uncertainty            0.035     2.353    
    SLICE_X48Y167        FDRE (Hold_fdre_C_D)         0.060     2.413    x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.582     2.537    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X47Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y161        FDRE (Prop_fdre_C_Q)         0.141     2.678 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/Q
                         net (fo=13, routed)          0.171     2.849    x_cpu_top/CPU/x_cr_had_top/A18545/D[6]
    SLICE_X46Y160        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.850     2.324    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X46Y160        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[6]/C
                         clock pessimism              0.000     2.324    
                         clock uncertainty            0.035     2.359    
    SLICE_X46Y160        FDRE (Hold_fdre_C_D)         0.063     2.422    x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A1861f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.963%)  route 0.187ns (57.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.930    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.956 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.582     2.537    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X47Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y161        FDRE (Prop_fdre_C_Q)         0.141     2.678 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/Q
                         net (fo=13, routed)          0.187     2.866    x_cpu_top/CPU/x_cr_had_top/A18545/D[6]
    SLICE_X51Y161        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.850     2.324    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X51Y161        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861f_reg[6]/C
                         clock pessimism              0.000     2.324    
                         clock uncertainty            0.035     2.359    
    SLICE_X51Y161        FDCE (Hold_fdce_C_D)         0.071     2.430    x_cpu_top/CPU/x_cr_had_top/A18545/A1861f_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.435    





---------------------------------------------------------------------------------------------------
From Clock:  EHS
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack       36.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.270ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.899ns  (logic 1.642ns (11.813%)  route 12.257ns (88.187%))
  Logic Levels:           7  (LUT1=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 1006.425 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 955.945 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.644   955.945    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X44Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y171        FDCE (Prop_fdce_C_Q)         0.518   956.463 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/Q
                         net (fo=17, routed)          1.484   957.947    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]
    SLICE_X45Y189        LUT1 (Prop_lut1_I0_O)        0.152   958.099 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix/O
                         net (fo=11, routed)          1.817   959.916    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix_1
    SLICE_X48Y170        LUT6 (Prop_lut6_I5_O)        0.326   960.242 f  x_cpu_top/CPU/x_cr_had_top/A18545/A81[31]_i_2/O
                         net (fo=32, routed)          2.418   962.660    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]_0
    SLICE_X51Y162        LUT4 (Prop_lut4_I2_O)        0.124   962.784 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4/O
                         net (fo=1, routed)           1.242   964.026    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4_n_0
    SLICE_X56Y162        LUT6 (Prop_lut6_I4_O)        0.124   964.150 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3/O
                         net (fo=1, routed)           0.862   965.012    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3_n_0
    SLICE_X55Y165        LUT5 (Prop_lut5_I4_O)        0.124   965.136 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_2/O
                         net (fo=1, routed)           1.018   966.154    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]_0
    SLICE_X55Y166        LUT5 (Prop_lut5_I4_O)        0.124   966.278 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[13]_i_1/O
                         net (fo=1, routed)           1.751   968.030    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[13]_i_1_n_0
    SLICE_X54Y186        LUT1 (Prop_lut1_I0_O)        0.150   968.180 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[13]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           1.665   969.845    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[13]_i_1_n_0_hold_fix_1
    SLICE_X55Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.532  1006.425    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X55Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                         clock pessimism              0.000  1006.425    
                         clock uncertainty           -0.035  1006.390    
    SLICE_X55Y166        FDRE (Setup_fdre_C_D)       -0.275  1006.115    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]
  -------------------------------------------------------------------
                         required time                       1006.115    
                         arrival time                        -969.845    
  -------------------------------------------------------------------
                         slack                                 36.270    

Slack (MET) :             36.351ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.820ns  (logic 1.644ns (11.896%)  route 12.176ns (88.104%))
  Logic Levels:           7  (LUT1=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.421ns = ( 1006.421 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 955.945 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.644   955.945    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X44Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y171        FDCE (Prop_fdce_C_Q)         0.518   956.463 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/Q
                         net (fo=17, routed)          1.484   957.947    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]
    SLICE_X45Y189        LUT1 (Prop_lut1_I0_O)        0.152   958.099 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix/O
                         net (fo=11, routed)          1.817   959.916    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix_1
    SLICE_X48Y170        LUT6 (Prop_lut6_I5_O)        0.326   960.242 f  x_cpu_top/CPU/x_cr_had_top/A18545/A81[31]_i_2/O
                         net (fo=32, routed)          2.681   962.922    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]_0
    SLICE_X49Y161        LUT6 (Prop_lut6_I0_O)        0.124   963.047 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_4/O
                         net (fo=1, routed)           0.861   963.907    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_4_n_0
    SLICE_X50Y161        LUT6 (Prop_lut6_I0_O)        0.124   964.031 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3/O
                         net (fo=1, routed)           1.632   965.663    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3_n_0
    SLICE_X50Y162        LUT6 (Prop_lut6_I5_O)        0.124   965.787 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_2/O
                         net (fo=1, routed)           1.057   966.844    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]_0
    SLICE_X50Y171        LUT5 (Prop_lut5_I4_O)        0.124   966.968 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[4]_i_1/O
                         net (fo=1, routed)           1.341   968.309    x_cpu_top/CPU/x_cr_had_top/A15d/A56[4]
    SLICE_X59Y171        LUT1 (Prop_lut1_I0_O)        0.152   968.461 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[4]_hold_fix/O
                         net (fo=1, routed)           1.305   969.765    x_cpu_top/CPU/x_cr_had_top/A15d/A56[4]_hold_fix_1
    SLICE_X50Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.528  1006.421    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.000  1006.421    
                         clock uncertainty           -0.035  1006.386    
    SLICE_X50Y171        FDRE (Setup_fdre_C_D)       -0.269  1006.117    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                       1006.117    
                         arrival time                        -969.766    
  -------------------------------------------------------------------
                         slack                                 36.351    

Slack (MET) :             36.815ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.342ns  (logic 1.642ns (12.307%)  route 11.700ns (87.693%))
  Logic Levels:           7  (LUT1=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.423ns = ( 1006.423 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 955.945 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.644   955.945    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X44Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y171        FDCE (Prop_fdce_C_Q)         0.518   956.463 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/Q
                         net (fo=17, routed)          1.484   957.947    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]
    SLICE_X45Y189        LUT1 (Prop_lut1_I0_O)        0.152   958.099 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix/O
                         net (fo=11, routed)          1.619   959.718    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix_1
    SLICE_X46Y171        LUT6 (Prop_lut6_I1_O)        0.326   960.044 f  x_cpu_top/CPU/x_cr_had_top/A18545/A18612[31]_i_3/O
                         net (fo=61, routed)          2.771   962.816    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_0
    SLICE_X51Y161        LUT4 (Prop_lut4_I2_O)        0.124   962.940 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_5/O
                         net (fo=1, routed)           1.380   964.320    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_5_n_0
    SLICE_X46Y164        LUT6 (Prop_lut6_I5_O)        0.124   964.444 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_4/O
                         net (fo=1, routed)           0.865   965.309    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_4_n_0
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124   965.433 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_2/O
                         net (fo=1, routed)           0.950   966.382    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]_0
    SLICE_X43Y168        LUT5 (Prop_lut5_I0_O)        0.124   966.506 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[9]_i_1/O
                         net (fo=1, routed)           1.277   967.783    x_cpu_top/CPU/x_cr_had_top/A15d/A56[9]
    SLICE_X36Y168        LUT1 (Prop_lut1_I0_O)        0.150   967.933 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[9]_hold_fix/O
                         net (fo=1, routed)           1.354   969.287    x_cpu_top/CPU/x_cr_had_top/A15d/A56[9]_hold_fix_1
    SLICE_X43Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.530  1006.423    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X43Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/C
                         clock pessimism              0.000  1006.423    
                         clock uncertainty           -0.035  1006.388    
    SLICE_X43Y168        FDRE (Setup_fdre_C_D)       -0.285  1006.103    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]
  -------------------------------------------------------------------
                         required time                       1006.103    
                         arrival time                        -969.287    
  -------------------------------------------------------------------
                         slack                                 36.815    

Slack (MET) :             37.134ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.036ns  (logic 1.641ns (12.589%)  route 11.394ns (87.411%))
  Logic Levels:           7  (LUT1=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 1006.425 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 955.945 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.644   955.945    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X44Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y171        FDCE (Prop_fdce_C_Q)         0.518   956.463 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/Q
                         net (fo=17, routed)          1.484   957.947    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]
    SLICE_X45Y189        LUT1 (Prop_lut1_I0_O)        0.152   958.099 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix/O
                         net (fo=11, routed)          1.449   959.549    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix_1
    SLICE_X46Y171        LUT6 (Prop_lut6_I4_O)        0.326   959.875 f  x_cpu_top/CPU/x_cr_had_top/A18545/A18621[31]_i_2/O
                         net (fo=33, routed)          2.061   961.936    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]_0
    SLICE_X53Y164        LUT4 (Prop_lut4_I0_O)        0.124   962.060 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_5/O
                         net (fo=1, routed)           1.209   963.269    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_5_n_0
    SLICE_X56Y164        LUT6 (Prop_lut6_I5_O)        0.124   963.393 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_3/O
                         net (fo=1, routed)           1.259   964.653    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_3_n_0
    SLICE_X54Y165        LUT5 (Prop_lut5_I0_O)        0.124   964.777 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_2/O
                         net (fo=1, routed)           0.656   965.432    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]_0
    SLICE_X54Y166        LUT5 (Prop_lut5_I4_O)        0.124   965.556 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[15]_i_1/O
                         net (fo=1, routed)           1.605   967.161    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[15]_i_1_n_0
    SLICE_X54Y187        LUT1 (Prop_lut1_I0_O)        0.149   967.310 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[15]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           1.671   968.981    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[15]_i_1_n_0_hold_fix_1
    SLICE_X54Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.532  1006.425    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X54Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
                         clock pessimism              0.000  1006.425    
                         clock uncertainty           -0.035  1006.390    
    SLICE_X54Y166        FDRE (Setup_fdre_C_D)       -0.275  1006.115    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]
  -------------------------------------------------------------------
                         required time                       1006.115    
                         arrival time                        -968.981    
  -------------------------------------------------------------------
                         slack                                 37.134    

Slack (MET) :             37.144ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.006ns  (logic 1.520ns (11.687%)  route 11.486ns (88.313%))
  Logic Levels:           6  (LUT1=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.421ns = ( 1006.421 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 955.945 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.644   955.945    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X44Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y171        FDCE (Prop_fdce_C_Q)         0.518   956.463 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/Q
                         net (fo=17, routed)          1.484   957.947    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]
    SLICE_X45Y189        LUT1 (Prop_lut1_I0_O)        0.152   958.099 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix/O
                         net (fo=11, routed)          1.817   959.916    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix_1
    SLICE_X48Y170        LUT6 (Prop_lut6_I5_O)        0.326   960.242 f  x_cpu_top/CPU/x_cr_had_top/A18545/A81[31]_i_2/O
                         net (fo=32, routed)          3.119   963.361    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]_0
    SLICE_X53Y160        LUT5 (Prop_lut5_I3_O)        0.124   963.485 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_5/O
                         net (fo=1, routed)           1.540   965.025    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_5_n_0
    SLICE_X51Y162        LUT6 (Prop_lut6_I5_O)        0.124   965.149 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2/O
                         net (fo=1, routed)           1.178   966.328    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]_1
    SLICE_X51Y171        LUT5 (Prop_lut5_I4_O)        0.124   966.452 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[0]_i_1/O
                         net (fo=1, routed)           1.229   967.681    x_cpu_top/CPU/x_cr_had_top/A15d/A56[0]
    SLICE_X42Y171        LUT1 (Prop_lut1_I0_O)        0.152   967.833 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[0]_hold_fix/O
                         net (fo=1, routed)           1.118   968.951    x_cpu_top/CPU/x_cr_had_top/A15d/A56[0]_hold_fix_1
    SLICE_X51Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.528  1006.421    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                         clock pessimism              0.000  1006.421    
                         clock uncertainty           -0.035  1006.386    
    SLICE_X51Y171        FDRE (Setup_fdre_C_D)       -0.291  1006.095    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]
  -------------------------------------------------------------------
                         required time                       1006.095    
                         arrival time                        -968.951    
  -------------------------------------------------------------------
                         slack                                 37.144    

Slack (MET) :             37.414ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.734ns  (logic 1.518ns (11.921%)  route 11.216ns (88.079%))
  Logic Levels:           6  (LUT1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 1006.426 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 955.945 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.644   955.945    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X44Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y171        FDCE (Prop_fdce_C_Q)         0.518   956.463 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/Q
                         net (fo=17, routed)          1.484   957.947    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]
    SLICE_X45Y189        LUT1 (Prop_lut1_I0_O)        0.152   958.099 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix/O
                         net (fo=11, routed)          1.449   959.549    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix_1
    SLICE_X46Y171        LUT6 (Prop_lut6_I4_O)        0.326   959.875 f  x_cpu_top/CPU/x_cr_had_top/A18545/A18621[31]_i_2/O
                         net (fo=33, routed)          3.053   962.928    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]_0
    SLICE_X56Y163        LUT6 (Prop_lut6_I0_O)        0.124   963.052 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_3/O
                         net (fo=1, routed)           0.819   963.871    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_3_n_0
    SLICE_X56Y165        LUT6 (Prop_lut6_I4_O)        0.124   963.995 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_2/O
                         net (fo=1, routed)           0.977   964.972    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]_0
    SLICE_X58Y165        LUT5 (Prop_lut5_I4_O)        0.124   965.096 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[16]_i_1/O
                         net (fo=1, routed)           1.903   966.999    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[16]_i_1_n_0
    SLICE_X72Y165        LUT1 (Prop_lut1_I0_O)        0.150   967.149 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[16]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           1.530   968.679    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[16]_i_1_n_0_hold_fix_1
    SLICE_X58Y165        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.533  1006.426    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X58Y165        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
                         clock pessimism              0.000  1006.426    
                         clock uncertainty           -0.035  1006.391    
    SLICE_X58Y165        FDRE (Setup_fdre_C_D)       -0.298  1006.093    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]
  -------------------------------------------------------------------
                         required time                       1006.093    
                         arrival time                        -968.679    
  -------------------------------------------------------------------
                         slack                                 37.414    

Slack (MET) :             37.490ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.671ns  (logic 1.520ns (11.996%)  route 11.151ns (88.004%))
  Logic Levels:           6  (LUT1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 1006.425 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 955.945 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.644   955.945    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X44Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y171        FDCE (Prop_fdce_C_Q)         0.518   956.463 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/Q
                         net (fo=17, routed)          1.484   957.947    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]
    SLICE_X45Y189        LUT1 (Prop_lut1_I0_O)        0.152   958.099 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix/O
                         net (fo=11, routed)          1.449   959.549    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix_1
    SLICE_X46Y171        LUT6 (Prop_lut6_I4_O)        0.326   959.875 f  x_cpu_top/CPU/x_cr_had_top/A18545/A18621[31]_i_2/O
                         net (fo=33, routed)          3.202   963.077    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]_0
    SLICE_X56Y163        LUT6 (Prop_lut6_I0_O)        0.124   963.201 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_3/O
                         net (fo=1, routed)           1.298   964.498    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_3_n_0
    SLICE_X55Y166        LUT6 (Prop_lut6_I4_O)        0.124   964.622 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_2/O
                         net (fo=1, routed)           0.873   965.495    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]_0
    SLICE_X54Y166        LUT5 (Prop_lut5_I4_O)        0.124   965.619 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[19]_i_1/O
                         net (fo=1, routed)           1.351   966.971    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[19]_i_1_n_0
    SLICE_X45Y166        LUT1 (Prop_lut1_I0_O)        0.152   967.123 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[19]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           1.494   968.617    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[19]_i_1_n_0_hold_fix_1
    SLICE_X54Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.532  1006.425    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X54Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/C
                         clock pessimism              0.000  1006.425    
                         clock uncertainty           -0.035  1006.390    
    SLICE_X54Y166        FDRE (Setup_fdre_C_D)       -0.283  1006.107    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]
  -------------------------------------------------------------------
                         required time                       1006.107    
                         arrival time                        -968.617    
  -------------------------------------------------------------------
                         slack                                 37.490    

Slack (MET) :             37.714ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.424ns  (logic 1.401ns (11.276%)  route 11.023ns (88.724%))
  Logic Levels:           5  (LUT1=2 LUT6=3)
  Clock Path Skew:        0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.431ns = ( 1006.431 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 955.945 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.644   955.945    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X44Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y171        FDCE (Prop_fdce_C_Q)         0.518   956.463 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/Q
                         net (fo=17, routed)          1.484   957.947    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]
    SLICE_X45Y189        LUT1 (Prop_lut1_I0_O)        0.152   958.099 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix/O
                         net (fo=11, routed)          1.817   959.916    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix_1
    SLICE_X48Y170        LUT6 (Prop_lut6_I5_O)        0.326   960.242 f  x_cpu_top/CPU/x_cr_had_top/A18545/A81[31]_i_2/O
                         net (fo=32, routed)          2.499   962.741    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]_0
    SLICE_X47Y160        LUT6 (Prop_lut6_I0_O)        0.124   962.865 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_4/O
                         net (fo=1, routed)           1.771   964.636    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_4_n_0
    SLICE_X47Y161        LUT6 (Prop_lut6_I4_O)        0.124   964.760 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_1/O
                         net (fo=1, routed)           1.826   966.586    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[2]
    SLICE_X36Y161        LUT1 (Prop_lut1_I0_O)        0.157   966.743 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[2]_hold_fix/O
                         net (fo=1, routed)           1.627   968.369    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[2]_hold_fix_1_alias
    SLICE_X47Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538  1006.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X47Y161        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/C
                         clock pessimism              0.000  1006.431    
                         clock uncertainty           -0.035  1006.396    
    SLICE_X47Y161        FDRE (Setup_fdre_C_D)       -0.312  1006.084    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]
  -------------------------------------------------------------------
                         required time                       1006.084    
                         arrival time                        -968.370    
  -------------------------------------------------------------------
                         slack                                 37.714    

Slack (MET) :             37.834ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.321ns  (logic 1.517ns (12.312%)  route 10.804ns (87.688%))
  Logic Levels:           6  (LUT1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 1006.425 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 955.945 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.644   955.945    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X44Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y171        FDCE (Prop_fdce_C_Q)         0.518   956.463 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/Q
                         net (fo=17, routed)          1.484   957.947    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]
    SLICE_X45Y189        LUT1 (Prop_lut1_I0_O)        0.152   958.099 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix/O
                         net (fo=11, routed)          1.449   959.549    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix_1
    SLICE_X46Y171        LUT6 (Prop_lut6_I4_O)        0.326   959.875 f  x_cpu_top/CPU/x_cr_had_top/A18545/A18621[31]_i_2/O
                         net (fo=33, routed)          2.818   962.693    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]_0
    SLICE_X56Y163        LUT6 (Prop_lut6_I0_O)        0.124   962.817 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_3/O
                         net (fo=1, routed)           0.940   963.757    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_3_n_0
    SLICE_X55Y166        LUT6 (Prop_lut6_I4_O)        0.124   963.881 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_2/O
                         net (fo=1, routed)           0.151   964.032    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]_0
    SLICE_X55Y166        LUT5 (Prop_lut5_I4_O)        0.124   964.156 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[17]_i_1/O
                         net (fo=1, routed)           2.233   966.389    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[17]_i_1_n_0
    SLICE_X54Y189        LUT1 (Prop_lut1_I0_O)        0.149   966.538 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[17]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           1.728   968.267    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[17]_i_1_n_0_hold_fix_1
    SLICE_X55Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.532  1006.425    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X55Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
                         clock pessimism              0.000  1006.425    
                         clock uncertainty           -0.035  1006.390    
    SLICE_X55Y166        FDRE (Setup_fdre_C_D)       -0.289  1006.101    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]
  -------------------------------------------------------------------
                         required time                       1006.101    
                         arrival time                        -968.267    
  -------------------------------------------------------------------
                         slack                                 37.834    

Slack (MET) :             37.950ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.203ns  (logic 1.645ns (13.480%)  route 10.558ns (86.520%))
  Logic Levels:           7  (LUT1=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.422ns = ( 1006.422 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 955.945 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.644   955.945    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X44Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y171        FDCE (Prop_fdce_C_Q)         0.518   956.463 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/Q
                         net (fo=17, routed)          1.484   957.947    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]
    SLICE_X45Y189        LUT1 (Prop_lut1_I0_O)        0.152   958.099 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix/O
                         net (fo=11, routed)          1.681   959.780    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_hold_fix_1
    SLICE_X48Y171        LUT6 (Prop_lut6_I1_O)        0.326   960.106 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_3/O
                         net (fo=7, routed)           2.809   962.916    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_3_n_0
    SLICE_X48Y166        LUT5 (Prop_lut5_I3_O)        0.124   963.040 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_6/O
                         net (fo=1, routed)           0.817   963.856    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_6_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I5_O)        0.124   963.980 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_4/O
                         net (fo=1, routed)           0.282   964.262    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_4_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I5_O)        0.124   964.386 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_2/O
                         net (fo=1, routed)           0.858   965.244    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]_0
    SLICE_X49Y171        LUT5 (Prop_lut5_I0_O)        0.124   965.368 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[5]_i_1/O
                         net (fo=1, routed)           1.311   966.679    x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]
    SLICE_X40Y171        LUT1 (Prop_lut1_I0_O)        0.153   966.832 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]_hold_fix/O
                         net (fo=1, routed)           1.316   968.148    x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]_hold_fix_1
    SLICE_X49Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.529  1006.422    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X49Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/C
                         clock pessimism              0.000  1006.422    
                         clock uncertainty           -0.035  1006.387    
    SLICE_X49Y171        FDRE (Setup_fdre_C_D)       -0.288  1006.099    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]
  -------------------------------------------------------------------
                         required time                       1006.099    
                         arrival time                        -968.148    
  -------------------------------------------------------------------
                         slack                                 37.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A87_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.320ns (17.018%)  route 1.560ns (82.982%))
  Logic Levels:           4  (LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.573     1.777    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X49Y170        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A87_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_fdre_C_Q)         0.141     1.918 r  x_cpu_top/CPU/x_cr_had_top/A18545/A87_reg[1]/Q
                         net (fo=1, routed)           0.220     2.138    x_cpu_top/CPU/x_cr_had_top/A18545/data7[29]
    SLICE_X49Y170        LUT6 (Prop_lut6_I1_O)        0.045     2.183 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[29]_i_3/O
                         net (fo=1, routed)           0.082     2.265    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[29]_i_3_n_0
    SLICE_X49Y170        LUT6 (Prop_lut6_I2_O)        0.045     2.310 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[29]_i_2/O
                         net (fo=1, routed)           0.193     2.503    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]_0
    SLICE_X50Y170        LUT5 (Prop_lut5_I4_O)        0.045     2.548 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[29]_i_1/O
                         net (fo=1, routed)           0.562     3.110    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[29]_i_1_n_0
    SLICE_X50Y188        LUT1 (Prop_lut1_I0_O)        0.044     3.154 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[29]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           0.504     3.658    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[29]_i_1_n_0_hold_fix_1
    SLICE_X50Y170        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.842     3.248    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y170        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty            0.035     3.283    
    SLICE_X50Y170        FDRE (Hold_fdre_C_D)         0.004     3.287    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.287    
                         arrival time                           3.658    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A8a_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.320ns (16.995%)  route 1.563ns (83.005%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.578     1.782    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X53Y165        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A8a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y165        FDCE (Prop_fdce_C_Q)         0.141     1.923 r  x_cpu_top/CPU/x_cr_had_top/A18545/A8a_reg/Q
                         net (fo=4, routed)           0.249     2.172    x_cpu_top/CPU/x_cr_had_top/A18545/A14a
    SLICE_X54Y167        LUT4 (Prop_lut4_I1_O)        0.045     2.217 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_3/O
                         net (fo=1, routed)           0.099     2.316    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_3_n_0
    SLICE_X54Y167        LUT5 (Prop_lut5_I0_O)        0.045     2.361 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_2/O
                         net (fo=1, routed)           0.059     2.420    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]_0
    SLICE_X54Y167        LUT5 (Prop_lut5_I4_O)        0.045     2.465 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_1/O
                         net (fo=1, routed)           0.616     3.080    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_1_n_0
    SLICE_X54Y188        LUT1 (Prop_lut1_I0_O)        0.044     3.124 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           0.541     3.665    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_1_n_0_hold_fix_1
    SLICE_X54Y167        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.845     3.251    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X54Y167        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/C
                         clock pessimism              0.000     3.251    
                         clock uncertainty            0.035     3.286    
    SLICE_X54Y167        FDRE (Hold_fdre_C_D)         0.003     3.289    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.289    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.298ns (15.619%)  route 1.610ns (84.381%))
  Logic Levels:           3  (LUT1=1 LUT5=2)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.576     1.780    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X48Y167        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y167        FDRE (Prop_fdre_C_Q)         0.164     1.944 r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[24]/Q
                         net (fo=3, routed)           0.330     2.274    x_cpu_top/CPU/x_cr_had_top/A18545/A80[24]
    SLICE_X55Y168        LUT5 (Prop_lut5_I1_O)        0.045     2.319 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[24]_i_2/O
                         net (fo=1, routed)           0.220     2.539    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]_0
    SLICE_X55Y168        LUT5 (Prop_lut5_I4_O)        0.045     2.584 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[24]_i_1/O
                         net (fo=1, routed)           0.562     3.146    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[24]_i_1_n_0
    SLICE_X54Y186        LUT1 (Prop_lut1_I0_O)        0.044     3.190 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[24]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           0.499     3.688    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[24]_i_1_n_0_hold_fix_1
    SLICE_X55Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.844     3.250    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X55Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/C
                         clock pessimism              0.000     3.250    
                         clock uncertainty            0.035     3.285    
    SLICE_X55Y168        FDRE (Hold_fdre_C_D)         0.004     3.289    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.289    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.253ns (13.371%)  route 1.639ns (86.629%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.249ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.584     1.788    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X46Y136        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDRE (Prop_fdre_C_Q)         0.164     1.952 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[12]/Q
                         net (fo=3, routed)           0.507     2.459    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[31]_0[12]
    SLICE_X46Y169        LUT5 (Prop_lut5_I1_O)        0.045     2.504 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_1/O
                         net (fo=1, routed)           0.540     3.045    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[4]
    SLICE_X62Y169        LUT1 (Prop_lut1_I0_O)        0.044     3.089 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[4]_hold_fix/O
                         net (fo=1, routed)           0.592     3.680    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[4]_hold_fix_1_alias
    SLICE_X46Y169        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.843     3.249    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X46Y169        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
                         clock pessimism              0.000     3.249    
                         clock uncertainty            0.035     3.284    
    SLICE_X46Y169        FDRE (Hold_fdre_C_D)        -0.022     3.262    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A85_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.276ns (13.279%)  route 1.802ns (86.721%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.582     1.786    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X49Y155        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A85_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDCE (Prop_fdce_C_Q)         0.141     1.927 r  x_cpu_top/CPU/x_cr_had_top/A18545/A85_reg/Q
                         net (fo=6, routed)           0.596     2.523    x_cpu_top/CPU/x_cr_had_top/A18545/p_7_in[0]
    SLICE_X49Y160        LUT6 (Prop_lut6_I2_O)        0.045     2.568 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_4/O
                         net (fo=1, routed)           0.615     3.183    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_4_n_0
    SLICE_X49Y166        LUT6 (Prop_lut6_I5_O)        0.045     3.228 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_2/O
                         net (fo=1, routed)           0.592     3.820    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]_0
    SLICE_X43Y168        LUT5 (Prop_lut5_I0_O)        0.045     3.865 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[8]_i_1/O
                         net (fo=1, routed)           0.000     3.865    x_cpu_top/CPU/x_cr_had_top/A15d/A56[8]
    SLICE_X43Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.845     3.251    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X43Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/C
                         clock pessimism              0.000     3.251    
                         clock uncertainty            0.035     3.286    
    SLICE_X43Y168        FDRE (Hold_fdre_C_D)         0.091     3.377    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.377    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.319ns (15.819%)  route 1.698ns (84.181%))
  Logic Levels:           4  (LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.578     1.782    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X50Y163        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y163        FDRE (Prop_fdre_C_Q)         0.141     1.923 r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[5]/Q
                         net (fo=3, routed)           0.209     2.132    x_cpu_top/CPU/x_cr_had_top/A18545/A80[5]
    SLICE_X48Y162        LUT6 (Prop_lut6_I2_O)        0.045     2.177 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_4/O
                         net (fo=1, routed)           0.089     2.266    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_4_n_0
    SLICE_X48Y162        LUT6 (Prop_lut6_I5_O)        0.045     2.311 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_2/O
                         net (fo=1, routed)           0.360     2.670    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]_0
    SLICE_X49Y171        LUT5 (Prop_lut5_I0_O)        0.045     2.715 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[5]_i_1/O
                         net (fo=1, routed)           0.504     3.220    x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]
    SLICE_X40Y171        LUT1 (Prop_lut1_I0_O)        0.043     3.263 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]_hold_fix/O
                         net (fo=1, routed)           0.536     3.799    x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]_hold_fix_1
    SLICE_X49Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.841     3.247    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X49Y171        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.035     3.282    
    SLICE_X49Y171        FDRE (Hold_fdre_C_D)        -0.002     3.280    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.280    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861b_reg/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.320ns (15.860%)  route 1.698ns (84.140%))
  Logic Levels:           4  (LUT1=1 LUT6=3)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.573     1.777    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X47Y170        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y170        FDRE (Prop_fdre_C_Q)         0.141     1.918 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861b_reg/Q
                         net (fo=1, routed)           0.212     2.131    x_cpu_top/CPU/x_cr_had_top/A18545/data7[27]
    SLICE_X47Y170        LUT6 (Prop_lut6_I1_O)        0.045     2.176 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_4/O
                         net (fo=1, routed)           0.082     2.257    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_4_n_0
    SLICE_X47Y170        LUT6 (Prop_lut6_I0_O)        0.045     2.302 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_3/O
                         net (fo=1, routed)           0.235     2.538    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_3_n_0
    SLICE_X46Y170        LUT6 (Prop_lut6_I5_O)        0.045     2.583 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_1/O
                         net (fo=1, routed)           0.635     3.218    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[6]
    SLICE_X47Y189        LUT1 (Prop_lut1_I0_O)        0.044     3.262 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[6]_hold_fix/O
                         net (fo=1, routed)           0.533     3.795    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[6]_hold_fix_1_alias
    SLICE_X46Y170        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.842     3.248    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X46Y170        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty            0.035     3.283    
    SLICE_X46Y170        FDRE (Hold_fdre_C_D)        -0.008     3.275    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.275    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.275ns (13.348%)  route 1.785ns (86.652%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.577     1.781    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X50Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y166        FDRE (Prop_fdre_C_Q)         0.141     1.922 r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[19]/Q
                         net (fo=3, routed)           0.330     2.253    x_cpu_top/CPU/x_cr_had_top/A18545/A80[19]
    SLICE_X55Y166        LUT6 (Prop_lut6_I1_O)        0.045     2.298 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_2/O
                         net (fo=1, routed)           0.301     2.598    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]_0
    SLICE_X54Y166        LUT5 (Prop_lut5_I4_O)        0.045     2.643 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[19]_i_1/O
                         net (fo=1, routed)           0.487     3.131    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[19]_i_1_n_0
    SLICE_X45Y166        LUT1 (Prop_lut1_I0_O)        0.044     3.175 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[19]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           0.667     3.842    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[19]_i_1_n_0_hold_fix_1
    SLICE_X54Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.846     3.252    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X54Y166        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/C
                         clock pessimism              0.000     3.252    
                         clock uncertainty            0.035     3.287    
    SLICE_X54Y166        FDRE (Hold_fdre_C_D)         0.004     3.291    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.323ns (15.741%)  route 1.729ns (84.259%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.578     1.782    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X47Y163        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDRE (Prop_fdre_C_Q)         0.141     1.923 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[11]/Q
                         net (fo=3, routed)           0.161     2.084    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[11]
    SLICE_X46Y164        LUT4 (Prop_lut4_I3_O)        0.045     2.129 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_4/O
                         net (fo=1, routed)           0.166     2.295    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_4_n_0
    SLICE_X46Y166        LUT5 (Prop_lut5_I4_O)        0.045     2.340 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_3/O
                         net (fo=1, routed)           0.221     2.561    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_3_n_0
    SLICE_X46Y168        LUT6 (Prop_lut6_I2_O)        0.045     2.606 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_1/O
                         net (fo=1, routed)           0.589     3.194    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[3]
    SLICE_X46Y189        LUT1 (Prop_lut1_I0_O)        0.047     3.241 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[3]_hold_fix/O
                         net (fo=1, routed)           0.593     3.834    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[3]_hold_fix_1_alias
    SLICE_X46Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.844     3.250    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X46Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
                         clock pessimism              0.000     3.250    
                         clock uncertainty            0.035     3.285    
    SLICE_X46Y168        FDRE (Hold_fdre_C_D)        -0.015     3.270    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.834    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.335ns (15.749%)  route 1.792ns (84.251%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.578     1.782    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X46Y165        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y165        FDRE (Prop_fdre_C_Q)         0.148     1.930 r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[9]/Q
                         net (fo=3, routed)           0.406     2.336    x_cpu_top/CPU/x_cr_had_top/A18545/A81[9]
    SLICE_X46Y165        LUT6 (Prop_lut6_I2_O)        0.098     2.434 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_2/O
                         net (fo=1, routed)           0.354     2.788    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]_0
    SLICE_X43Y168        LUT5 (Prop_lut5_I0_O)        0.045     2.833 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[9]_i_1/O
                         net (fo=1, routed)           0.511     3.344    x_cpu_top/CPU/x_cr_had_top/A15d/A56[9]
    SLICE_X36Y168        LUT1 (Prop_lut1_I0_O)        0.044     3.388 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[9]_hold_fix/O
                         net (fo=1, routed)           0.522     3.909    x_cpu_top/CPU/x_cr_had_top/A15d/A56[9]_hold_fix_1
    SLICE_X43Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.845     3.251    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X43Y168        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/C
                         clock pessimism              0.000     3.251    
                         clock uncertainty            0.035     3.286    
    SLICE_X43Y168        FDRE (Hold_fdre_C_D)         0.000     3.286    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.909    
  -------------------------------------------------------------------
                         slack                                  0.624    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EHS
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack       27.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.799ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.373ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/cntr_grup_reg[4]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        22.216ns  (logic 0.642ns (2.890%)  route 21.574ns (97.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 55.613 - 50.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656     5.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518     6.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218     9.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124     9.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      18.356    28.174    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X64Y181        FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/cntr_grup_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.521    55.613    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/POUT_EHS_OBUF_BUFG
    SLICE_X64Y181        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/cntr_grup_reg[4]/C
                         clock pessimism              0.288    55.901    
                         clock uncertainty           -0.035    55.866    
    SLICE_X64Y181        FDCE (Recov_fdce_C_CLR)     -0.319    55.547    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/cntr_grup_reg[4]
  -------------------------------------------------------------------
                         required time                         55.547    
                         arrival time                         -28.174    
  -------------------------------------------------------------------
                         slack                                 27.373    

Slack (MET) :             27.373ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/cntr_grup_reg[5]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        22.216ns  (logic 0.642ns (2.890%)  route 21.574ns (97.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 55.613 - 50.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656     5.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518     6.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218     9.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124     9.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      18.356    28.174    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X64Y181        FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/cntr_grup_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.521    55.613    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/POUT_EHS_OBUF_BUFG
    SLICE_X64Y181        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/cntr_grup_reg[5]/C
                         clock pessimism              0.288    55.901    
                         clock uncertainty           -0.035    55.866    
    SLICE_X64Y181        FDCE (Recov_fdce_C_CLR)     -0.319    55.547    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/cntr_grup_reg[5]
  -------------------------------------------------------------------
                         required time                         55.547    
                         arrival time                         -28.174    
  -------------------------------------------------------------------
                         slack                                 27.373    

Slack (MET) :             27.424ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[0]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        22.167ns  (logic 0.642ns (2.896%)  route 21.525ns (97.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 55.615 - 50.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656     5.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518     6.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218     9.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124     9.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      18.307    28.125    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X64Y182        FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.523    55.615    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/POUT_EHS_OBUF_BUFG
    SLICE_X64Y182        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[0]/C
                         clock pessimism              0.288    55.903    
                         clock uncertainty           -0.035    55.868    
    SLICE_X64Y182        FDCE (Recov_fdce_C_CLR)     -0.319    55.549    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[0]
  -------------------------------------------------------------------
                         required time                         55.549    
                         arrival time                         -28.125    
  -------------------------------------------------------------------
                         slack                                 27.424    

Slack (MET) :             27.571ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[10]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        21.939ns  (logic 0.642ns (2.926%)  route 21.297ns (97.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 55.619 - 50.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656     5.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518     6.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218     9.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124     9.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      18.078    27.896    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y186        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.527    55.619    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X63Y186        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[10]/C
                         clock pessimism              0.288    55.907    
                         clock uncertainty           -0.035    55.872    
    SLICE_X63Y186        FDCE (Recov_fdce_C_CLR)     -0.405    55.467    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[10]
  -------------------------------------------------------------------
                         required time                         55.467    
                         arrival time                         -27.896    
  -------------------------------------------------------------------
                         slack                                 27.571    

Slack (MET) :             27.628ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[1]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        21.879ns  (logic 0.642ns (2.934%)  route 21.237ns (97.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 55.616 - 50.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656     5.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518     6.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218     9.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124     9.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      18.019    27.836    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X65Y183        FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.524    55.616    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/POUT_EHS_OBUF_BUFG
    SLICE_X65Y183        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[1]/C
                         clock pessimism              0.288    55.904    
                         clock uncertainty           -0.035    55.869    
    SLICE_X65Y183        FDCE (Recov_fdce_C_CLR)     -0.405    55.464    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[1]
  -------------------------------------------------------------------
                         required time                         55.464    
                         arrival time                         -27.836    
  -------------------------------------------------------------------
                         slack                                 27.628    

Slack (MET) :             27.628ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[2]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        21.879ns  (logic 0.642ns (2.934%)  route 21.237ns (97.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 55.616 - 50.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656     5.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518     6.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218     9.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124     9.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      18.019    27.836    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X65Y183        FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.524    55.616    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/POUT_EHS_OBUF_BUFG
    SLICE_X65Y183        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[2]/C
                         clock pessimism              0.288    55.904    
                         clock uncertainty           -0.035    55.869    
    SLICE_X65Y183        FDCE (Recov_fdce_C_CLR)     -0.405    55.464    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[2]
  -------------------------------------------------------------------
                         required time                         55.464    
                         arrival time                         -27.836    
  -------------------------------------------------------------------
                         slack                                 27.628    

Slack (MET) :             27.628ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[3]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        21.879ns  (logic 0.642ns (2.934%)  route 21.237ns (97.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 55.616 - 50.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656     5.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518     6.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218     9.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124     9.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      18.019    27.836    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X65Y183        FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.524    55.616    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/POUT_EHS_OBUF_BUFG
    SLICE_X65Y183        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[3]/C
                         clock pessimism              0.288    55.904    
                         clock uncertainty           -0.035    55.869    
    SLICE_X65Y183        FDCE (Recov_fdce_C_CLR)     -0.405    55.464    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup_reg[3]
  -------------------------------------------------------------------
                         required time                         55.464    
                         arrival time                         -27.836    
  -------------------------------------------------------------------
                         slack                                 27.628    

Slack (MET) :             27.657ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[0]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        21.939ns  (logic 0.642ns (2.926%)  route 21.297ns (97.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 55.619 - 50.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656     5.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518     6.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218     9.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124     9.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      18.078    27.896    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X62Y186        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.527    55.619    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X62Y186        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[0]/C
                         clock pessimism              0.288    55.907    
                         clock uncertainty           -0.035    55.872    
    SLICE_X62Y186        FDCE (Recov_fdce_C_CLR)     -0.319    55.553    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[0]
  -------------------------------------------------------------------
                         required time                         55.553    
                         arrival time                         -27.896    
  -------------------------------------------------------------------
                         slack                                 27.657    

Slack (MET) :             27.710ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[3]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        21.802ns  (logic 0.642ns (2.945%)  route 21.160ns (97.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 55.621 - 50.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656     5.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518     6.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218     9.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124     9.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      17.942    27.759    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_0
    SLICE_X65Y190        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.529    55.621    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X65Y190        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[3]/C
                         clock pessimism              0.288    55.909    
                         clock uncertainty           -0.035    55.874    
    SLICE_X65Y190        FDCE (Recov_fdce_C_CLR)     -0.405    55.469    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[3]
  -------------------------------------------------------------------
                         required time                         55.469    
                         arrival time                         -27.759    
  -------------------------------------------------------------------
                         slack                                 27.710    

Slack (MET) :             27.710ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[6]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        21.802ns  (logic 0.642ns (2.945%)  route 21.160ns (97.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 55.621 - 50.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656     5.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518     6.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218     9.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124     9.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      17.942    27.759    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_0
    SLICE_X65Y190        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.529    55.621    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X65Y190        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[6]/C
                         clock pessimism              0.288    55.909    
                         clock uncertainty           -0.035    55.874    
    SLICE_X65Y190        FDCE (Recov_fdce_C_CLR)     -0.405    55.469    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[6]
  -------------------------------------------------------------------
                         required time                         55.469    
                         arrival time                         -27.759    
  -------------------------------------------------------------------
                         slack                                 27.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10b_reg/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.209ns (11.632%)  route 1.588ns (88.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.214     3.582    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg_0
    SLICE_X20Y171        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10b_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.880     2.354    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/POUT_EHS_OBUF_BUFG
    SLICE_X20Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10b_reg/C
                         clock pessimism             -0.504     1.850    
    SLICE_X20Y171        FDCE (Remov_fdce_C_CLR)     -0.067     1.783    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10b_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.209ns (11.632%)  route 1.588ns (88.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.214     3.582    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg_0
    SLICE_X20Y171        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.880     2.354    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/POUT_EHS_OBUF_BUFG
    SLICE_X20Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg/C
                         clock pessimism             -0.504     1.850    
    SLICE_X20Y171        FDCE (Remov_fdce_C_CLR)     -0.067     1.783    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10b_reg/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.209ns (11.632%)  route 1.588ns (88.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.214     3.582    x_cpu_top/CPU/x_cr_had_top/A15d/A74/A18597_reg_0
    SLICE_X20Y171        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10b_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.880     2.354    x_cpu_top/CPU/x_cr_had_top/A15d/A74/POUT_EHS_OBUF_BUFG
    SLICE_X20Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10b_reg/C
                         clock pessimism             -0.504     1.850    
    SLICE_X20Y171        FDCE (Remov_fdce_C_CLR)     -0.067     1.783    x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10b_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A74/A18597_reg/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.209ns (11.632%)  route 1.588ns (88.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.214     3.582    x_cpu_top/CPU/x_cr_had_top/A15d/A74/A18597_reg_0
    SLICE_X20Y171        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A18597_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.880     2.354    x_cpu_top/CPU/x_cr_had_top/A15d/A74/POUT_EHS_OBUF_BUFG
    SLICE_X20Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A18597_reg/C
                         clock pessimism             -0.504     1.850    
    SLICE_X20Y171        FDCE (Remov_fdce_C_CLR)     -0.067     1.783    x_cpu_top/CPU/x_cr_had_top/A15d/A74/A18597_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.824ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_meie_reg/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.209ns (11.632%)  route 1.588ns (88.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.214     3.582    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/mtval_value_reg[0]_0
    SLICE_X21Y171        FDCE                                         f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_meie_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.880     2.354    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/POUT_EHS_OBUF_BUFG
    SLICE_X21Y171        FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_meie_reg/C
                         clock pessimism             -0.504     1.850    
    SLICE_X21Y171        FDCE (Remov_fdce_C_CLR)     -0.092     1.758    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_meie_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.824ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.209ns (11.632%)  route 1.588ns (88.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.214     3.582    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_2
    SLICE_X21Y171        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.880     2.354    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X21Y171        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/C
                         clock pessimism             -0.504     1.850    
    SLICE_X21Y171        FDCE (Remov_fdce_C_CLR)     -0.092     1.758    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.858ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_mtvt_reg[21]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.209ns (11.409%)  route 1.623ns (88.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.250     3.617    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/mtval_value_reg[0]_0
    SLICE_X23Y170        FDCE                                         f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_mtvt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.881     2.355    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/POUT_EHS_OBUF_BUFG
    SLICE_X23Y170        FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_mtvt_reg[21]/C
                         clock pessimism             -0.504     1.851    
    SLICE_X23Y170        FDCE (Remov_fdce_C_CLR)     -0.092     1.759    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_mtvt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.904ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_base_reg[21]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.209ns (10.977%)  route 1.695ns (89.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.322     3.689    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/mtval_value_reg[0]_0
    SLICE_X22Y169        FDCE                                         f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_base_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.882     2.356    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/POUT_EHS_OBUF_BUFG
    SLICE_X22Y169        FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_base_reg[21]/C
                         clock pessimism             -0.504     1.852    
    SLICE_X22Y169        FDCE (Remov_fdce_C_CLR)     -0.067     1.785    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_base_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.904ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_base_reg[22]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.209ns (10.977%)  route 1.695ns (89.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.322     3.689    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/mtval_value_reg[0]_0
    SLICE_X22Y169        FDCE                                         f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_base_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.882     2.356    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/POUT_EHS_OBUF_BUFG
    SLICE_X22Y169        FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_base_reg[22]/C
                         clock pessimism             -0.504     1.852    
    SLICE_X22Y169        FDCE (Remov_fdce_C_CLR)     -0.067     1.785    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_base_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.929ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_mtvt_reg[24]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.209ns (10.977%)  route 1.695ns (89.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.322     3.689    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/mtval_value_reg[0]_0
    SLICE_X23Y169        FDCE                                         f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_mtvt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.882     2.356    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/POUT_EHS_OBUF_BUFG
    SLICE_X23Y169        FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_mtvt_reg[24]/C
                         clock pessimism             -0.504     1.852    
    SLICE_X23Y169        FDCE (Remov_fdce_C_CLR)     -0.092     1.760    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/nt_mtvt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  1.929    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EHS
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack       41.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.746ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.506ns  (logic 0.642ns (7.548%)  route 7.864ns (92.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 1006.605 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 955.957 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656   955.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518   956.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218   959.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124   959.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       4.645   964.463    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X2Y168         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.712  1006.605    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y168         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/C
                         clock pessimism              0.000  1006.605    
                         clock uncertainty           -0.035  1006.570    
    SLICE_X2Y168         FDCE (Recov_fdce_C_CLR)     -0.361  1006.209    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]
  -------------------------------------------------------------------
                         required time                       1006.209    
                         arrival time                        -964.463    
  -------------------------------------------------------------------
                         slack                                 41.746    

Slack (MET) :             41.788ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.506ns  (logic 0.642ns (7.548%)  route 7.864ns (92.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 1006.605 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 955.957 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656   955.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518   956.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218   959.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124   959.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       4.645   964.463    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X2Y168         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.712  1006.605    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y168         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
                         clock pessimism              0.000  1006.605    
                         clock uncertainty           -0.035  1006.570    
    SLICE_X2Y168         FDCE (Recov_fdce_C_CLR)     -0.319  1006.251    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]
  -------------------------------------------------------------------
                         required time                       1006.251    
                         arrival time                        -964.463    
  -------------------------------------------------------------------
                         slack                                 41.788    

Slack (MET) :             41.788ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.506ns  (logic 0.642ns (7.548%)  route 7.864ns (92.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 1006.605 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 955.957 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656   955.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518   956.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218   959.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124   959.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       4.645   964.463    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X2Y168         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.712  1006.605    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y168         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
                         clock pessimism              0.000  1006.605    
                         clock uncertainty           -0.035  1006.570    
    SLICE_X2Y168         FDCE (Recov_fdce_C_CLR)     -0.319  1006.251    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]
  -------------------------------------------------------------------
                         required time                       1006.251    
                         arrival time                        -964.463    
  -------------------------------------------------------------------
                         slack                                 41.788    

Slack (MET) :             41.890ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/PRE
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.364ns  (logic 0.642ns (7.676%)  route 7.722ns (92.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.607ns = ( 1006.607 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 955.957 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656   955.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518   956.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218   959.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124   959.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       4.503   964.321    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X2Y167         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.714  1006.607    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y167         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/C
                         clock pessimism              0.000  1006.607    
                         clock uncertainty           -0.035  1006.572    
    SLICE_X2Y167         FDPE (Recov_fdpe_C_PRE)     -0.361  1006.211    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]
  -------------------------------------------------------------------
                         required time                       1006.211    
                         arrival time                        -964.321    
  -------------------------------------------------------------------
                         slack                                 41.890    

Slack (MET) :             41.932ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.364ns  (logic 0.642ns (7.676%)  route 7.722ns (92.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.607ns = ( 1006.607 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 955.957 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656   955.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518   956.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218   959.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124   959.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       4.503   964.321    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X2Y167         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.714  1006.607    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y167         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                         clock pessimism              0.000  1006.607    
                         clock uncertainty           -0.035  1006.572    
    SLICE_X2Y167         FDCE (Recov_fdce_C_CLR)     -0.319  1006.253    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]
  -------------------------------------------------------------------
                         required time                       1006.253    
                         arrival time                        -964.321    
  -------------------------------------------------------------------
                         slack                                 41.932    

Slack (MET) :             41.994ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.136ns  (logic 0.642ns (7.891%)  route 7.494ns (92.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 1006.527 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 955.957 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656   955.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518   956.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218   959.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124   959.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       4.275   964.093    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg_0
    SLICE_X9Y167         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.634  1006.527    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y167         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
                         clock pessimism              0.000  1006.527    
                         clock uncertainty           -0.035  1006.492    
    SLICE_X9Y167         FDCE (Recov_fdce_C_CLR)     -0.405  1006.087    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg
  -------------------------------------------------------------------
                         required time                       1006.087    
                         arrival time                        -964.093    
  -------------------------------------------------------------------
                         slack                                 41.994    

Slack (MET) :             41.994ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.136ns  (logic 0.642ns (7.891%)  route 7.494ns (92.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 1006.527 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 955.957 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656   955.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518   956.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218   959.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124   959.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       4.275   964.093    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A18597_reg_0
    SLICE_X9Y167         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.634  1006.527    x_cpu_top/CPU/x_cr_had_top/A15d/A75/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y167         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
                         clock pessimism              0.000  1006.527    
                         clock uncertainty           -0.035  1006.492    
    SLICE_X9Y167         FDCE (Recov_fdce_C_CLR)     -0.405  1006.087    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg
  -------------------------------------------------------------------
                         required time                       1006.087    
                         arrival time                        -964.093    
  -------------------------------------------------------------------
                         slack                                 41.994    

Slack (MET) :             42.042ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/PRE
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.212ns  (logic 0.642ns (7.818%)  route 7.570ns (92.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.608ns = ( 1006.608 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 955.957 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656   955.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518   956.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218   959.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124   959.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       4.352   964.169    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X2Y166         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.715  1006.608    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y166         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/C
                         clock pessimism              0.000  1006.608    
                         clock uncertainty           -0.035  1006.573    
    SLICE_X2Y166         FDPE (Recov_fdpe_C_PRE)     -0.361  1006.212    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]
  -------------------------------------------------------------------
                         required time                       1006.212    
                         arrival time                        -964.169    
  -------------------------------------------------------------------
                         slack                                 42.042    

Slack (MET) :             42.084ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.212ns  (logic 0.642ns (7.818%)  route 7.570ns (92.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.608ns = ( 1006.608 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 955.957 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656   955.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518   956.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218   959.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124   959.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       4.352   964.169    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X2Y166         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.715  1006.608    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y166         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
                         clock pessimism              0.000  1006.608    
                         clock uncertainty           -0.035  1006.573    
    SLICE_X2Y166         FDCE (Recov_fdce_C_CLR)     -0.319  1006.254    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]
  -------------------------------------------------------------------
                         required time                       1006.254    
                         arrival time                        -964.169    
  -------------------------------------------------------------------
                         slack                                 42.084    

Slack (MET) :             42.291ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        7.916ns  (logic 0.642ns (8.111%)  route 7.274ns (91.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 1006.604 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.957ns = ( 955.957 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       1.656   955.957    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.518   956.475 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          3.218   959.694    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.124   959.818 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       4.055   963.873    x_cpu_top/CPU/x_cr_had_top/A15d/A74/A18597_reg_0
    SLICE_X7Y168         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.357  1004.802    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.893 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.711  1006.604    x_cpu_top/CPU/x_cr_had_top/A15d/A74/padmux_cpu_jtg_tclk_BUFG
    SLICE_X7Y168         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/C
                         clock pessimism              0.000  1006.604    
                         clock uncertainty           -0.035  1006.569    
    SLICE_X7Y168         FDCE (Recov_fdce_C_CLR)     -0.405  1006.164    x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg
  -------------------------------------------------------------------
                         required time                       1006.164    
                         arrival time                        -963.873    
  -------------------------------------------------------------------
                         slack                                 42.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK fall@500.000ns - EHS rise@500.000ns)
  Data Path Delay:        2.364ns  (logic 0.209ns (8.841%)  route 2.155ns (91.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns = ( 503.294 - 500.000 ) 
    Source Clock Delay      (SCD):    1.785ns = ( 501.785 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      500.000   500.000 r  
    B17                                               0.000   500.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   500.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243   500.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936   501.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   501.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581   501.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164   501.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373   503.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045   503.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.782   504.149    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X16Y165        FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK fall edge)
                                                    500.000   500.000 f  
    AA15                                              0.000   500.000 f  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472   500.472 f  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904   502.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   502.405 f  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.890   503.294    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X16Y165        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   503.294    
                         clock uncertainty            0.035   503.330    
    SLICE_X16Y165        FDPE (Remov_fdpe_C_PRE)     -0.067   503.263    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg
  -------------------------------------------------------------------
                         required time                       -503.263    
                         arrival time                         504.149    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.209ns (8.474%)  route 2.257ns (91.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.884     4.252    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X8Y165         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.296    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y165         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                         clock pessimism              0.000     3.296    
                         clock uncertainty            0.035     3.331    
    SLICE_X8Y165         FDCE (Remov_fdce_C_CLR)     -0.067     3.264    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.264    
                         arrival time                           4.252    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.209ns (8.474%)  route 2.257ns (91.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.884     4.252    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X8Y165         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.296    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y165         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/C
                         clock pessimism              0.000     3.296    
                         clock uncertainty            0.035     3.331    
    SLICE_X8Y165         FDCE (Remov_fdce_C_CLR)     -0.067     3.264    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.264    
                         arrival time                           4.252    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.209ns (8.474%)  route 2.257ns (91.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.884     4.252    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X8Y165         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.296    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y165         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/C
                         clock pessimism              0.000     3.296    
                         clock uncertainty            0.035     3.331    
    SLICE_X8Y165         FDCE (Remov_fdce_C_CLR)     -0.067     3.264    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.264    
                         arrival time                           4.252    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.866ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.209ns (6.247%)  route 3.137ns (93.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       1.763     5.131    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X7Y165         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.920     3.325    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X7Y165         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
                         clock pessimism              0.000     3.325    
                         clock uncertainty            0.035     3.360    
    SLICE_X7Y165         FDPE (Remov_fdpe_C_PRE)     -0.095     3.265    x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           5.131    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.891ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.209ns (6.201%)  route 3.161ns (93.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       1.788     5.156    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X8Y164         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.297    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                         clock pessimism              0.000     3.297    
                         clock uncertainty            0.035     3.332    
    SLICE_X8Y164         FDCE (Remov_fdce_C_CLR)     -0.067     3.265    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           5.156    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.895ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.209ns (6.201%)  route 3.161ns (93.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       1.788     5.156    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X8Y164         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.297    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y164         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
                         clock pessimism              0.000     3.297    
                         clock uncertainty            0.035     3.332    
    SLICE_X8Y164         FDPE (Remov_fdpe_C_PRE)     -0.071     3.261    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           5.156    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.916ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.209ns (6.201%)  route 3.161ns (93.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       1.788     5.156    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X9Y164         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.297    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
                         clock pessimism              0.000     3.297    
                         clock uncertainty            0.035     3.332    
    SLICE_X9Y164         FDCE (Remov_fdce_C_CLR)     -0.092     3.240    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           5.156    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.916ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.209ns (6.201%)  route 3.161ns (93.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       1.788     5.156    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X9Y164         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.297    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism              0.000     3.297    
                         clock uncertainty            0.035     3.332    
    SLICE_X9Y164         FDCE (Remov_fdce_C_CLR)     -0.092     3.240    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           5.156    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.916ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.209ns (6.201%)  route 3.161ns (93.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=70486, routed)       0.581     1.785    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X56Y196        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDCE (Prop_fdce_C_Q)         0.164     1.949 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          1.373     3.323    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X20Y171        LUT2 (Prop_lut2_I0_O)        0.045     3.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       1.788     5.156    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X9Y164         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.376    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.405 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.297    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y164         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                         clock pessimism              0.000     3.297    
                         clock uncertainty            0.035     3.332    
    SLICE_X9Y164         FDCE (Remov_fdce_C_CLR)     -0.092     3.240    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           5.156    
  -------------------------------------------------------------------
                         slack                                  1.916    





