
*** Running vivado
    with args -log cpu_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  9 10:30:44 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source cpu_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 514.504 ; gain = 199.168
Command: synth_design -top cpu_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26744
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 971.664 ; gain = 453.195
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'diff_imag', assumed default net type 'wire' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/fft_2_point.v:35]
INFO: [Synth 8-11241] undeclared symbol 'reg_data1', assumed default net type 'wire' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:45]
INFO: [Synth 8-11241] undeclared symbol 'reg_data2', assumed default net type 'wire' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:46]
INFO: [Synth 8-11241] undeclared symbol 'r1', assumed default net type 'wire' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:108]
INFO: [Synth 8-11241] undeclared symbol 'r2', assumed default net type 'wire' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:109]
INFO: [Synth 8-11241] undeclared symbol 'dat_out', assumed default net type 'wire' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:110]
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/alu.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'r2' does not match port width (19) of module 'alu' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:45]
WARNING: [Synth 8-689] width (1) of port connection 'r3' does not match port width (19) of module 'alu' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:46]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/instruction_memory.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'pc' does not match port width (5) of module 'instruction_memory' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:55]
WARNING: [Synth 8-7071] port 'clk' of module 'instruction_memory' is unconnected for instance 'item' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:54]
WARNING: [Synth 8-7071] port 'reset' of module 'instruction_memory' is unconnected for instance 'item' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:54]
WARNING: [Synth 8-7071] port 'r1' of module 'instruction_memory' is unconnected for instance 'item' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:54]
WARNING: [Synth 8-7071] port 'r2' of module 'instruction_memory' is unconnected for instance 'item' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:54]
WARNING: [Synth 8-7071] port 'updated_pc' of module 'instruction_memory' is unconnected for instance 'item' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:54]
WARNING: [Synth 8-7023] instance 'item' of module 'instruction_memory' has 7 connections declared, but only 2 given [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:54]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'reg_data1' does not match port width (19) of module 'reg_file' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'reg_data2' does not match port width (19) of module 'reg_file' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:73]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-7071] port 'clk' of module 'control_unit' is unconnected for instance 'ctrl' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:77]
WARNING: [Synth 8-7023] instance 'ctrl' of module 'control_unit' has 6 connections declared, but only 5 given [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:77]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/data_memory.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'data_in' does not match port width (19) of module 'data_memory' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:89]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'custom_instructions' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/custom_instructions.v:23]
INFO: [Synth 8-6157] synthesizing module 'fft_2_point' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/fft_2_point.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fft_2_point' (0#1) [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/fft_2_point.v:23]
WARNING: [Synth 8-151] case item 2'b10 is unreachable [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/custom_instructions.v:69]
INFO: [Synth 8-6155] done synthesizing module 'custom_instructions' (0#1) [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/custom_instructions.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'instruction' does not match port width (2) of module 'custom_instructions' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:107]
WARNING: [Synth 8-689] width (1) of port connection 'r1' does not match port width (8) of module 'custom_instructions' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:108]
WARNING: [Synth 8-689] width (1) of port connection 'r2' does not match port width (8) of module 'custom_instructions' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:109]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (19) of module 'custom_instructions' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:110]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (0#1) [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:23]
WARNING: [Synth 8-7137] Register stack_reg in module instruction_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'stack_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "stack_reg" dissolved into registers
WARNING: [Synth 8-7137] Register register_reg[1] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[2] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[3] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[4] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[5] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[6] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[7] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[8] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[9] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[10] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[11] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[12] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[13] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[14] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[15] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[16] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[17] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[18] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[19] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[20] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[21] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[22] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[23] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[24] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[25] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[26] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[27] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[28] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[29] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[30] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-7137] Register register_reg[31] in module reg_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/reg_file.v:36]
WARNING: [Synth 8-3848] Net r1 in module/entity cpu_top does not have driver. [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:108]
WARNING: [Synth 8-3848] Net r2 in module/entity cpu_top does not have driver. [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:109]
WARNING: [Synth 8-7129] Port addr[18] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[18] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[17] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[16] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[8] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[7] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[6] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[5] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[4] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[3] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[2] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[1] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[2] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[1] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[0] in module alu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1285.605 ; gain = 767.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1285.605 ; gain = 767.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1285.605 ; gain = 767.137
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a200tfbg676-2 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:02:19 . Memory (MB): peak = 1481.977 ; gain = 963.508
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 3     
	   3 Input   20 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 1     
	   2 Input     19 Bit         XORs := 8     
+---Registers : 
	               19 Bit    Registers := 293   
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              608 Bit	(32 X 19 bit)          RAMs := 1     
+---Muxes : 
	   3 Input   19 Bit        Muxes := 257   
	   2 Input   19 Bit        Muxes := 265   
	   4 Input   19 Bit        Muxes := 6     
	   6 Input   19 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 255   
	   4 Input   16 Bit        Muxes := 127   
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 256   
	   2 Input    1 Bit        Muxes := 558   
	   4 Input    1 Bit        Muxes := 245   
	   8 Input    1 Bit        Muxes := 207   
	   7 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP r10, operation Mode is: A*B.
DSP Report: operator r10 is absorbed into DSP r10.
DSP Report: operator r10 is absorbed into DSP r10.
WARNING: [Synth 8-6014] Unused sequential element data_instance/memory_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:04:06 . Memory (MB): peak = 1505.895 ; gain = 987.426
---------------------------------------------------------------------------------
 Sort Area is cpu_top__GC0 r10_0 : 0 0 : 2916 2916 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:04:08 . Memory (MB): peak = 1505.895 ; gain = 987.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:04:08 . Memory (MB): peak = 1505.895 ; gain = 987.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:04:16 . Memory (MB): peak = 1505.895 ; gain = 987.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:04:16 . Memory (MB): peak = 1505.895 ; gain = 987.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:04:16 . Memory (MB): peak = 1505.895 ; gain = 987.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:04:16 . Memory (MB): peak = 1505.895 ; gain = 987.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:04:16 . Memory (MB): peak = 1505.895 ; gain = 987.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:04:16 . Memory (MB): peak = 1505.895 ; gain = 987.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    67|
|3     |LUT1   |     5|
|4     |LUT2   |   202|
|5     |LUT3   |     3|
|6     |LUT4   |     4|
|7     |LUT5   |    21|
|8     |MUXF7  |     1|
|9     |FDCE   |    39|
|10    |FDRE   |     5|
|11    |IBUF   |     2|
|12    |OBUF   |    38|
+------+-------+------+

Report Instance Areas: 
+------+-----------+----------------+------+
|      |Instance   |Module          |Cells |
+------+-----------+----------------+------+
|1     |top        |                |   388|
|2     |  alu_unit |alu             |   223|
|3     |  pc       |program_counter |    30|
|4     |  regfile  |reg_file        |    94|
+------+-----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:04:16 . Memory (MB): peak = 1505.895 ; gain = 987.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 92 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:04:17 . Memory (MB): peak = 1505.895 ; gain = 987.426
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:04:17 . Memory (MB): peak = 1505.895 ; gain = 987.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1517.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1524.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ed55174d
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:04:34 . Memory (MB): peak = 1524.078 ; gain = 1009.574
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1524.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/surya/CPU_19_Bit/CPU_19_Bit.runs/synth_1/cpu_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file cpu_top_utilization_synth.rpt -pb cpu_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 10:35:36 2024...
