
STM32F407xx_Drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000257c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  0800272c  0800272c  0001272c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027f0  080027f0  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  080027f0  080027f0  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  080027f0  080027f0  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027f0  080027f0  000127f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080027f4  080027f4  000127f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  080027f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000050  20000064  0800285c  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000b4  0800285c  000200b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000047e5  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000b60  00000000  00000000  00024879  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000002b8  00000000  00000000  000253e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000260  00000000  00000000  00025698  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003944  00000000  00000000  000258f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00002761  00000000  00000000  0002923c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000cdaf  00000000  00000000  0002b99d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0003874c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001170  00000000  00000000  000387c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000064 	.word	0x20000064
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08002714 	.word	0x08002714

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000068 	.word	0x20000068
 80001ec:	08002714 	.word	0x08002714

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <main>:
uint8_t data[30] = " Testing I2C Master Tx\n";
I2C_Handle_t  I2C_Handler; //global data for I2C ISR
uint8_t TXE_CMPLT = RESET;
uint8_t RXNE_CMPLT = RESET;
uint8_t rxComplt = RESET;
int main() {
 8000290:	b580      	push	{r7, lr}
 8000292:	b09a      	sub	sp, #104	; 0x68
 8000294:	af02      	add	r7, sp, #8

	uint8_t dummy[30]; //dummy buffer
	uint8_t len, commandcode;
	//Define the handle structures
	GPIO_Handle_t GPIO_Button, I2C_GPIO;
	memset(&GPIO_Button, 0, sizeof(GPIO_Button));
 8000296:	f107 0320 	add.w	r3, r7, #32
 800029a:	221c      	movs	r2, #28
 800029c:	2100      	movs	r1, #0
 800029e:	4618      	mov	r0, r3
 80002a0:	f001 fb4c 	bl	800193c <memset>
	memset(&I2C_GPIO, 0, sizeof(GPIO_Button));
 80002a4:	1d3b      	adds	r3, r7, #4
 80002a6:	221c      	movs	r2, #28
 80002a8:	2100      	movs	r1, #0
 80002aa:	4618      	mov	r0, r3
 80002ac:	f001 fb46 	bl	800193c <memset>
	memset(&I2C_Handler, 0, sizeof(GPIO_Button));
 80002b0:	221c      	movs	r2, #28
 80002b2:	2100      	movs	r1, #0
 80002b4:	483e      	ldr	r0, [pc, #248]	; (80003b0 <main+0x120>)
 80002b6:	f001 fb41 	bl	800193c <memset>

	GPIO_ButtonInit(&GPIO_Button);
 80002ba:	f107 0320 	add.w	r3, r7, #32
 80002be:	4618      	mov	r0, r3
 80002c0:	f000 f8b0 	bl	8000424 <GPIO_ButtonInit>
	GPIO_I2CInit(&I2C_GPIO);
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	4618      	mov	r0, r3
 80002c8:	f000 f8ce 	bl	8000468 <GPIO_I2CInit>
	I2C_HandlerInit(&I2C_Handler);
 80002cc:	4838      	ldr	r0, [pc, #224]	; (80003b0 <main+0x120>)
 80002ce:	f000 f8f3 	bl	80004b8 <I2C_HandlerInit>


	//Enable the NVIC table for I2C Event an Error Interrupt
	I2C_IRQITConfig(I2C1_EV_IRQ_NO, ENABLE);
 80002d2:	2101      	movs	r1, #1
 80002d4:	201f      	movs	r0, #31
 80002d6:	f000 fb77 	bl	80009c8 <I2C_IRQITConfig>
	I2C_IRQITConfig(I2C1_ER_IRQ_NO, ENABLE);
 80002da:	2101      	movs	r1, #1
 80002dc:	2020      	movs	r0, #32
 80002de:	f000 fb73 	bl	80009c8 <I2C_IRQITConfig>

	//Enable the I2C Peripheral enable
	I2C_PeripheralEnable(I2C_Handler.pI2Cx, ENABLE);
 80002e2:	4b33      	ldr	r3, [pc, #204]	; (80003b0 <main+0x120>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	2101      	movs	r1, #1
 80002e8:	4618      	mov	r0, r3
 80002ea:	f000 fb39 	bl	8000960 <I2C_PeripheralEnable>

		dummy[len_data] = '\0';
		printf("%s", dummy); //use semi-hosting to print on the terminal instead of ITM (Instrumentation Macrocell) */

		//wait till button is pressed
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_0) );
 80002ee:	bf00      	nop
 80002f0:	2101      	movs	r1, #1
 80002f2:	4830      	ldr	r0, [pc, #192]	; (80003b4 <main+0x124>)
 80002f4:	f001 fae2 	bl	80018bc <GPIO_ReadFromInputPin>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d0f8      	beq.n	80002f0 <main+0x60>

		//to avoid button de-bouncing related issues 200ms of delay
		delay();
 80002fe:	f000 f8fd 	bl	80004fc <delay>

		commandcode = COMMAND_REQUEST;
 8000302:	2351      	movs	r3, #81	; 0x51
 8000304:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e


		while(I2C_MasterSendDataIT(&I2C_Handler,&commandcode,1,SLAVE_ADDR,I2C_SR_SET) != I2C_READY);
 8000308:	bf00      	nop
 800030a:	f107 013e 	add.w	r1, r7, #62	; 0x3e
 800030e:	2301      	movs	r3, #1
 8000310:	9300      	str	r3, [sp, #0]
 8000312:	2368      	movs	r3, #104	; 0x68
 8000314:	2201      	movs	r2, #1
 8000316:	4826      	ldr	r0, [pc, #152]	; (80003b0 <main+0x120>)
 8000318:	f000 fb9a 	bl	8000a50 <I2C_MasterSendDataIT>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d1f3      	bne.n	800030a <main+0x7a>

		while(I2C_MasterReceiveDataIT(&I2C_Handler,&len,1,SLAVE_ADDR,I2C_SR_SET)!= I2C_READY);
 8000322:	bf00      	nop
 8000324:	f107 013f 	add.w	r1, r7, #63	; 0x3f
 8000328:	2301      	movs	r3, #1
 800032a:	9300      	str	r3, [sp, #0]
 800032c:	2368      	movs	r3, #104	; 0x68
 800032e:	2201      	movs	r2, #1
 8000330:	481f      	ldr	r0, [pc, #124]	; (80003b0 <main+0x120>)
 8000332:	f000 fbcf 	bl	8000ad4 <I2C_MasterReceiveDataIT>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d1f3      	bne.n	8000324 <main+0x94>



		commandcode = 0x52;
 800033c:	2352      	movs	r3, #82	; 0x52
 800033e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
		while(I2C_MasterSendDataIT(&I2C_Handler,&commandcode,1,SLAVE_ADDR,I2C_SR_SET) != I2C_READY);
 8000342:	bf00      	nop
 8000344:	f107 013e 	add.w	r1, r7, #62	; 0x3e
 8000348:	2301      	movs	r3, #1
 800034a:	9300      	str	r3, [sp, #0]
 800034c:	2368      	movs	r3, #104	; 0x68
 800034e:	2201      	movs	r2, #1
 8000350:	4817      	ldr	r0, [pc, #92]	; (80003b0 <main+0x120>)
 8000352:	f000 fb7d 	bl	8000a50 <I2C_MasterSendDataIT>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d1f3      	bne.n	8000344 <main+0xb4>


		while(I2C_MasterReceiveDataIT(&I2C_Handler,dummy,len,SLAVE_ADDR,I2C_SR_RESET)!= I2C_READY);
 800035c:	bf00      	nop
 800035e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000362:	461a      	mov	r2, r3
 8000364:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000368:	2300      	movs	r3, #0
 800036a:	9300      	str	r3, [sp, #0]
 800036c:	2368      	movs	r3, #104	; 0x68
 800036e:	4810      	ldr	r0, [pc, #64]	; (80003b0 <main+0x120>)
 8000370:	f000 fbb0 	bl	8000ad4 <I2C_MasterReceiveDataIT>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d1f1      	bne.n	800035e <main+0xce>

		rxComplt = RESET;
 800037a:	4b0f      	ldr	r3, [pc, #60]	; (80003b8 <main+0x128>)
 800037c:	2200      	movs	r2, #0
 800037e:	701a      	strb	r2, [r3, #0]

		//wait till rx completes
		while(rxComplt != SET)
 8000380:	bf00      	nop
 8000382:	4b0d      	ldr	r3, [pc, #52]	; (80003b8 <main+0x128>)
 8000384:	781b      	ldrb	r3, [r3, #0]
 8000386:	2b01      	cmp	r3, #1
 8000388:	d1fb      	bne.n	8000382 <main+0xf2>
		{

		}

		dummy[len+1] = '\0';
 800038a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800038e:	3301      	adds	r3, #1
 8000390:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8000394:	4413      	add	r3, r2
 8000396:	2200      	movs	r2, #0
 8000398:	f803 2c20 	strb.w	r2, [r3, #-32]

		printf("Data : %s",dummy);
 800039c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80003a0:	4619      	mov	r1, r3
 80003a2:	4806      	ldr	r0, [pc, #24]	; (80003bc <main+0x12c>)
 80003a4:	f001 fad2 	bl	800194c <iprintf>

		rxComplt = RESET;
 80003a8:	4b03      	ldr	r3, [pc, #12]	; (80003b8 <main+0x128>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	701a      	strb	r2, [r3, #0]
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_0) );
 80003ae:	e79e      	b.n	80002ee <main+0x5e>
 80003b0:	20000090 	.word	0x20000090
 80003b4:	40020000 	.word	0x40020000
 80003b8:	20000081 	.word	0x20000081
 80003bc:	0800272c 	.word	0x0800272c

080003c0 <I2C_ApplicationEventCallBack>:

	return EXIT_SUCCESS;
}

//Implement I2C Call back function to signal event completion
void I2C_ApplicationEventCallBack(I2C_Handle_t* pI2CHandler, uint8_t appEvt) {
 80003c0:	b480      	push	{r7}
 80003c2:	b083      	sub	sp, #12
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	460b      	mov	r3, r1
 80003ca:	70fb      	strb	r3, [r7, #3]
	switch (appEvt) {
 80003cc:	78fb      	ldrb	r3, [r7, #3]
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d002      	beq.n	80003d8 <I2C_ApplicationEventCallBack+0x18>
 80003d2:	2b01      	cmp	r3, #1
 80003d4:	d004      	beq.n	80003e0 <I2C_ApplicationEventCallBack+0x20>
	case I2C_EVT_TXE_CMPLT:	TXE_CMPLT = SET;  break;
	case I2C_EVT_RXNE_CMPLT: rxComplt = SET;  break;
	}
}
 80003d6:	e007      	b.n	80003e8 <I2C_ApplicationEventCallBack+0x28>
	case I2C_EVT_TXE_CMPLT:	TXE_CMPLT = SET;  break;
 80003d8:	4b06      	ldr	r3, [pc, #24]	; (80003f4 <I2C_ApplicationEventCallBack+0x34>)
 80003da:	2201      	movs	r2, #1
 80003dc:	701a      	strb	r2, [r3, #0]
 80003de:	e003      	b.n	80003e8 <I2C_ApplicationEventCallBack+0x28>
	case I2C_EVT_RXNE_CMPLT: rxComplt = SET;  break;
 80003e0:	4b05      	ldr	r3, [pc, #20]	; (80003f8 <I2C_ApplicationEventCallBack+0x38>)
 80003e2:	2201      	movs	r2, #1
 80003e4:	701a      	strb	r2, [r3, #0]
 80003e6:	bf00      	nop
}
 80003e8:	bf00      	nop
 80003ea:	370c      	adds	r7, #12
 80003ec:	46bd      	mov	sp, r7
 80003ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f2:	4770      	bx	lr
 80003f4:	20000080 	.word	0x20000080
 80003f8:	20000081 	.word	0x20000081

080003fc <I2C1_EV_IRQHandler>:

//Interrupt Service Routine to handle I2C1 Event Interrupt
void I2C1_EV_IRQHandler(void) {
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
	I2C_EV_IRQHandling(&I2C_Handler);
 8000400:	4802      	ldr	r0, [pc, #8]	; (800040c <I2C1_EV_IRQHandler+0x10>)
 8000402:	f000 fbac 	bl	8000b5e <I2C_EV_IRQHandling>
}
 8000406:	bf00      	nop
 8000408:	bd80      	pop	{r7, pc}
 800040a:	bf00      	nop
 800040c:	20000090 	.word	0x20000090

08000410 <I2C1_ER_IRQHandler>:

//Interrupt Service Routine to handle I2C1 Error Interrupt
void I2C1_ER_IRQHandler(void) {
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
	I2C_ER_IRQHandling(&I2C_Handler);
 8000414:	4802      	ldr	r0, [pc, #8]	; (8000420 <I2C1_ER_IRQHandler+0x10>)
 8000416:	f000 fcee 	bl	8000df6 <I2C_ER_IRQHandling>
}
 800041a:	bf00      	nop
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	20000090 	.word	0x20000090

08000424 <GPIO_ButtonInit>:

void GPIO_ButtonInit(GPIO_Handle_t* GPIO_Button) {
 8000424:	b580      	push	{r7, lr}
 8000426:	b082      	sub	sp, #8
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
	GPIO_Button->pGPIOx = GPIOA;
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	4a0d      	ldr	r2, [pc, #52]	; (8000464 <GPIO_ButtonInit+0x40>)
 8000430:	601a      	str	r2, [r3, #0]
	GPIO_Button->GPIOx_PinConfig.GPIO_PinMode = GPIO_INPUT_MODE;
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	2200      	movs	r2, #0
 8000436:	609a      	str	r2, [r3, #8]
	GPIO_Button->GPIOx_PinConfig.GPIO_PinNumber = GPIO_PIN_0;
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	2201      	movs	r2, #1
 800043c:	605a      	str	r2, [r3, #4]
	GPIO_Button->GPIOx_PinConfig.GPIO_PinPuPdCtrl = GPIO_NO_PU_PD;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	2200      	movs	r2, #0
 8000442:	611a      	str	r2, [r3, #16]
	GPIO_Button->GPIOx_PinConfig.GPIO_PinSpeed = GPIO_HIGH_SPEED;
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	2202      	movs	r2, #2
 8000448:	60da      	str	r2, [r3, #12]

	GPIO_DeInit(GPIO_Button->pGPIOx);
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	4618      	mov	r0, r3
 8000450:	f001 f958 	bl	8001704 <GPIO_DeInit>
	GPIO_Init(GPIO_Button);
 8000454:	6878      	ldr	r0, [r7, #4]
 8000456:	f001 f827 	bl	80014a8 <GPIO_Init>
}
 800045a:	bf00      	nop
 800045c:	3708      	adds	r7, #8
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	40020000 	.word	0x40020000

08000468 <GPIO_I2CInit>:

void GPIO_I2CInit(GPIO_Handle_t* I2C_GPIO) {
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
	I2C_GPIO->pGPIOx = GPIOB;
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	4a10      	ldr	r2, [pc, #64]	; (80004b4 <GPIO_I2CInit+0x4c>)
 8000474:	601a      	str	r2, [r3, #0]
	I2C_GPIO->GPIOx_PinConfig.GPIO_PinMode = GPIO_ALT_FUNC_MODE;
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	2202      	movs	r2, #2
 800047a:	609a      	str	r2, [r3, #8]
	I2C_GPIO->GPIOx_PinConfig.GPIO_PinAltFuncMode = AF4;
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	2204      	movs	r2, #4
 8000480:	619a      	str	r2, [r3, #24]
	I2C_GPIO->GPIOx_PinConfig.GPIO_PinNumber = GPIO_PIN_6 | GPIO_PIN_7;
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	22c0      	movs	r2, #192	; 0xc0
 8000486:	605a      	str	r2, [r3, #4]
	I2C_GPIO->GPIOx_PinConfig.GPIO_PinOPType = GPIO_OPEN_DRAIN;
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	2201      	movs	r2, #1
 800048c:	615a      	str	r2, [r3, #20]
	I2C_GPIO->GPIOx_PinConfig.GPIO_PinPuPdCtrl = GPIO_PU;
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	2201      	movs	r2, #1
 8000492:	611a      	str	r2, [r3, #16]
	I2C_GPIO->GPIOx_PinConfig.GPIO_PinSpeed = GPIO_MEDIUM_SPEED;
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	2201      	movs	r2, #1
 8000498:	60da      	str	r2, [r3, #12]

	GPIO_DeInit(I2C_GPIO->pGPIOx);
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	4618      	mov	r0, r3
 80004a0:	f001 f930 	bl	8001704 <GPIO_DeInit>
	GPIO_Init(I2C_GPIO);
 80004a4:	6878      	ldr	r0, [r7, #4]
 80004a6:	f000 ffff 	bl	80014a8 <GPIO_Init>
}
 80004aa:	bf00      	nop
 80004ac:	3708      	adds	r7, #8
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	40020400 	.word	0x40020400

080004b8 <I2C_HandlerInit>:

void I2C_HandlerInit(I2C_Handle_t* I2C_Handler) {
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
	I2C_Handler->pI2Cx = I2C1;
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	4a0d      	ldr	r2, [pc, #52]	; (80004f8 <I2C_HandlerInit+0x40>)
 80004c4:	601a      	str	r2, [r3, #0]
	I2C_Handler->I2C_Config.ACKControl = I2C_ACK_EN;
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	2201      	movs	r2, #1
 80004ca:	739a      	strb	r2, [r3, #14]
	I2C_Handler->I2C_Config.FMDutyCycle = I2C_FM_DUTY_2;
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	2200      	movs	r2, #0
 80004d0:	73da      	strb	r2, [r3, #15]
	I2C_Handler->I2C_Config.SCLSpeed = I2C_SCL_SPEED_SM;
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	2200      	movs	r2, #0
 80004d6:	731a      	strb	r2, [r3, #12]
	I2C_Handler->I2C_Config.DeviceAddress = MY_ADDR;
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	2261      	movs	r2, #97	; 0x61
 80004dc:	735a      	strb	r2, [r3, #13]

	I2C_DeInit(I2C_Handler->pI2Cx);
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	4618      	mov	r0, r3
 80004e4:	f000 f9fe 	bl	80008e4 <I2C_DeInit>
	I2C_Init(I2C_Handler);
 80004e8:	6878      	ldr	r0, [r7, #4]
 80004ea:	f000 f92d 	bl	8000748 <I2C_Init>
}
 80004ee:	bf00      	nop
 80004f0:	3708      	adds	r7, #8
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	bf00      	nop
 80004f8:	40005400 	.word	0x40005400

080004fc <delay>:

void delay() {
 80004fc:	b480      	push	{r7}
 80004fe:	b083      	sub	sp, #12
 8000500:	af00      	add	r7, sp, #0
	for (uint32_t i; i < 5000000; i++);
 8000502:	e002      	b.n	800050a <delay+0xe>
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	3301      	adds	r3, #1
 8000508:	607b      	str	r3, [r7, #4]
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	4a04      	ldr	r2, [pc, #16]	; (8000520 <delay+0x24>)
 800050e:	4293      	cmp	r3, r2
 8000510:	d9f8      	bls.n	8000504 <delay+0x8>
}
 8000512:	bf00      	nop
 8000514:	370c      	adds	r7, #12
 8000516:	46bd      	mov	sp, r7
 8000518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop
 8000520:	004c4b3f 	.word	0x004c4b3f

08000524 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b086      	sub	sp, #24
 8000528:	af00      	add	r7, sp, #0
 800052a:	60f8      	str	r0, [r7, #12]
 800052c:	60b9      	str	r1, [r7, #8]
 800052e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000530:	2300      	movs	r3, #0
 8000532:	617b      	str	r3, [r7, #20]
 8000534:	e00a      	b.n	800054c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000536:	f3af 8000 	nop.w
 800053a:	4601      	mov	r1, r0
 800053c:	68bb      	ldr	r3, [r7, #8]
 800053e:	1c5a      	adds	r2, r3, #1
 8000540:	60ba      	str	r2, [r7, #8]
 8000542:	b2ca      	uxtb	r2, r1
 8000544:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000546:	697b      	ldr	r3, [r7, #20]
 8000548:	3301      	adds	r3, #1
 800054a:	617b      	str	r3, [r7, #20]
 800054c:	697a      	ldr	r2, [r7, #20]
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	429a      	cmp	r2, r3
 8000552:	dbf0      	blt.n	8000536 <_read+0x12>
	}

return len;
 8000554:	687b      	ldr	r3, [r7, #4]
}
 8000556:	4618      	mov	r0, r3
 8000558:	3718      	adds	r7, #24
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}

0800055e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800055e:	b580      	push	{r7, lr}
 8000560:	b086      	sub	sp, #24
 8000562:	af00      	add	r7, sp, #0
 8000564:	60f8      	str	r0, [r7, #12]
 8000566:	60b9      	str	r1, [r7, #8]
 8000568:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800056a:	2300      	movs	r3, #0
 800056c:	617b      	str	r3, [r7, #20]
 800056e:	e009      	b.n	8000584 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000570:	68bb      	ldr	r3, [r7, #8]
 8000572:	1c5a      	adds	r2, r3, #1
 8000574:	60ba      	str	r2, [r7, #8]
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	4618      	mov	r0, r3
 800057a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800057e:	697b      	ldr	r3, [r7, #20]
 8000580:	3301      	adds	r3, #1
 8000582:	617b      	str	r3, [r7, #20]
 8000584:	697a      	ldr	r2, [r7, #20]
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	429a      	cmp	r2, r3
 800058a:	dbf1      	blt.n	8000570 <_write+0x12>
	}
	return len;
 800058c:	687b      	ldr	r3, [r7, #4]
}
 800058e:	4618      	mov	r0, r3
 8000590:	3718      	adds	r7, #24
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}

08000596 <_close>:

int _close(int file)
{
 8000596:	b480      	push	{r7}
 8000598:	b083      	sub	sp, #12
 800059a:	af00      	add	r7, sp, #0
 800059c:	6078      	str	r0, [r7, #4]
	return -1;
 800059e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80005a2:	4618      	mov	r0, r3
 80005a4:	370c      	adds	r7, #12
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr

080005ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80005ae:	b480      	push	{r7}
 80005b0:	b083      	sub	sp, #12
 80005b2:	af00      	add	r7, sp, #0
 80005b4:	6078      	str	r0, [r7, #4]
 80005b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80005b8:	683b      	ldr	r3, [r7, #0]
 80005ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80005be:	605a      	str	r2, [r3, #4]
	return 0;
 80005c0:	2300      	movs	r3, #0
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	370c      	adds	r7, #12
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr

080005ce <_isatty>:

int _isatty(int file)
{
 80005ce:	b480      	push	{r7}
 80005d0:	b083      	sub	sp, #12
 80005d2:	af00      	add	r7, sp, #0
 80005d4:	6078      	str	r0, [r7, #4]
	return 1;
 80005d6:	2301      	movs	r3, #1
}
 80005d8:	4618      	mov	r0, r3
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr

080005e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	607a      	str	r2, [r7, #4]
	return 0;
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	3714      	adds	r7, #20
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
	...

08000600 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000608:	4b11      	ldr	r3, [pc, #68]	; (8000650 <_sbrk+0x50>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d102      	bne.n	8000616 <_sbrk+0x16>
		heap_end = &end;
 8000610:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <_sbrk+0x50>)
 8000612:	4a10      	ldr	r2, [pc, #64]	; (8000654 <_sbrk+0x54>)
 8000614:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000616:	4b0e      	ldr	r3, [pc, #56]	; (8000650 <_sbrk+0x50>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800061c:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <_sbrk+0x50>)
 800061e:	681a      	ldr	r2, [r3, #0]
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	4413      	add	r3, r2
 8000624:	466a      	mov	r2, sp
 8000626:	4293      	cmp	r3, r2
 8000628:	d907      	bls.n	800063a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800062a:	f001 f95d 	bl	80018e8 <__errno>
 800062e:	4602      	mov	r2, r0
 8000630:	230c      	movs	r3, #12
 8000632:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000634:	f04f 33ff 	mov.w	r3, #4294967295
 8000638:	e006      	b.n	8000648 <_sbrk+0x48>
	}

	heap_end += incr;
 800063a:	4b05      	ldr	r3, [pc, #20]	; (8000650 <_sbrk+0x50>)
 800063c:	681a      	ldr	r2, [r3, #0]
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	4413      	add	r3, r2
 8000642:	4a03      	ldr	r2, [pc, #12]	; (8000650 <_sbrk+0x50>)
 8000644:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000646:	68fb      	ldr	r3, [r7, #12]
}
 8000648:	4618      	mov	r0, r3
 800064a:	3710      	adds	r7, #16
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000084 	.word	0x20000084
 8000654:	200000b8 	.word	0x200000b8

08000658 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000658:	480d      	ldr	r0, [pc, #52]	; (8000690 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800065a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800065c:	480d      	ldr	r0, [pc, #52]	; (8000694 <LoopForever+0x6>)
  ldr r1, =_edata
 800065e:	490e      	ldr	r1, [pc, #56]	; (8000698 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000660:	4a0e      	ldr	r2, [pc, #56]	; (800069c <LoopForever+0xe>)
  movs r3, #0
 8000662:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000664:	e002      	b.n	800066c <LoopCopyDataInit>

08000666 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000666:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000668:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800066a:	3304      	adds	r3, #4

0800066c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800066c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800066e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000670:	d3f9      	bcc.n	8000666 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000672:	4a0b      	ldr	r2, [pc, #44]	; (80006a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000674:	4c0b      	ldr	r4, [pc, #44]	; (80006a4 <LoopForever+0x16>)
  movs r3, #0
 8000676:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000678:	e001      	b.n	800067e <LoopFillZerobss>

0800067a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800067a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800067c:	3204      	adds	r2, #4

0800067e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800067e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000680:	d3fb      	bcc.n	800067a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000682:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 8000686:	f001 f935 	bl	80018f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800068a:	f7ff fe01 	bl	8000290 <main>

0800068e <LoopForever>:

LoopForever:
    b LoopForever
 800068e:	e7fe      	b.n	800068e <LoopForever>
  ldr   r0, =_estack
 8000690:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000694:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000698:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 800069c:	080027f8 	.word	0x080027f8
  ldr r2, =_sbss
 80006a0:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80006a4:	200000b4 	.word	0x200000b4

080006a8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006a8:	e7fe      	b.n	80006a8 <ADC_IRQHandler>
	...

080006ac <I2C_PeriClkCtrl>:
 * @param[in]			- ENABLE or DISABLE macro
 *
 * @return				- none
 * @note				- none
 */
void I2C_PeriClkCtrl(I2C_Reg_t* pI2Cx, uint8_t EnOrDi) {
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	460b      	mov	r3, r1
 80006b6:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi) {
 80006b8:	78fb      	ldrb	r3, [r7, #3]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d01c      	beq.n	80006f8 <I2C_PeriClkCtrl+0x4c>
		I2Cx_PCLK_EN(pI2Cx); //Go to I2Cx_PCLK_EN macro for more details
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4a1e      	ldr	r2, [pc, #120]	; (800073c <I2C_PeriClkCtrl+0x90>)
 80006c2:	4293      	cmp	r3, r2
 80006c4:	d106      	bne.n	80006d4 <I2C_PeriClkCtrl+0x28>
 80006c6:	4b1e      	ldr	r3, [pc, #120]	; (8000740 <I2C_PeriClkCtrl+0x94>)
 80006c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ca:	4a1d      	ldr	r2, [pc, #116]	; (8000740 <I2C_PeriClkCtrl+0x94>)
 80006cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80006d0:	6413      	str	r3, [r2, #64]	; 0x40
	} else {
		I2Cx_PCLK_DI(pI2Cx); //Go to I2Cx_PCLK_DI macro for more details
	}
}
 80006d2:	e02d      	b.n	8000730 <I2C_PeriClkCtrl+0x84>
		I2Cx_PCLK_EN(pI2Cx); //Go to I2Cx_PCLK_EN macro for more details
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	4a1b      	ldr	r2, [pc, #108]	; (8000744 <I2C_PeriClkCtrl+0x98>)
 80006d8:	4293      	cmp	r3, r2
 80006da:	d106      	bne.n	80006ea <I2C_PeriClkCtrl+0x3e>
 80006dc:	4b18      	ldr	r3, [pc, #96]	; (8000740 <I2C_PeriClkCtrl+0x94>)
 80006de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e0:	4a17      	ldr	r2, [pc, #92]	; (8000740 <I2C_PeriClkCtrl+0x94>)
 80006e2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006e6:	6413      	str	r3, [r2, #64]	; 0x40
}
 80006e8:	e022      	b.n	8000730 <I2C_PeriClkCtrl+0x84>
		I2Cx_PCLK_EN(pI2Cx); //Go to I2Cx_PCLK_EN macro for more details
 80006ea:	4b15      	ldr	r3, [pc, #84]	; (8000740 <I2C_PeriClkCtrl+0x94>)
 80006ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ee:	4a14      	ldr	r2, [pc, #80]	; (8000740 <I2C_PeriClkCtrl+0x94>)
 80006f0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80006f4:	6413      	str	r3, [r2, #64]	; 0x40
}
 80006f6:	e01b      	b.n	8000730 <I2C_PeriClkCtrl+0x84>
		I2Cx_PCLK_DI(pI2Cx); //Go to I2Cx_PCLK_DI macro for more details
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	4a10      	ldr	r2, [pc, #64]	; (800073c <I2C_PeriClkCtrl+0x90>)
 80006fc:	4293      	cmp	r3, r2
 80006fe:	d106      	bne.n	800070e <I2C_PeriClkCtrl+0x62>
 8000700:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <I2C_PeriClkCtrl+0x94>)
 8000702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000704:	4a0e      	ldr	r2, [pc, #56]	; (8000740 <I2C_PeriClkCtrl+0x94>)
 8000706:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800070a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800070c:	e010      	b.n	8000730 <I2C_PeriClkCtrl+0x84>
		I2Cx_PCLK_DI(pI2Cx); //Go to I2Cx_PCLK_DI macro for more details
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4a0c      	ldr	r2, [pc, #48]	; (8000744 <I2C_PeriClkCtrl+0x98>)
 8000712:	4293      	cmp	r3, r2
 8000714:	d106      	bne.n	8000724 <I2C_PeriClkCtrl+0x78>
 8000716:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <I2C_PeriClkCtrl+0x94>)
 8000718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071a:	4a09      	ldr	r2, [pc, #36]	; (8000740 <I2C_PeriClkCtrl+0x94>)
 800071c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000720:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000722:	e005      	b.n	8000730 <I2C_PeriClkCtrl+0x84>
		I2Cx_PCLK_DI(pI2Cx); //Go to I2Cx_PCLK_DI macro for more details
 8000724:	4b06      	ldr	r3, [pc, #24]	; (8000740 <I2C_PeriClkCtrl+0x94>)
 8000726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000728:	4a05      	ldr	r2, [pc, #20]	; (8000740 <I2C_PeriClkCtrl+0x94>)
 800072a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800072e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000730:	bf00      	nop
 8000732:	370c      	adds	r7, #12
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr
 800073c:	40005400 	.word	0x40005400
 8000740:	40023800 	.word	0x40023800
 8000744:	40005800 	.word	0x40005800

08000748 <I2C_Init>:
 * 						  and port
 *
 * @return				- none
 * @note				- none
 */
void I2C_Init(I2C_Handle_t* pI2CHandler) {
 8000748:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800074c:	b088      	sub	sp, #32
 800074e:	af00      	add	r7, sp, #0
 8000750:	6078      	str	r0, [r7, #4]

	uint16_t ccr_value;
	uint32_t APB1ClkFreq;
	uint64_t temp;
	temp = 0;
 8000752:	f04f 0300 	mov.w	r3, #0
 8000756:	f04f 0400 	mov.w	r4, #0
 800075a:	e9c7 3404 	strd	r3, r4, [r7, #16]

	//Enable the peripheral clock
	I2C_PeriClkCtrl(pI2CHandler->pI2Cx, ENABLE);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2101      	movs	r1, #1
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff ffa1 	bl	80006ac <I2C_PeriClkCtrl>
	//Clock stretching is enabled by default in slave mode. To disable it,
	//configure the I2C_CR1 register bit 7.

	//Select the peripheral clock frequency
	//The other bits are ignored and set to 0 by default
	APB1ClkFreq = getAPB1ClkFreq();
 800076a:	f000 fc21 	bl	8000fb0 <getAPB1ClkFreq>
 800076e:	60f8      	str	r0, [r7, #12]
	pI2CHandler->pI2Cx->CR2 |= (APB1ClkFreq / 1000000U) & 0x3F;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	6859      	ldr	r1, [r3, #4]
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	4a52      	ldr	r2, [pc, #328]	; (80008c4 <I2C_Init+0x17c>)
 800077a:	fba2 2303 	umull	r2, r3, r2, r3
 800077e:	0c9b      	lsrs	r3, r3, #18
 8000780:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	430a      	orrs	r2, r1
 800078a:	605a      	str	r2, [r3, #4]
	//I2C1->CR2 |= (APB1ClkFreq / 1000000U) & 0x3F;
	//You may have option to configure the addressing mode in the I2C_OAR1
	//register. However, we don't implement that as part of the configuration
	//option in I2C. If you so wish to do it, implement that yourself!!!
	pI2CHandler->pI2Cx->OAR1 |= pI2CHandler->I2C_Config.DeviceAddress & 0xFF;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	689a      	ldr	r2, [r3, #8]
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	7b5b      	ldrb	r3, [r3, #13]
 8000796:	4619      	mov	r1, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	430a      	orrs	r2, r1
 800079e:	609a      	str	r2, [r3, #8]

	//SPECIAL NOTE: Bit 14 of I2C_OAR1 register should be on kept at 1
	//by the software. Reason: I don't know, figure it out if you can.
	pI2CHandler->pI2Cx->OAR1 |= (1 << 14U);
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	689a      	ldr	r2, [r3, #8]
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80007ae:	609a      	str	r2, [r3, #8]

	//Configure the SCL clock frequencies depending on the mode
	//standard mode/Fast mode and duty cycle bit
	temp |= pI2CHandler->I2C_Config.SCLSpeed << I2C_CCR_F_S;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	7b1b      	ldrb	r3, [r3, #12]
 80007b4:	03db      	lsls	r3, r3, #15
 80007b6:	469b      	mov	fp, r3
 80007b8:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 80007bc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80007c0:	ea4b 0301 	orr.w	r3, fp, r1
 80007c4:	ea4c 0402 	orr.w	r4, ip, r2
 80007c8:	e9c7 3404 	strd	r3, r4, [r7, #16]
	temp |= pI2CHandler->I2C_Config.FMDutyCycle << I2C_CCR_DUTY;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	7bdb      	ldrb	r3, [r3, #15]
 80007d0:	039b      	lsls	r3, r3, #14
 80007d2:	469b      	mov	fp, r3
 80007d4:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 80007d8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80007dc:	ea4b 0301 	orr.w	r3, fp, r1
 80007e0:	ea4c 0402 	orr.w	r4, ip, r2
 80007e4:	e9c7 3404 	strd	r3, r4, [r7, #16]

	//Given: T(High) + T(Low) = T(I2C_SCL_SPEED)
	//T_I2C_SCL_SPEED = (float) 1 / I2C_SCL_SPEED(pI2CHandler->I2C_Config.SCLSpeed);
	//T_APB1ClkFreq	= (float) 1 / APB1ClkFreq;
	if (pI2CHandler->pI2Cx->CCR & (1 << I2C_CCR_F_S)) { //Fast mode
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	69db      	ldr	r3, [r3, #28]
 80007ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d01e      	beq.n	8000834 <I2C_Init+0xec>
		if (pI2CHandler->pI2Cx->CCR & (1 << I2C_CCR_DUTY)) { //To reach 400khz
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	69db      	ldr	r3, [r3, #28]
 80007fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000800:	2b00      	cmp	r3, #0
 8000802:	d00b      	beq.n	800081c <I2C_Init+0xd4>
			/*	Calculation: T(High) = 9 * CCR * T(PCLK1)
			 *		   		 T(Low) = 16 * CCR * T(PCLK1)
			 *			     T(High) + T(Low) = 25 * CCR * T(PCLK1)
			 *			     CCR = (T(High) + T(Low)) / (25 * T(PCLK1))
			 */
			ccr_value = APB1ClkFreq / (25 * (I2C_SCL_SPEED(pI2CHandler->I2C_Config.SCLSpeed)));
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	7b1b      	ldrb	r3, [r3, #12]
 8000808:	2b01      	cmp	r3, #1
 800080a:	d101      	bne.n	8000810 <I2C_Init+0xc8>
 800080c:	4b2e      	ldr	r3, [pc, #184]	; (80008c8 <I2C_Init+0x180>)
 800080e:	e000      	b.n	8000812 <I2C_Init+0xca>
 8000810:	4b2e      	ldr	r3, [pc, #184]	; (80008cc <I2C_Init+0x184>)
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	fbb2 f3f3 	udiv	r3, r2, r3
 8000818:	83fb      	strh	r3, [r7, #30]
 800081a:	e016      	b.n	800084a <I2C_Init+0x102>
			/*	Calculation: T(High) = 1 * CCR * T(PCLK1)
			 *		   		 T(Low) = 2 * CCR * T(PCLK1)
			 *			     T(High) + T(Low) = 3 * CCR * T(PCLK1)
			 *			     CCR = (T(High) + T(Low)) / (3 * T(PCLK1))
			 */
			ccr_value = APB1ClkFreq / (3 * (I2C_SCL_SPEED(pI2CHandler->I2C_Config.SCLSpeed)));
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	7b1b      	ldrb	r3, [r3, #12]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d101      	bne.n	8000828 <I2C_Init+0xe0>
 8000824:	4b2a      	ldr	r3, [pc, #168]	; (80008d0 <I2C_Init+0x188>)
 8000826:	e000      	b.n	800082a <I2C_Init+0xe2>
 8000828:	4b2a      	ldr	r3, [pc, #168]	; (80008d4 <I2C_Init+0x18c>)
 800082a:	68fa      	ldr	r2, [r7, #12]
 800082c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000830:	83fb      	strh	r3, [r7, #30]
 8000832:	e00a      	b.n	800084a <I2C_Init+0x102>
		/*	Calculation: T(High) = CCR * T(PCLK1)
		 *		   		 T(Low) =   CCR * T(PCLK1)
		 *			     T(High) + T(Low) = 2 * CCR * T(PCLK1)
		 *			     CCR = (T(High) + T(Low)) / (2 * T(PCLK1))
		 */
		ccr_value = APB1ClkFreq / (2 * (I2C_SCL_SPEED(pI2CHandler->I2C_Config.SCLSpeed)));
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	7b1b      	ldrb	r3, [r3, #12]
 8000838:	2b01      	cmp	r3, #1
 800083a:	d101      	bne.n	8000840 <I2C_Init+0xf8>
 800083c:	4b26      	ldr	r3, [pc, #152]	; (80008d8 <I2C_Init+0x190>)
 800083e:	e000      	b.n	8000842 <I2C_Init+0xfa>
 8000840:	4b26      	ldr	r3, [pc, #152]	; (80008dc <I2C_Init+0x194>)
 8000842:	68fa      	ldr	r2, [r7, #12]
 8000844:	fbb2 f3f3 	udiv	r3, r2, r3
 8000848:	83fb      	strh	r3, [r7, #30]
	}
	temp |= (ccr_value & 0xFFF);
 800084a:	8bfb      	ldrh	r3, [r7, #30]
 800084c:	f04f 0400 	mov.w	r4, #0
 8000850:	f640 71ff 	movw	r1, #4095	; 0xfff
 8000854:	f04f 0200 	mov.w	r2, #0
 8000858:	ea03 0b01 	and.w	fp, r3, r1
 800085c:	ea04 0c02 	and.w	ip, r4, r2
 8000860:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8000864:	ea4b 0301 	orr.w	r3, fp, r1
 8000868:	ea4c 0402 	orr.w	r4, ip, r2
 800086c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	pI2CHandler->pI2Cx->CCR = temp;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	693a      	ldr	r2, [r7, #16]
 8000876:	61da      	str	r2, [r3, #28]

	//Clear the TRISE reg
	pI2CHandler->pI2Cx->TRISE &= ~((int) 1);
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	6a1a      	ldr	r2, [r3, #32]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	f022 0201 	bic.w	r2, r2, #1
 8000886:	621a      	str	r2, [r3, #32]

	//Configure the Rise Time (TRISE)
	temp = APB1ClkFreq * (I2C_T_RISE(pI2CHandler->I2C_Config.SCLSpeed)) / (10000000U);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	7b1b      	ldrb	r3, [r3, #12]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d101      	bne.n	8000894 <I2C_Init+0x14c>
 8000890:	2303      	movs	r3, #3
 8000892:	e000      	b.n	8000896 <I2C_Init+0x14e>
 8000894:	230a      	movs	r3, #10
 8000896:	68fa      	ldr	r2, [r7, #12]
 8000898:	fb02 f303 	mul.w	r3, r2, r3
 800089c:	4a10      	ldr	r2, [pc, #64]	; (80008e0 <I2C_Init+0x198>)
 800089e:	fba2 2303 	umull	r2, r3, r2, r3
 80008a2:	0d9b      	lsrs	r3, r3, #22
 80008a4:	f04f 0400 	mov.w	r4, #0
 80008a8:	e9c7 3404 	strd	r3, r4, [r7, #16]
	pI2CHandler->pI2Cx->TRISE = (temp + 1) & 0x3F;
 80008ac:	693b      	ldr	r3, [r7, #16]
 80008ae:	1c5a      	adds	r2, r3, #1
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80008b8:	621a      	str	r2, [r3, #32]

}
 80008ba:	bf00      	nop
 80008bc:	3720      	adds	r7, #32
 80008be:	46bd      	mov	sp, r7
 80008c0:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80008c4:	431bde83 	.word	0x431bde83
 80008c8:	00989680 	.word	0x00989680
 80008cc:	002625a0 	.word	0x002625a0
 80008d0:	00124f80 	.word	0x00124f80
 80008d4:	000493e0 	.word	0x000493e0
 80008d8:	000c3500 	.word	0x000c3500
 80008dc:	00030d40 	.word	0x00030d40
 80008e0:	6b5fca6b 	.word	0x6b5fca6b

080008e4 <I2C_DeInit>:
 * @param[in]			- Base address of the specific SPI peripherals (SPI_Reg_t* pI2Cx)
 *
 * @return				- none
 * @note				- The implementation so far only covers only 3 I2C ports
 */
void I2C_DeInit(I2C_Reg_t* pI2Cx) {
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
	if (pI2Cx == I2C1) {
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	4a19      	ldr	r2, [pc, #100]	; (8000954 <I2C_DeInit+0x70>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d10c      	bne.n	800090e <I2C_DeInit+0x2a>
		I2C1_PCLK_RST();
 80008f4:	4b18      	ldr	r3, [pc, #96]	; (8000958 <I2C_DeInit+0x74>)
 80008f6:	6a1b      	ldr	r3, [r3, #32]
 80008f8:	4a17      	ldr	r2, [pc, #92]	; (8000958 <I2C_DeInit+0x74>)
 80008fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80008fe:	6213      	str	r3, [r2, #32]
 8000900:	4b15      	ldr	r3, [pc, #84]	; (8000958 <I2C_DeInit+0x74>)
 8000902:	6a1b      	ldr	r3, [r3, #32]
 8000904:	4a14      	ldr	r2, [pc, #80]	; (8000958 <I2C_DeInit+0x74>)
 8000906:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800090a:	6213      	str	r3, [r2, #32]
	} else if (pI2Cx == I2C2) {
		I2C2_PCLK_RST();
	} else {
		I2C3_PCLK_RST();
	}
}
 800090c:	e01c      	b.n	8000948 <I2C_DeInit+0x64>
	} else if (pI2Cx == I2C2) {
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4a12      	ldr	r2, [pc, #72]	; (800095c <I2C_DeInit+0x78>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d10c      	bne.n	8000930 <I2C_DeInit+0x4c>
		I2C2_PCLK_RST();
 8000916:	4b10      	ldr	r3, [pc, #64]	; (8000958 <I2C_DeInit+0x74>)
 8000918:	6a1b      	ldr	r3, [r3, #32]
 800091a:	4a0f      	ldr	r2, [pc, #60]	; (8000958 <I2C_DeInit+0x74>)
 800091c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000920:	6213      	str	r3, [r2, #32]
 8000922:	4b0d      	ldr	r3, [pc, #52]	; (8000958 <I2C_DeInit+0x74>)
 8000924:	6a1b      	ldr	r3, [r3, #32]
 8000926:	4a0c      	ldr	r2, [pc, #48]	; (8000958 <I2C_DeInit+0x74>)
 8000928:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800092c:	6213      	str	r3, [r2, #32]
}
 800092e:	e00b      	b.n	8000948 <I2C_DeInit+0x64>
		I2C3_PCLK_RST();
 8000930:	4b09      	ldr	r3, [pc, #36]	; (8000958 <I2C_DeInit+0x74>)
 8000932:	6a1b      	ldr	r3, [r3, #32]
 8000934:	4a08      	ldr	r2, [pc, #32]	; (8000958 <I2C_DeInit+0x74>)
 8000936:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800093a:	6213      	str	r3, [r2, #32]
 800093c:	4b06      	ldr	r3, [pc, #24]	; (8000958 <I2C_DeInit+0x74>)
 800093e:	6a1b      	ldr	r3, [r3, #32]
 8000940:	4a05      	ldr	r2, [pc, #20]	; (8000958 <I2C_DeInit+0x74>)
 8000942:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000946:	6213      	str	r3, [r2, #32]
}
 8000948:	bf00      	nop
 800094a:	370c      	adds	r7, #12
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr
 8000954:	40005400 	.word	0x40005400
 8000958:	40023800 	.word	0x40023800
 800095c:	40005800 	.word	0x40005800

08000960 <I2C_PeripheralEnable>:
 * @param[in]			= ENABLE or DISABLE macro
 *
 * @return				- none
 * @note				- none
 */
void I2C_PeripheralEnable(I2C_Reg_t* pI2Cx, uint8_t EnOrDi) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
 8000968:	460b      	mov	r3, r1
 800096a:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi) {
 800096c:	78fb      	ldrb	r3, [r7, #3]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d00a      	beq.n	8000988 <I2C_PeripheralEnable+0x28>
		pI2Cx->CR1 |= (1 << I2C_CR1_PE);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	f043 0201 	orr.w	r2, r3, #1
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	601a      	str	r2, [r3, #0]

		//Enable the Acknowledge bit
		ctrlBitACK(pI2Cx, ENABLE);
 800097e:	2101      	movs	r1, #1
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f000 fbd5 	bl	8001130 <ctrlBitACK>
	} else {
		pI2Cx->CR1 &= ~(1 << I2C_CR1_PE); //clearing PE also clears ACK
	}
}
 8000986:	e005      	b.n	8000994 <I2C_PeripheralEnable+0x34>
		pI2Cx->CR1 &= ~(1 << I2C_CR1_PE); //clearing PE also clears ACK
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f023 0201 	bic.w	r2, r3, #1
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	601a      	str	r2, [r3, #0]
}
 8000994:	bf00      	nop
 8000996:	3708      	adds	r7, #8
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}

0800099c <I2C_CheckStatusFlag>:
 * @param[in]			- the status flag
 *
 * @return				- none
 * @note				- none
 */
uint8_t I2C_CheckStatusFlag(__vo uint32_t* statusReg, uint16_t flag) {
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	460b      	mov	r3, r1
 80009a6:	807b      	strh	r3, [r7, #2]
	if ((*statusReg) & flag) {
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681a      	ldr	r2, [r3, #0]
 80009ac:	887b      	ldrh	r3, [r7, #2]
 80009ae:	4013      	ands	r3, r2
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <I2C_CheckStatusFlag+0x1c>
		return FLAG_SET;
 80009b4:	2301      	movs	r3, #1
 80009b6:	e000      	b.n	80009ba <I2C_CheckStatusFlag+0x1e>
	}
	return FLAG_RESET;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	370c      	adds	r7, #12
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
	...

080009c8 <I2C_IRQITConfig>:
 * @param[in]			= ENABLE or DISABLE macro
 *
 * @return				- none
 * @note				- Refer to the Cortex M4 Generic User Guide the NVIC register table
 */
void I2C_IRQITConfig(uint8_t IRQNumber, uint8_t EnOrDi) {
 80009c8:	b480      	push	{r7}
 80009ca:	b085      	sub	sp, #20
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	460a      	mov	r2, r1
 80009d2:	71fb      	strb	r3, [r7, #7]
 80009d4:	4613      	mov	r3, r2
 80009d6:	71bb      	strb	r3, [r7, #6]
	//In order to trigger the interrupt on the processor side,
	//configuration enable on the ISER of the NVIC is needed
	//Note: There are 7 different NVIC_ISER and NVIC_ICER register
	//at certain range
	uint32_t indx, remainder;
	indx = IRQNumber >> 5U; //Index to configure the correct NVIC_ISER
 80009d8:	79fb      	ldrb	r3, [r7, #7]
 80009da:	095b      	lsrs	r3, r3, #5
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	60fb      	str	r3, [r7, #12]
	if (indx >= 0U  && indx <= 7U) {
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	2b07      	cmp	r3, #7
 80009e4:	d82b      	bhi.n	8000a3e <I2C_IRQITConfig+0x76>
		remainder = IRQNumber & (~(~(int)0 << 5U)); //find the remainder
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	f003 031f 	and.w	r3, r3, #31
 80009ec:	60bb      	str	r3, [r7, #8]
		if (EnOrDi) {
 80009ee:	79bb      	ldrb	r3, [r7, #6]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d014      	beq.n	8000a1e <I2C_IRQITConfig+0x56>
			NVIC_ISER(indx) |= 1 << remainder; //See NVIC_ISER(__INDEX__) declaration for more implementation details
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	009b      	lsls	r3, r3, #2
 80009f8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80009fc:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8000a00:	681a      	ldr	r2, [r3, #0]
 8000a02:	2101      	movs	r1, #1
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	fa01 f303 	lsl.w	r3, r1, r3
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	009b      	lsls	r3, r3, #2
 8000a10:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000a14:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8000a18:	430a      	orrs	r2, r1
 8000a1a:	601a      	str	r2, [r3, #0]
		} else {
			NVIC_ICER(indx) |= 1 << remainder; //See NVIC_ICER(__INDEX__) declaration for more implementation details
		}
	}
}
 8000a1c:	e00f      	b.n	8000a3e <I2C_IRQITConfig+0x76>
			NVIC_ICER(indx) |= 1 << remainder; //See NVIC_ICER(__INDEX__) declaration for more implementation details
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	009a      	lsls	r2, r3, #2
 8000a22:	4b0a      	ldr	r3, [pc, #40]	; (8000a4c <I2C_IRQITConfig+0x84>)
 8000a24:	4413      	add	r3, r2
 8000a26:	681a      	ldr	r2, [r3, #0]
 8000a28:	2101      	movs	r1, #1
 8000a2a:	68bb      	ldr	r3, [r7, #8]
 8000a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a30:	4618      	mov	r0, r3
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	0099      	lsls	r1, r3, #2
 8000a36:	4b05      	ldr	r3, [pc, #20]	; (8000a4c <I2C_IRQITConfig+0x84>)
 8000a38:	440b      	add	r3, r1
 8000a3a:	4302      	orrs	r2, r0
 8000a3c:	601a      	str	r2, [r3, #0]
}
 8000a3e:	bf00      	nop
 8000a40:	3714      	adds	r7, #20
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	e000e180 	.word	0xe000e180

08000a50 <I2C_MasterSendDataIT>:
 *
 * @return				- I2C current state
 * @note				- This is the non-blocking API
 */
uint8_t I2C_MasterSendDataIT(I2C_Handle_t* pI2CHandler, uint8_t* pTxBuffer, uint32_t len,
						uint8_t pSlaveAddress, uint8_t repeatedStart) {
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b086      	sub	sp, #24
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	60f8      	str	r0, [r7, #12]
 8000a58:	60b9      	str	r1, [r7, #8]
 8000a5a:	607a      	str	r2, [r7, #4]
 8000a5c:	70fb      	strb	r3, [r7, #3]
	uint8_t state;
	state = pI2CHandler->TxRxState;
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	7f1b      	ldrb	r3, [r3, #28]
 8000a62:	75fb      	strb	r3, [r7, #23]

	//Since I2C bus is bidirectional, only transmit when the bus is in ready state
	if (state != I2C_BUSY_IN_TX && state != I2C_BUSY_IN_RX) {
 8000a64:	7dfb      	ldrb	r3, [r7, #23]
 8000a66:	2b02      	cmp	r3, #2
 8000a68:	d02f      	beq.n	8000aca <I2C_MasterSendDataIT+0x7a>
 8000a6a:	7dfb      	ldrb	r3, [r7, #23]
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d02c      	beq.n	8000aca <I2C_MasterSendDataIT+0x7a>

		//Storing the arguments globally in the I2C Handle structure
		pI2CHandler->TxLen = len;
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	687a      	ldr	r2, [r7, #4]
 8000a74:	611a      	str	r2, [r3, #16]
		pI2CHandler->pTxBuffer = pTxBuffer;
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	68ba      	ldr	r2, [r7, #8]
 8000a7a:	605a      	str	r2, [r3, #4]
		pI2CHandler->DeviceAddr = pSlaveAddress;
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	78fa      	ldrb	r2, [r7, #3]
 8000a80:	779a      	strb	r2, [r3, #30]
		pI2CHandler->RepeatedStart = repeatedStart;
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000a88:	775a      	strb	r2, [r3, #29]

		//Mark the I2C bus as busy in transmitting so that other master
		//cannot take over the same bus (avoid arbitration error)
		pI2CHandler->TxRxState = I2C_BUSY_IN_TX;
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	2202      	movs	r2, #2
 8000a8e:	771a      	strb	r2, [r3, #28]


		//Generate the Start condition
		generateStartCondition(pI2CHandler->pI2Cx);
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f000 fafd 	bl	8001094 <generateStartCondition>

		//Enable the event interrupt control bit for transmitting
		pI2CHandler->pI2Cx->CR2 |= 1 << I2C_CR2_ITBUFEN;
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	685a      	ldr	r2, [r3, #4]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000aa8:	605a      	str	r2, [r3, #4]

		//Enable the event interrupt control bit
		pI2CHandler->pI2Cx->CR2 |= 1 << I2C_CR2_ITEVTEN;
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	685a      	ldr	r2, [r3, #4]
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000ab8:	605a      	str	r2, [r3, #4]

		//Enable the error interrupt control bit to inform
		//the error back the user application, which is one of the main responsibily
		//for writing the driver
		pI2CHandler->pI2Cx->CR2 |= 1 << I2C_CR2_ITERREN;
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	685a      	ldr	r2, [r3, #4]
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000ac8:	605a      	str	r2, [r3, #4]


	}

	return state;
 8000aca:	7dfb      	ldrb	r3, [r7, #23]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3718      	adds	r7, #24
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}

08000ad4 <I2C_MasterReceiveDataIT>:
 *
 * @return				- I2C current state
 * @note				- This is the non-blocking API
 */
uint8_t I2C_MasterReceiveDataIT(I2C_Handle_t* pI2CHandler, uint8_t* pRxBuffer, uint32_t len,
		 	 	 	 	     uint8_t pSlaveAddress, uint8_t repeatedStart) {
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	60f8      	str	r0, [r7, #12]
 8000adc:	60b9      	str	r1, [r7, #8]
 8000ade:	607a      	str	r2, [r7, #4]
 8000ae0:	70fb      	strb	r3, [r7, #3]
	uint8_t state;
	state = pI2CHandler->TxRxState;
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	7f1b      	ldrb	r3, [r3, #28]
 8000ae6:	75fb      	strb	r3, [r7, #23]

	//check to see whether device is in ready state
	if (state != I2C_BUSY_IN_RX && state != I2C_BUSY_IN_TX) {
 8000ae8:	7dfb      	ldrb	r3, [r7, #23]
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d032      	beq.n	8000b54 <I2C_MasterReceiveDataIT+0x80>
 8000aee:	7dfb      	ldrb	r3, [r7, #23]
 8000af0:	2b02      	cmp	r3, #2
 8000af2:	d02f      	beq.n	8000b54 <I2C_MasterReceiveDataIT+0x80>

		//Transfer device information to the I2C Handle structure
		pI2CHandler->RxLen = len;
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	687a      	ldr	r2, [r7, #4]
 8000af8:	615a      	str	r2, [r3, #20]
		pI2CHandler->pRxBuffer = pRxBuffer;
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	68ba      	ldr	r2, [r7, #8]
 8000afe:	609a      	str	r2, [r3, #8]
		pI2CHandler->RxSize	   = len;
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	687a      	ldr	r2, [r7, #4]
 8000b04:	619a      	str	r2, [r3, #24]
		pI2CHandler->DeviceAddr = pSlaveAddress;
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	78fa      	ldrb	r2, [r7, #3]
 8000b0a:	779a      	strb	r2, [r3, #30]
		pI2CHandler->RepeatedStart = repeatedStart;
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000b12:	775a      	strb	r2, [r3, #29]

		//Mark the current state as busy in transmitting
		//Note: in I2C, the BUSY bit is set and clear by hardware
		//automaticallly. Thus, to keep track of the current state,
		//it's best to define the state macros
		pI2CHandler->TxRxState = I2C_BUSY_IN_RX;
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	2201      	movs	r2, #1
 8000b18:	771a      	strb	r2, [r3, #28]


		//Generate the start condition
		generateStartCondition(pI2CHandler->pI2Cx);
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f000 fab8 	bl	8001094 <generateStartCondition>

		//Enable the event interrupt control bit for receiving data
		pI2CHandler->pI2Cx->CR2 |= 1 << I2C_CR2_ITBUFEN;
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	685a      	ldr	r2, [r3, #4]
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000b32:	605a      	str	r2, [r3, #4]

		//Enable the event interrupt control bit
		pI2CHandler->pI2Cx->CR2 |= 1 << I2C_CR2_ITEVTEN;
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	685a      	ldr	r2, [r3, #4]
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000b42:	605a      	str	r2, [r3, #4]

		//Enable the error interrupt control bit in the event
		//that error such as overrrun occurs in data reception
		pI2CHandler->pI2Cx->CR2 |= 1 << I2C_CR2_ITERREN;
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	685a      	ldr	r2, [r3, #4]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000b52:	605a      	str	r2, [r3, #4]



	}
	return state;
 8000b54:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	3718      	adds	r7, #24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <I2C_EV_IRQHandling>:
				//Implement later
			}
		}
}*/

void I2C_EV_IRQHandling(I2C_Handle_t* pI2CHandler) {
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b086      	sub	sp, #24
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
	//Interrupt handling for both master and slave mode of a device

		uint32_t temp, temp1, temp2;
		I2C_Reg_t* pI2Cx = pI2CHandler->pI2Cx;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	617b      	str	r3, [r7, #20]

		//Check status of the event interrupt control bit
		temp1 = (pI2Cx->CR2 & (1 << I2C_CR2_ITBUFEN)) >> I2C_CR2_ITBUFEN;
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	0a9b      	lsrs	r3, r3, #10
 8000b72:	f003 0301 	and.w	r3, r3, #1
 8000b76:	613b      	str	r3, [r7, #16]
		temp2 = (pI2Cx->CR2 & (1 << I2C_CR2_ITEVTEN)) >> I2C_CR2_ITEVTEN;
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	0a5b      	lsrs	r3, r3, #9
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	60fb      	str	r3, [r7, #12]

/****************************************SB_EVENT_INTERRUPT*****************************************/
		temp  = pI2CHandler->pI2Cx->SR1 & ( 1 << I2C_SR1_SB);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	695b      	ldr	r3, [r3, #20]
 8000b8a:	f003 0301 	and.w	r3, r3, #1
 8000b8e:	60bb      	str	r3, [r7, #8]
		//1. Handle For interrupt generated by SB event
		//	Note : SB flag is only applicable in Master mode
		//Handle for interrupt generated by SB event
		//Note: SB flag is only applicable in master mode
		//temp  = I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_SB);
		if (temp && temp2) {
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d023      	beq.n	8000bde <I2C_EV_IRQHandling+0x80>
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d020      	beq.n	8000bde <I2C_EV_IRQHandling+0x80>
			if (I2C_CheckStatusFlag(&pI2Cx->SR2, I2C_FLAG_SR2_SML)) { //master mode
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	3318      	adds	r3, #24
 8000ba0:	2101      	movs	r1, #1
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f7ff fefa 	bl	800099c <I2C_CheckStatusFlag>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d017      	beq.n	8000bde <I2C_EV_IRQHandling+0x80>
				clearFlagSB(pI2Cx);
 8000bae:	6978      	ldr	r0, [r7, #20]
 8000bb0:	f000 fa90 	bl	80010d4 <clearFlagSB>
				if (pI2CHandler->TxRxState == I2C_BUSY_IN_TX) { //busy in transmission
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	7f1b      	ldrb	r3, [r3, #28]
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d106      	bne.n	8000bca <I2C_EV_IRQHandling+0x6c>
					//clear the SB bit by reading the SR1 register
					//AND writing slave address to the DR with r/w bit low
					sendAddressToSlaveWrite(pI2Cx, pI2CHandler->DeviceAddr);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	7f9b      	ldrb	r3, [r3, #30]
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	6978      	ldr	r0, [r7, #20]
 8000bc4:	f000 faec 	bl	80011a0 <sendAddressToSlaveWrite>
 8000bc8:	e009      	b.n	8000bde <I2C_EV_IRQHandling+0x80>

				} else if (pI2CHandler->TxRxState == I2C_BUSY_IN_RX) { //busy in reception
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	7f1b      	ldrb	r3, [r3, #28]
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	d105      	bne.n	8000bde <I2C_EV_IRQHandling+0x80>
					//Write slave address to DR with r/w bit high
					sendAddressToSlaveRead(pI2Cx, pI2CHandler->DeviceAddr);
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	7f9b      	ldrb	r3, [r3, #30]
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	6978      	ldr	r0, [r7, #20]
 8000bda:	f000 faf2 	bl	80011c2 <sendAddressToSlaveRead>

/***************************************ADDR_EVENT_INTERRUPT******************************************/
		//Handle interrupt generated by ADDR event
		//Note: When device is in master mode, the Address is sent
		//		When device is in slave mode, address matched with its own address
		temp = I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_ADDR);
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	3314      	adds	r3, #20
 8000be2:	2102      	movs	r1, #2
 8000be4:	4618      	mov	r0, r3
 8000be6:	f7ff fed9 	bl	800099c <I2C_CheckStatusFlag>
 8000bea:	4603      	mov	r3, r0
 8000bec:	60bb      	str	r3, [r7, #8]
		//temp = (pI2Cx->SR1 & ( 1 << I2C_SR1_ADDR)) >> I2C_SR1_ADDR;
		if (temp && temp2) {
 8000bee:	68bb      	ldr	r3, [r7, #8]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d02b      	beq.n	8000c4c <I2C_EV_IRQHandling+0xee>
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d028      	beq.n	8000c4c <I2C_EV_IRQHandling+0xee>
			if (I2C_CheckStatusFlag(&pI2Cx->SR2, I2C_FLAG_SR2_SML)) { //master mode
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	3318      	adds	r3, #24
 8000bfe:	2101      	movs	r1, #1
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff fecb 	bl	800099c <I2C_CheckStatusFlag>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d01f      	beq.n	8000c4c <I2C_EV_IRQHandling+0xee>
				if (pI2CHandler->TxRxState == I2C_BUSY_IN_TX) { //busy in transmission
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	7f1b      	ldrb	r3, [r3, #28]
 8000c10:	2b02      	cmp	r3, #2
 8000c12:	d103      	bne.n	8000c1c <I2C_EV_IRQHandling+0xbe>

					//As soon as the slave address is sent, the ADDR bit is set by HARDWARE
					//and an interrupt is generated if the ITEVFEN bit is set (which we don't cover in
					//this case). Clear this by reading SR1 register followed by reading SR2
					clearFlagADDR(pI2Cx);
 8000c14:	6978      	ldr	r0, [r7, #20]
 8000c16:	f000 fa6a 	bl	80010ee <clearFlagADDR>
 8000c1a:	e017      	b.n	8000c4c <I2C_EV_IRQHandling+0xee>
				} else if (pI2CHandler->TxRxState == I2C_BUSY_IN_RX) {
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	7f1b      	ldrb	r3, [r3, #28]
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d113      	bne.n	8000c4c <I2C_EV_IRQHandling+0xee>

					//In the even of having 1 byte reception, the Acknowledge bit must be disabled
					//in the EV6 before clearing the ADDR flag
					if (pI2CHandler->RxSize == 1) {
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	2b01      	cmp	r3, #1
 8000c2a:	d104      	bne.n	8000c36 <I2C_EV_IRQHandling+0xd8>
						ctrlBitACK(pI2Cx, DISABLE); //Disable ACK bit before clearing ADDR
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	6978      	ldr	r0, [r7, #20]
 8000c30:	f000 fa7e 	bl	8001130 <ctrlBitACK>
 8000c34:	e007      	b.n	8000c46 <I2C_EV_IRQHandling+0xe8>
					} else if (pI2CHandler->RxSize == 2) {
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	699b      	ldr	r3, [r3, #24]
 8000c3a:	2b02      	cmp	r3, #2
 8000c3c:	d103      	bne.n	8000c46 <I2C_EV_IRQHandling+0xe8>
						ctrlBitPOS(pI2Cx, ENABLE); //enable POS bit before clearing ADDR
 8000c3e:	2101      	movs	r1, #1
 8000c40:	6978      	ldr	r0, [r7, #20]
 8000c42:	f000 fa91 	bl	8001168 <ctrlBitPOS>
					}

					//As soon as the slave address is sent, the ADDR bit is set by HARDWARE
					//and an interrupt is generated if the ITEVFEN bit is set (which we don't cover in
					//this case). Clear this by reading SR1 register followed by reading SR2
					clearFlagADDR(pI2Cx);
 8000c46:	6978      	ldr	r0, [r7, #20]
 8000c48:	f000 fa51 	bl	80010ee <clearFlagADDR>
			}
		}

/***************************************BTF_EVENT_INTERRUPT*******************************************/
		//Handle for interrupt generate by BTF (Byte Transfer Finished) event
		temp = I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_BTF);
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	3314      	adds	r3, #20
 8000c50:	2104      	movs	r1, #4
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff fea2 	bl	800099c <I2C_CheckStatusFlag>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	60bb      	str	r3, [r7, #8]
		if (temp && temp2) {
 8000c5c:	68bb      	ldr	r3, [r7, #8]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d03f      	beq.n	8000ce2 <I2C_EV_IRQHandling+0x184>
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d03c      	beq.n	8000ce2 <I2C_EV_IRQHandling+0x184>
			if (I2C_CheckStatusFlag(&pI2Cx->SR2, I2C_FLAG_SR2_SML)) { //master mode
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	3318      	adds	r3, #24
 8000c6c:	2101      	movs	r1, #1
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff fe94 	bl	800099c <I2C_CheckStatusFlag>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d033      	beq.n	8000ce2 <I2C_EV_IRQHandling+0x184>
				if (I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_TXE)) { //the end of transmission
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	3314      	adds	r3, #20
 8000c7e:	2180      	movs	r1, #128	; 0x80
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff fe8b 	bl	800099c <I2C_CheckStatusFlag>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d012      	beq.n	8000cb2 <I2C_EV_IRQHandling+0x154>

					if (pI2CHandler->TxLen == 0) {
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	691b      	ldr	r3, [r3, #16]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d126      	bne.n	8000ce2 <I2C_EV_IRQHandling+0x184>
						//Generate the stop condition
						if (!pI2CHandler->RepeatedStart) {
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	7f5b      	ldrb	r3, [r3, #29]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d102      	bne.n	8000ca2 <I2C_EV_IRQHandling+0x144>
							generateStopCondition(pI2Cx);
 8000c9c:	6978      	ldr	r0, [r7, #20]
 8000c9e:	f000 fa09 	bl	80010b4 <generateStopCondition>
						}

						//Close the transmission
						closeMasterTx(pI2CHandler);
 8000ca2:	6878      	ldr	r0, [r7, #4]
 8000ca4:	f000 faa0 	bl	80011e8 <closeMasterTx>

						//Application Call back
						I2C_ApplicationEventCallBack(pI2CHandler, I2C_EVT_TXE_CMPLT);
 8000ca8:	2100      	movs	r1, #0
 8000caa:	6878      	ldr	r0, [r7, #4]
 8000cac:	f7ff fb88 	bl	80003c0 <I2C_ApplicationEventCallBack>
 8000cb0:	e017      	b.n	8000ce2 <I2C_EV_IRQHandling+0x184>
					}
				}
				else if (I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_RXNE)) { //the end of reception
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	3314      	adds	r3, #20
 8000cb6:	2140      	movs	r1, #64	; 0x40
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f7ff fe6f 	bl	800099c <I2C_CheckStatusFlag>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d00e      	beq.n	8000ce2 <I2C_EV_IRQHandling+0x184>

					if (pI2CHandler->RxLen == 2) {
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	695b      	ldr	r3, [r3, #20]
 8000cc8:	2b02      	cmp	r3, #2
 8000cca:	d10a      	bne.n	8000ce2 <I2C_EV_IRQHandling+0x184>
						ctrlBitACK(pI2Cx, DISABLE);
 8000ccc:	2100      	movs	r1, #0
 8000cce:	6978      	ldr	r0, [r7, #20]
 8000cd0:	f000 fa2e 	bl	8001130 <ctrlBitACK>
						//Generate the stop condition
						if (!pI2CHandler->RepeatedStart) {
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	7f5b      	ldrb	r3, [r3, #29]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d102      	bne.n	8000ce2 <I2C_EV_IRQHandling+0x184>
							generateStopCondition(pI2Cx);
 8000cdc:	6978      	ldr	r0, [r7, #20]
 8000cde:	f000 f9e9 	bl	80010b4 <generateStopCondition>
			}
		}
/***************************************STOPF_EVENT_INTERRUPT*****************************************/
		//Handle for interrupt generated by STOPF event
		//Note: Stop detection flag is applicable only in slave mode. For master, this flag will never be set
		temp = I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_STOPF);
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	3314      	adds	r3, #20
 8000ce6:	2110      	movs	r1, #16
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f7ff fe57 	bl	800099c <I2C_CheckStatusFlag>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	60bb      	str	r3, [r7, #8]
		if (temp && temp2) {
 8000cf2:	68bb      	ldr	r3, [r7, #8]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d012      	beq.n	8000d1e <I2C_EV_IRQHandling+0x1c0>
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d00f      	beq.n	8000d1e <I2C_EV_IRQHandling+0x1c0>

			if (!I2C_CheckStatusFlag(&pI2Cx->SR2, I2C_FLAG_SR2_SML)) { //slave mode
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	3318      	adds	r3, #24
 8000d02:	2101      	movs	r1, #1
 8000d04:	4618      	mov	r0, r3
 8000d06:	f7ff fe49 	bl	800099c <I2C_CheckStatusFlag>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d106      	bne.n	8000d1e <I2C_EV_IRQHandling+0x1c0>
				clearFlagSTOPF(pI2Cx);
 8000d10:	6978      	ldr	r0, [r7, #20]
 8000d12:	f000 f9fc 	bl	800110e <clearFlagSTOPF>
				I2C_ApplicationEventCallBack(pI2CHandler, I2C_EVT_STOPF_CMPLT);
 8000d16:	2102      	movs	r1, #2
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f7ff fb51 	bl	80003c0 <I2C_ApplicationEventCallBack>
			}
		}

/***************************************TXE_EVENT_INTERRUPT*******************************************/
		//Handle for interrupt generated by TXE event
		temp = I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_TXE);
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	3314      	adds	r3, #20
 8000d22:	2180      	movs	r1, #128	; 0x80
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff fe39 	bl	800099c <I2C_CheckStatusFlag>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	60bb      	str	r3, [r7, #8]
		if ((temp && temp1) && temp2) {
 8000d2e:	68bb      	ldr	r3, [r7, #8]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d022      	beq.n	8000d7a <I2C_EV_IRQHandling+0x21c>
 8000d34:	693b      	ldr	r3, [r7, #16]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d01f      	beq.n	8000d7a <I2C_EV_IRQHandling+0x21c>
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d01c      	beq.n	8000d7a <I2C_EV_IRQHandling+0x21c>
			if (I2C_CheckStatusFlag(&pI2Cx->SR2, I2C_FLAG_SR2_SML)) { //Master mode
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	3318      	adds	r3, #24
 8000d44:	2101      	movs	r1, #1
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff fe28 	bl	800099c <I2C_CheckStatusFlag>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d013      	beq.n	8000d7a <I2C_EV_IRQHandling+0x21c>
				//Handle for transmission
				if (pI2CHandler->TxLen > 0) {
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	691b      	ldr	r3, [r3, #16]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d00f      	beq.n	8000d7a <I2C_EV_IRQHandling+0x21c>
					pI2CHandler->pI2Cx->DR = *(pI2CHandler->pTxBuffer);
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	781a      	ldrb	r2, [r3, #0]
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	611a      	str	r2, [r3, #16]
					pI2CHandler->TxLen--;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	691b      	ldr	r3, [r3, #16]
 8000d6a:	1e5a      	subs	r2, r3, #1
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	611a      	str	r2, [r3, #16]
					pI2CHandler->pTxBuffer++;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	1c5a      	adds	r2, r3, #1
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	605a      	str	r2, [r3, #4]
			}
		}*/

		//Handle for interrupt generated by RXNE event
		//Handle for interrupt generated by TXE event
		temp = I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_RXNE);
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	3314      	adds	r3, #20
 8000d7e:	2140      	movs	r1, #64	; 0x40
 8000d80:	4618      	mov	r0, r3
 8000d82:	f7ff fe0b 	bl	800099c <I2C_CheckStatusFlag>
 8000d86:	4603      	mov	r3, r0
 8000d88:	60bb      	str	r3, [r7, #8]
		if ((temp && temp1) && temp2) {
 8000d8a:	68bb      	ldr	r3, [r7, #8]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d02e      	beq.n	8000dee <I2C_EV_IRQHandling+0x290>
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d02b      	beq.n	8000dee <I2C_EV_IRQHandling+0x290>
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d028      	beq.n	8000dee <I2C_EV_IRQHandling+0x290>
			if (I2C_CheckStatusFlag(&pI2Cx->SR2, I2C_FLAG_SR2_SML)) { //Master mode
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	3318      	adds	r3, #24
 8000da0:	2101      	movs	r1, #1
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff fdfa 	bl	800099c <I2C_CheckStatusFlag>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d01f      	beq.n	8000dee <I2C_EV_IRQHandling+0x290>

				//Handle for multiple reception
				*(pI2CHandler->pRxBuffer) = pI2CHandler->pI2Cx->DR;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	691a      	ldr	r2, [r3, #16]
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	689b      	ldr	r3, [r3, #8]
 8000db8:	b2d2      	uxtb	r2, r2
 8000dba:	701a      	strb	r2, [r3, #0]
				pI2CHandler->RxLen--;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	695b      	ldr	r3, [r3, #20]
 8000dc0:	1e5a      	subs	r2, r3, #1
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	615a      	str	r2, [r3, #20]
				if (pI2CHandler->RxLen > 1) {
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	695b      	ldr	r3, [r3, #20]
 8000dca:	2b01      	cmp	r3, #1
 8000dcc:	d904      	bls.n	8000dd8 <I2C_EV_IRQHandling+0x27a>
					pI2CHandler->pRxBuffer++;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	1c5a      	adds	r2, r3, #1
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	609a      	str	r2, [r3, #8]
				}

				if (pI2CHandler->RxLen == 0) {
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	695b      	ldr	r3, [r3, #20]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d106      	bne.n	8000dee <I2C_EV_IRQHandling+0x290>
					//Close the transmission
					closeMasterRx(pI2CHandler);
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f000 fa24 	bl	800122e <closeMasterRx>

					//Application Call back
					I2C_ApplicationEventCallBack(pI2CHandler, I2C_EVT_RXNE_CMPLT);
 8000de6:	2101      	movs	r1, #1
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	f7ff fae9 	bl	80003c0 <I2C_ApplicationEventCallBack>
				}
			} else { //Slave mode

			}
		}
}
 8000dee:	bf00      	nop
 8000df0:	3718      	adds	r7, #24
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <I2C_ER_IRQHandling>:
 * @param[in]			- I2C handle structure
 *
 * @return				- none
 * @note				- none
 */
void I2C_ER_IRQHandling(I2C_Handle_t* pI2CHandler) {
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b084      	sub	sp, #16
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
	uint8_t temp, temp1;
	I2C_Reg_t* pI2Cx = pI2CHandler->pI2Cx;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	60fb      	str	r3, [r7, #12]

	//Check the status of the error interrupt flag
	temp1 = pI2Cx->CR2 & (1 << I2C_CR2_ITBUFEN);
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	2300      	movs	r3, #0
 8000e0a:	72fb      	strb	r3, [r7, #11]

/**************************************BERR_ERROR_INTERRUPT*********************************************/
	//This error occurs when the I2C interface detects an external Stop
	//Start condition during an address or a data transfer.
	temp = I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_BERR);
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	3314      	adds	r3, #20
 8000e10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff fdc1 	bl	800099c <I2C_CheckStatusFlag>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	72bb      	strb	r3, [r7, #10]
	if (temp && temp1) {
 8000e1e:	7abb      	ldrb	r3, [r7, #10]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d01b      	beq.n	8000e5c <I2C_ER_IRQHandling+0x66>
 8000e24:	7afb      	ldrb	r3, [r7, #11]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d018      	beq.n	8000e5c <I2C_ER_IRQHandling+0x66>

		//Clear the BERR flag
		pI2Cx->SR1 &= ~I2C_FLAG_SR1_BERR;
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	695b      	ldr	r3, [r3, #20]
 8000e2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	615a      	str	r2, [r3, #20]

		//In master mode: the lines are not released, and the state of the
		//current transmission is not affected. It is up to software to abort
		//or not the current transmission. In this implemenetation, I decided
		//to close the transmission instead.
		if (I2C_CheckStatusFlag(&pI2Cx->SR2, I2C_FLAG_SR2_SML)) { //Master mode
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	3318      	adds	r3, #24
 8000e3a:	2101      	movs	r1, #1
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff fdad 	bl	800099c <I2C_CheckStatusFlag>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d005      	beq.n	8000e54 <I2C_ER_IRQHandling+0x5e>

			//Close the master transmission
			generateStopCondition(pI2Cx);
 8000e48:	68f8      	ldr	r0, [r7, #12]
 8000e4a:	f000 f933 	bl	80010b4 <generateStopCondition>
			closeMasterTx(pI2CHandler);
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f000 f9ca 	bl	80011e8 <closeMasterTx>

		//In slave mode, data are discarded and the lines are released by hardware
		else {
			//Implement later
		}
		I2C_ApplicationEventCallBack(pI2CHandler, I2C_ERR_BERR);
 8000e54:	2103      	movs	r1, #3
 8000e56:	6878      	ldr	r0, [r7, #4]
 8000e58:	f7ff fab2 	bl	80003c0 <I2C_ApplicationEventCallBack>


/**************************************AF_ERROR_INTERRUPT*********************************************/
	//This error occurs when the interface detects a nonacknowledge bit.
	//Note: A transmitter that receives NACK should reset the transmission
	temp = I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_AF);
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	3314      	adds	r3, #20
 8000e60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e64:	4618      	mov	r0, r3
 8000e66:	f7ff fd99 	bl	800099c <I2C_CheckStatusFlag>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	72bb      	strb	r3, [r7, #10]
	if (temp && temp1) {
 8000e6e:	7abb      	ldrb	r3, [r7, #10]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d01b      	beq.n	8000eac <I2C_ER_IRQHandling+0xb6>
 8000e74:	7afb      	ldrb	r3, [r7, #11]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d018      	beq.n	8000eac <I2C_ER_IRQHandling+0xb6>

		//Clear the AF flag
		pI2Cx->SR1 &= ~I2C_FLAG_SR1_AF;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	695b      	ldr	r3, [r3, #20]
 8000e7e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	615a      	str	r2, [r3, #20]

		//In master mode, a stop or repeated start condition must
		//be generated by software
		if (I2C_CheckStatusFlag(&pI2Cx->SR2, I2C_FLAG_SR2_SML)) { //Master mode
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	3318      	adds	r3, #24
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff fd85 	bl	800099c <I2C_CheckStatusFlag>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d005      	beq.n	8000ea4 <I2C_ER_IRQHandling+0xae>

			//Close the master transmission by
			//generating the stop condition
			generateStopCondition(pI2Cx);
 8000e98:	68f8      	ldr	r0, [r7, #12]
 8000e9a:	f000 f90b 	bl	80010b4 <generateStopCondition>
			closeMasterTx(pI2CHandler);
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f000 f9a2 	bl	80011e8 <closeMasterTx>

		//In slave mode, data are discarded and the lines are released by hardware
		else {
			//Implement later
		}
		I2C_ApplicationEventCallBack(pI2CHandler, I2C_ERR_AF);
 8000ea4:	2104      	movs	r1, #4
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	f7ff fa8a 	bl	80003c0 <I2C_ApplicationEventCallBack>
	}

/**************************************ARLO_ERROR_INTERRUPT*********************************************/
	//This error occurs when the I2C interface detects an arbitration lost condition
	//This happens all the more often in the multi-master communication
	temp = I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_ARLO);
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	3314      	adds	r3, #20
 8000eb0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fd71 	bl	800099c <I2C_CheckStatusFlag>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	72bb      	strb	r3, [r7, #10]
	if (temp && temp1) {
 8000ebe:	7abb      	ldrb	r3, [r7, #10]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d00c      	beq.n	8000ede <I2C_ER_IRQHandling+0xe8>
 8000ec4:	7afb      	ldrb	r3, [r7, #11]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d009      	beq.n	8000ede <I2C_ER_IRQHandling+0xe8>

		//Clear the ARLO flag
		pI2Cx->SR1 &= ~I2C_FLAG_SR1_ARLO;
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	695b      	ldr	r3, [r3, #20]
 8000ece:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	615a      	str	r2, [r3, #20]

		//Note: When this flag is set, the I2C interface goes automatically back to
		//slave mode (the MSL bit is cleared). Whe the I2C loses the arbitration, it
		//is not able to acknowledge its slave address in the same transfer
		//Lines are released by hardware
		I2C_ApplicationEventCallBack(pI2CHandler, I2C_ERR_ARLO);
 8000ed6:	2105      	movs	r1, #5
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	f7ff fa71 	bl	80003c0 <I2C_ApplicationEventCallBack>
	//An overrun error can occur in slave mode while underrun can occur in
	//master mode. This is when clock stretching is disabled and the I2C interface
	//is receiving data. The interface has received a byte (RXNE = 1) and the data in
	//DR has not been read, before the next byte is received by the interface, which
	//results in the loss of the newly received byte.
	temp = I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_OVR);
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	3314      	adds	r3, #20
 8000ee2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff fd58 	bl	800099c <I2C_CheckStatusFlag>
 8000eec:	4603      	mov	r3, r0
 8000eee:	72bb      	strb	r3, [r7, #10]
	if (temp && temp1) {
 8000ef0:	7abb      	ldrb	r3, [r7, #10]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d00c      	beq.n	8000f10 <I2C_ER_IRQHandling+0x11a>
 8000ef6:	7afb      	ldrb	r3, [r7, #11]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d009      	beq.n	8000f10 <I2C_ER_IRQHandling+0x11a>

		//Clear the OVR flag
		pI2Cx->SR1 &= ~I2C_FLAG_SR1_OVR;
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	695b      	ldr	r3, [r3, #20]
 8000f00:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	615a      	str	r2, [r3, #20]

		//Report to the user application
		I2C_ApplicationEventCallBack(pI2CHandler, I2C_ERR_OVR);
 8000f08:	2106      	movs	r1, #6
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f7ff fa58 	bl	80003c0 <I2C_ApplicationEventCallBack>
	}

/***************************************OVR_ERROR_INTERRUPT********************************************/
	//Handle for PECERR error interrupt. For more details, see STM32F407xx Reference Manual
	temp = I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_PECERR);
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	3314      	adds	r3, #20
 8000f14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff fd3f 	bl	800099c <I2C_CheckStatusFlag>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	72bb      	strb	r3, [r7, #10]
	if (temp && temp1) {
 8000f22:	7abb      	ldrb	r3, [r7, #10]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d00c      	beq.n	8000f42 <I2C_ER_IRQHandling+0x14c>
 8000f28:	7afb      	ldrb	r3, [r7, #11]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d009      	beq.n	8000f42 <I2C_ER_IRQHandling+0x14c>

		//Clear the PECERR flag
		pI2Cx->SR1 &= ~I2C_FLAG_SR1_PECERR;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	695b      	ldr	r3, [r3, #20]
 8000f32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	615a      	str	r2, [r3, #20]

		//Report to the user application
		I2C_ApplicationEventCallBack(pI2CHandler, I2C_ERR_PECERR);
 8000f3a:	2107      	movs	r1, #7
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f7ff fa3f 	bl	80003c0 <I2C_ApplicationEventCallBack>
	}

/***************************************OVR_ERROR_INTERRUPT********************************************/
	//Handle for TIMEOUT error interrupt. For more details, see STM32F407xx Reference Manual
	temp = I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_TIMEOUT);
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	3314      	adds	r3, #20
 8000f46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff fd26 	bl	800099c <I2C_CheckStatusFlag>
 8000f50:	4603      	mov	r3, r0
 8000f52:	72bb      	strb	r3, [r7, #10]
	if (temp && temp1) {
 8000f54:	7abb      	ldrb	r3, [r7, #10]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d00c      	beq.n	8000f74 <I2C_ER_IRQHandling+0x17e>
 8000f5a:	7afb      	ldrb	r3, [r7, #11]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d009      	beq.n	8000f74 <I2C_ER_IRQHandling+0x17e>

		//Clear the TIMEOUT flag
		pI2Cx->SR1 &= ~I2C_FLAG_SR1_TIMEOUT;
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	695b      	ldr	r3, [r3, #20]
 8000f64:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	615a      	str	r2, [r3, #20]

		//Report to the user application
		I2C_ApplicationEventCallBack(pI2CHandler, I2C_ERR_TIMEOUT);
 8000f6c:	2108      	movs	r1, #8
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f7ff fa26 	bl	80003c0 <I2C_ApplicationEventCallBack>
	}

/***************************************SMBALERT_ERROR_INTERRUPT***************************************/
	//Handle for SMBALERT error interrupt. For more details, see STM32F407xx Reference Manual
	temp = I2C_CheckStatusFlag(&pI2Cx->SR1, I2C_FLAG_SR1_SMBALERT);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	3314      	adds	r3, #20
 8000f78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff fd0d 	bl	800099c <I2C_CheckStatusFlag>
 8000f82:	4603      	mov	r3, r0
 8000f84:	72bb      	strb	r3, [r7, #10]
	if (temp && temp1) {
 8000f86:	7abb      	ldrb	r3, [r7, #10]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d00c      	beq.n	8000fa6 <I2C_ER_IRQHandling+0x1b0>
 8000f8c:	7afb      	ldrb	r3, [r7, #11]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d009      	beq.n	8000fa6 <I2C_ER_IRQHandling+0x1b0>

		//Clear the SMBALERT flag
		pI2Cx->SR1 &= ~I2C_FLAG_SR1_SMBALERT;
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	695b      	ldr	r3, [r3, #20]
 8000f96:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	615a      	str	r2, [r3, #20]

		//Report to the user application
		I2C_ApplicationEventCallBack(pI2CHandler, I2C_ERR_SMBALERT);
 8000f9e:	2109      	movs	r1, #9
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f7ff fa0d 	bl	80003c0 <I2C_ApplicationEventCallBack>
	}
}
 8000fa6:	bf00      	nop
 8000fa8:	3710      	adds	r7, #16
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
	...

08000fb0 <getAPB1ClkFreq>:
 * @param[in]			-
 *
 * @return				- none
 * @note				- See the Clock Tree diagram in STM32F4xx Reference Manual for details
 */
static uint32_t getAPB1ClkFreq() {
 8000fb0:	b5b0      	push	{r4, r5, r7, lr}
 8000fb2:	b08a      	sub	sp, #40	; 0x28
 8000fb4:	af00      	add	r7, sp, #0

	uint16_t temp, AHB1Prescalar,  APB1Prescalar;
	uint16_t AHB1PreSclr[9] = {1, 2, 4, 6, 16, 64, 128, 256, 512};
 8000fb6:	4b2e      	ldr	r3, [pc, #184]	; (8001070 <getAPB1ClkFreq+0xc0>)
 8000fb8:	f107 040c 	add.w	r4, r7, #12
 8000fbc:	461d      	mov	r5, r3
 8000fbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fc2:	682b      	ldr	r3, [r5, #0]
 8000fc4:	8023      	strh	r3, [r4, #0]
	uint16_t APB1PreSclr[5] = {1, 2, 4, 8, 16};
 8000fc6:	4a2b      	ldr	r2, [pc, #172]	; (8001074 <getAPB1ClkFreq+0xc4>)
 8000fc8:	463b      	mov	r3, r7
 8000fca:	ca07      	ldmia	r2, {r0, r1, r2}
 8000fcc:	c303      	stmia	r3!, {r0, r1}
 8000fce:	801a      	strh	r2, [r3, #0]
	uint32_t sysClk;

	//Determine what system clock the MCU is running
	switch ((RCC->CFGR >> 2U) & 0x3) {
 8000fd0:	4b29      	ldr	r3, [pc, #164]	; (8001078 <getAPB1ClkFreq+0xc8>)
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	089b      	lsrs	r3, r3, #2
 8000fd6:	f003 0303 	and.w	r3, r3, #3
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d004      	beq.n	8000fe8 <getAPB1ClkFreq+0x38>
 8000fde:	2b01      	cmp	r3, #1
 8000fe0:	d305      	bcc.n	8000fee <getAPB1ClkFreq+0x3e>
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d006      	beq.n	8000ff4 <getAPB1ClkFreq+0x44>
 8000fe6:	e009      	b.n	8000ffc <getAPB1ClkFreq+0x4c>
	case RCC_HSE:	sysClk = HSE_CLK_FREQ; break; //8MHz
 8000fe8:	4b24      	ldr	r3, [pc, #144]	; (800107c <getAPB1ClkFreq+0xcc>)
 8000fea:	627b      	str	r3, [r7, #36]	; 0x24
 8000fec:	e006      	b.n	8000ffc <getAPB1ClkFreq+0x4c>
	case RCC_HSI:	sysClk = HSI_CLK_FREQ; break; //16MHz
 8000fee:	4b24      	ldr	r3, [pc, #144]	; (8001080 <getAPB1ClkFreq+0xd0>)
 8000ff0:	627b      	str	r3, [r7, #36]	; 0x24
 8000ff2:	e003      	b.n	8000ffc <getAPB1ClkFreq+0x4c>
	case RCC_PLL:	sysClk = getPLLClkFreq(); break; //See this function implementation for details
 8000ff4:	f000 f846 	bl	8001084 <getPLLClkFreq>
 8000ff8:	6278      	str	r0, [r7, #36]	; 0x24
 8000ffa:	bf00      	nop
	}

	//Determine the prescalar factor AHB1 is using
	temp = (RCC->CFGR >> 4U) & 0xF;
 8000ffc:	4b1e      	ldr	r3, [pc, #120]	; (8001078 <getAPB1ClkFreq+0xc8>)
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	091b      	lsrs	r3, r3, #4
 8001002:	b29b      	uxth	r3, r3
 8001004:	f003 030f 	and.w	r3, r3, #15
 8001008:	847b      	strh	r3, [r7, #34]	; 0x22
	AHB1Prescalar = (temp < 8U) ? AHB1PreSclr[0] : AHB1PreSclr[temp % 8 + 1];
 800100a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800100c:	2b07      	cmp	r3, #7
 800100e:	d801      	bhi.n	8001014 <getAPB1ClkFreq+0x64>
 8001010:	89bb      	ldrh	r3, [r7, #12]
 8001012:	e009      	b.n	8001028 <getAPB1ClkFreq+0x78>
 8001014:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001016:	f003 0307 	and.w	r3, r3, #7
 800101a:	3301      	adds	r3, #1
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001022:	4413      	add	r3, r2
 8001024:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8001028:	843b      	strh	r3, [r7, #32]

	//Determine the prescalar factor APB1 is using
	temp = (RCC->CFGR >> 10U) & 0x7;
 800102a:	4b13      	ldr	r3, [pc, #76]	; (8001078 <getAPB1ClkFreq+0xc8>)
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	0a9b      	lsrs	r3, r3, #10
 8001030:	b29b      	uxth	r3, r3
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	847b      	strh	r3, [r7, #34]	; 0x22
	APB1Prescalar = (temp < 4U) ? APB1PreSclr[0] : APB1PreSclr[temp % 8 + 1];
 8001038:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800103a:	2b03      	cmp	r3, #3
 800103c:	d801      	bhi.n	8001042 <getAPB1ClkFreq+0x92>
 800103e:	883b      	ldrh	r3, [r7, #0]
 8001040:	e009      	b.n	8001056 <getAPB1ClkFreq+0xa6>
 8001042:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001044:	f003 0307 	and.w	r3, r3, #7
 8001048:	3301      	adds	r3, #1
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001050:	4413      	add	r3, r2
 8001052:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8001056:	83fb      	strh	r3, [r7, #30]

	//Return the APB1 clock freq
	return (sysClk / AHB1Prescalar) / APB1Prescalar;
 8001058:	8c3b      	ldrh	r3, [r7, #32]
 800105a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800105c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001060:	8bfb      	ldrh	r3, [r7, #30]
 8001062:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001066:	4618      	mov	r0, r3
 8001068:	3728      	adds	r7, #40	; 0x28
 800106a:	46bd      	mov	sp, r7
 800106c:	bdb0      	pop	{r4, r5, r7, pc}
 800106e:	bf00      	nop
 8001070:	08002738 	.word	0x08002738
 8001074:	0800274c 	.word	0x0800274c
 8001078:	40023800 	.word	0x40023800
 800107c:	007a1200 	.word	0x007a1200
 8001080:	00f42400 	.word	0x00f42400

08001084 <getPLLClkFreq>:
 * @param[in]			-
 *
 * @return				- none
 * @note				- See the Clock Tree diagram in STM32F4xx Reference Manual for details
 */
static uint32_t getPLLClkFreq() {
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0

	//Implemented later
	return 1;
 8001088:	2301      	movs	r3, #1
}
 800108a:	4618      	mov	r0, r3
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr

08001094 <generateStartCondition>:
 * @param[in]			- Base address of the specific I2C peripherals (I2C_Reg_t* pI2Cx)
 *
 * @return				- none
 * @note				- none
 */
static void generateStartCondition(I2C_Reg_t* pI2Cx) {
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= 1 << I2C_CR1_START;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	601a      	str	r2, [r3, #0]
}
 80010a8:	bf00      	nop
 80010aa:	370c      	adds	r7, #12
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <generateStopCondition>:
 * @param[in]			- Base address of the specific I2C peripherals (I2C_Reg_t* pI2Cx)
 *
 * @return				- none
 * @note				- none
 */
static void generateStopCondition(I2C_Reg_t* pI2Cx) {
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= 1 << I2C_CR1_STOP;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	601a      	str	r2, [r3, #0]
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <clearFlagSB>:
 * @param[in]			- Base address of the specific I2C peripherals (I2C_Reg_t* pI2Cx)
 *
 * @return				- none
 * @note				- none
 */
static void clearFlagSB(I2C_Reg_t* pI2Cx) {
 80010d4:	b480      	push	{r7}
 80010d6:	b085      	sub	sp, #20
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	uint32_t temp;
	temp = pI2Cx->SR1;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	60fb      	str	r3, [r7, #12]
	(void) temp; //resolve unused variable warning
}
 80010e2:	bf00      	nop
 80010e4:	3714      	adds	r7, #20
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <clearFlagADDR>:
 * @param[in]			- Base address of the specific I2C peripherals (I2C_Reg_t* pI2Cx)
 *
 * @return				- none
 * @note				- none
 */
static void clearFlagADDR(I2C_Reg_t* pI2Cx) {
 80010ee:	b480      	push	{r7}
 80010f0:	b085      	sub	sp, #20
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
	uint32_t temp;
	temp = pI2Cx->SR1;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	695b      	ldr	r3, [r3, #20]
 80010fa:	60fb      	str	r3, [r7, #12]
	temp = pI2Cx->SR2;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	60fb      	str	r3, [r7, #12]
	(void) temp; //resolve unused variable warning
}
 8001102:	bf00      	nop
 8001104:	3714      	adds	r7, #20
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr

0800110e <clearFlagSTOPF>:
 * @param[in]			- base address of the I2C peripheral
 *
 * @return				- none
 * @note				- none
 */
static void clearFlagSTOPF(I2C_Reg_t* pI2Cx) {
 800110e:	b480      	push	{r7}
 8001110:	b085      	sub	sp, #20
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
	uint16_t temp;
	temp = pI2Cx->SR1; //reading the SR1 register
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	695b      	ldr	r3, [r3, #20]
 800111a:	81fb      	strh	r3, [r7, #14]
	pI2Cx->CR1 |= 0x0000; //write to CR1 register
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	601a      	str	r2, [r3, #0]
	(void) temp;
}
 8001124:	bf00      	nop
 8001126:	3714      	adds	r7, #20
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr

08001130 <ctrlBitACK>:
 * @param[in]			- ENABLE or DISABLE macro
 *
 * @return				- none
 * @note				- none
 */
static void ctrlBitACK(I2C_Reg_t* pI2Cx, uint8_t EnOrDi) {
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	460b      	mov	r3, r1
 800113a:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi) {
 800113c:	78fb      	ldrb	r3, [r7, #3]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d006      	beq.n	8001150 <ctrlBitACK+0x20>
		pI2Cx->CR1 |= (1 << I2C_CR1_ACK);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	601a      	str	r2, [r3, #0]
	} else {
		pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
	}
}
 800114e:	e005      	b.n	800115c <ctrlBitACK+0x2c>
		pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	601a      	str	r2, [r3, #0]
}
 800115c:	bf00      	nop
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <ctrlBitPOS>:
 * @param[in]			- ENABLE or DISABLE macro
 *
 * @return				- none
 * @note				- none
 */
static void ctrlBitPOS(I2C_Reg_t* pI2Cx, uint8_t EnOrDi) {
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	460b      	mov	r3, r1
 8001172:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi) {
 8001174:	78fb      	ldrb	r3, [r7, #3]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d006      	beq.n	8001188 <ctrlBitPOS+0x20>
		pI2Cx->CR1 |= (1 << I2C_CR1_POS);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	601a      	str	r2, [r3, #0]
	} else {
		pI2Cx->CR1 &= ~(1 << I2C_CR1_POS);
	}
}
 8001186:	e005      	b.n	8001194 <ctrlBitPOS+0x2c>
		pI2Cx->CR1 &= ~(1 << I2C_CR1_POS);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	601a      	str	r2, [r3, #0]
}
 8001194:	bf00      	nop
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <sendAddressToSlaveWrite>:
 * @param[in]			- slave address
 *
 * @return				- none
 * @note				- none
 */
static void sendAddressToSlaveWrite(I2C_Reg_t* pI2Cx, uint8_t pSlaveAddress) {
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	460b      	mov	r3, r1
 80011aa:	70fb      	strb	r3, [r7, #3]
	 //Write the slave address to DR register
	pI2Cx->DR = (pSlaveAddress << 1);
 80011ac:	78fb      	ldrb	r3, [r7, #3]
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	461a      	mov	r2, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	611a      	str	r2, [r3, #16]
}
 80011b6:	bf00      	nop
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <sendAddressToSlaveRead>:
 * @param[in]			- slave address
 *
 * @return				- none
 * @note				- none
 */
static void sendAddressToSlaveRead(I2C_Reg_t* pI2Cx, uint8_t pSlaveAddress) {
 80011c2:	b480      	push	{r7}
 80011c4:	b083      	sub	sp, #12
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
 80011ca:	460b      	mov	r3, r1
 80011cc:	70fb      	strb	r3, [r7, #3]

	//Write the slave address to DR register
	//with the r/w bit high at the end
	pI2Cx->DR = (pSlaveAddress << 1) | 0x1;
 80011ce:	78fb      	ldrb	r3, [r7, #3]
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	f043 0301 	orr.w	r3, r3, #1
 80011d6:	461a      	mov	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	611a      	str	r2, [r3, #16]
}
 80011dc:	bf00      	nop
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <closeMasterTx>:
 * @param[in]			- I2C handle structure
 *
 * @return				- none
 * @note				- none
 */
static void closeMasterTx(I2C_Handle_t* pI2CHandler) {
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]

	//Reset the interrupt buffer and event
	pI2CHandler->pI2Cx->CR2 &= ~(1 << I2C_CR2_ITBUFEN);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	685a      	ldr	r2, [r3, #4]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80011fe:	605a      	str	r2, [r3, #4]
	pI2CHandler->pI2Cx->CR2 &= ~(1 << I2C_CR2_ITEVTEN);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	685a      	ldr	r2, [r3, #4]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800120e:	605a      	str	r2, [r3, #4]

	//Reset all the global fields
	pI2CHandler->TxRxState = I2C_READY;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2200      	movs	r2, #0
 8001214:	771a      	strb	r2, [r3, #28]
	pI2CHandler->pTxBuffer = NULL;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2200      	movs	r2, #0
 800121a:	605a      	str	r2, [r3, #4]
	pI2CHandler->TxLen = 0;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2200      	movs	r2, #0
 8001220:	611a      	str	r2, [r3, #16]
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <closeMasterRx>:
 * @param[in]			- I2C handle structure
 *
 * @return				- none
 * @note				- none
 */
static void closeMasterRx(I2C_Handle_t* pI2CHandler) {
 800122e:	b580      	push	{r7, lr}
 8001230:	b082      	sub	sp, #8
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]

	//Reset the interrupt buffer and event
	pI2CHandler->pI2Cx->CR2 &= ~(1 << I2C_CR2_ITBUFEN);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	685a      	ldr	r2, [r3, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001244:	605a      	str	r2, [r3, #4]
	pI2CHandler->pI2Cx->CR2 &= ~(1 << I2C_CR2_ITEVTEN);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	685a      	ldr	r2, [r3, #4]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001254:	605a      	str	r2, [r3, #4]

	//Reset all the global fields
	pI2CHandler->TxRxState = I2C_READY;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2200      	movs	r2, #0
 800125a:	771a      	strb	r2, [r3, #28]
	pI2CHandler->pRxBuffer = NULL;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
	pI2CHandler->RxSize = 0;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2200      	movs	r2, #0
 8001266:	619a      	str	r2, [r3, #24]
	pI2CHandler->RxLen = 0;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	615a      	str	r2, [r3, #20]



	//Re-enable the ACKking
	if (pI2CHandler->I2C_Config.ACKControl == ENABLE) {
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	7b9b      	ldrb	r3, [r3, #14]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d105      	bne.n	8001282 <closeMasterRx+0x54>
		ctrlBitACK(pI2CHandler->pI2Cx, ENABLE);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2101      	movs	r1, #1
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ff57 	bl	8001130 <ctrlBitACK>
	}
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <GPIO_PeriClkCtrl>:
 * @param[in]			- ENABLE or DISABLE macro
 *
 * @return				- none
 * @note				- none
 */
void GPIO_PeriClkCtrl(GPIO_Reg_t* pGPIOx, uint8_t EnOrDi) {
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	460b      	mov	r3, r1
 8001296:	70fb      	strb	r3, [r7, #3]

	//Enable or disable the GPIO clock peripherals
	if (EnOrDi) {
 8001298:	78fb      	ldrb	r3, [r7, #3]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d074      	beq.n	8001388 <GPIO_PeriClkCtrl+0xfc>
		//Special note: switch cannot be used for pointer, only integer
		GPIO_PCLK_EN(pGPIOx);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4a76      	ldr	r2, [pc, #472]	; (800147c <GPIO_PeriClkCtrl+0x1f0>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d106      	bne.n	80012b4 <GPIO_PeriClkCtrl+0x28>
 80012a6:	4b76      	ldr	r3, [pc, #472]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012aa:	4a75      	ldr	r2, [pc, #468]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80012ac:	f043 0301 	orr.w	r3, r3, #1
 80012b0:	6313      	str	r3, [r2, #48]	; 0x30
	} else {
		GPIO_PCLK_DI(pGPIOx);
	}
}
 80012b2:	e0dd      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_EN(pGPIOx);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	4a73      	ldr	r2, [pc, #460]	; (8001484 <GPIO_PeriClkCtrl+0x1f8>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d106      	bne.n	80012ca <GPIO_PeriClkCtrl+0x3e>
 80012bc:	4b70      	ldr	r3, [pc, #448]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80012be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c0:	4a6f      	ldr	r2, [pc, #444]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80012c2:	f043 0302 	orr.w	r3, r3, #2
 80012c6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80012c8:	e0d2      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_EN(pGPIOx);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a6e      	ldr	r2, [pc, #440]	; (8001488 <GPIO_PeriClkCtrl+0x1fc>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d106      	bne.n	80012e0 <GPIO_PeriClkCtrl+0x54>
 80012d2:	4b6b      	ldr	r3, [pc, #428]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	4a6a      	ldr	r2, [pc, #424]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80012d8:	f043 0304 	orr.w	r3, r3, #4
 80012dc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80012de:	e0c7      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_EN(pGPIOx);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4a6a      	ldr	r2, [pc, #424]	; (800148c <GPIO_PeriClkCtrl+0x200>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d106      	bne.n	80012f6 <GPIO_PeriClkCtrl+0x6a>
 80012e8:	4b65      	ldr	r3, [pc, #404]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80012ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ec:	4a64      	ldr	r2, [pc, #400]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80012ee:	f043 0308 	orr.w	r3, r3, #8
 80012f2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80012f4:	e0bc      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_EN(pGPIOx);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a65      	ldr	r2, [pc, #404]	; (8001490 <GPIO_PeriClkCtrl+0x204>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d106      	bne.n	800130c <GPIO_PeriClkCtrl+0x80>
 80012fe:	4b60      	ldr	r3, [pc, #384]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001302:	4a5f      	ldr	r2, [pc, #380]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001304:	f043 0310 	orr.w	r3, r3, #16
 8001308:	6313      	str	r3, [r2, #48]	; 0x30
}
 800130a:	e0b1      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_EN(pGPIOx);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4a61      	ldr	r2, [pc, #388]	; (8001494 <GPIO_PeriClkCtrl+0x208>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d106      	bne.n	8001322 <GPIO_PeriClkCtrl+0x96>
 8001314:	4b5a      	ldr	r3, [pc, #360]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001318:	4a59      	ldr	r2, [pc, #356]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 800131a:	f043 0320 	orr.w	r3, r3, #32
 800131e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001320:	e0a6      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_EN(pGPIOx);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a5c      	ldr	r2, [pc, #368]	; (8001498 <GPIO_PeriClkCtrl+0x20c>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d106      	bne.n	8001338 <GPIO_PeriClkCtrl+0xac>
 800132a:	4b55      	ldr	r3, [pc, #340]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	4a54      	ldr	r2, [pc, #336]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001330:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001334:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001336:	e09b      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_EN(pGPIOx);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4a58      	ldr	r2, [pc, #352]	; (800149c <GPIO_PeriClkCtrl+0x210>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d106      	bne.n	800134e <GPIO_PeriClkCtrl+0xc2>
 8001340:	4b4f      	ldr	r3, [pc, #316]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001344:	4a4e      	ldr	r2, [pc, #312]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001346:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800134a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800134c:	e090      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_EN(pGPIOx);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a53      	ldr	r2, [pc, #332]	; (80014a0 <GPIO_PeriClkCtrl+0x214>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d106      	bne.n	8001364 <GPIO_PeriClkCtrl+0xd8>
 8001356:	4b4a      	ldr	r3, [pc, #296]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	4a49      	ldr	r2, [pc, #292]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 800135c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001360:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001362:	e085      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_EN(pGPIOx);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	4a4f      	ldr	r2, [pc, #316]	; (80014a4 <GPIO_PeriClkCtrl+0x218>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d106      	bne.n	800137a <GPIO_PeriClkCtrl+0xee>
 800136c:	4b44      	ldr	r3, [pc, #272]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 800136e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001370:	4a43      	ldr	r2, [pc, #268]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001372:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001376:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001378:	e07a      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_EN(pGPIOx);
 800137a:	4b41      	ldr	r3, [pc, #260]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	4a40      	ldr	r2, [pc, #256]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001380:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001384:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001386:	e073      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_DI(pGPIOx);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	4a3c      	ldr	r2, [pc, #240]	; (800147c <GPIO_PeriClkCtrl+0x1f0>)
 800138c:	4293      	cmp	r3, r2
 800138e:	d106      	bne.n	800139e <GPIO_PeriClkCtrl+0x112>
 8001390:	4b3b      	ldr	r3, [pc, #236]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001394:	4a3a      	ldr	r2, [pc, #232]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001396:	f023 0301 	bic.w	r3, r3, #1
 800139a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800139c:	e068      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_DI(pGPIOx);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a38      	ldr	r2, [pc, #224]	; (8001484 <GPIO_PeriClkCtrl+0x1f8>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d106      	bne.n	80013b4 <GPIO_PeriClkCtrl+0x128>
 80013a6:	4b36      	ldr	r3, [pc, #216]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	4a35      	ldr	r2, [pc, #212]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80013ac:	f023 0302 	bic.w	r3, r3, #2
 80013b0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80013b2:	e05d      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_DI(pGPIOx);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	4a34      	ldr	r2, [pc, #208]	; (8001488 <GPIO_PeriClkCtrl+0x1fc>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d106      	bne.n	80013ca <GPIO_PeriClkCtrl+0x13e>
 80013bc:	4b30      	ldr	r3, [pc, #192]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80013be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c0:	4a2f      	ldr	r2, [pc, #188]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80013c2:	f023 0304 	bic.w	r3, r3, #4
 80013c6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80013c8:	e052      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_DI(pGPIOx);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a2f      	ldr	r2, [pc, #188]	; (800148c <GPIO_PeriClkCtrl+0x200>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d106      	bne.n	80013e0 <GPIO_PeriClkCtrl+0x154>
 80013d2:	4b2b      	ldr	r3, [pc, #172]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	4a2a      	ldr	r2, [pc, #168]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80013d8:	f023 0308 	bic.w	r3, r3, #8
 80013dc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80013de:	e047      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_DI(pGPIOx);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	4a2b      	ldr	r2, [pc, #172]	; (8001490 <GPIO_PeriClkCtrl+0x204>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d106      	bne.n	80013f6 <GPIO_PeriClkCtrl+0x16a>
 80013e8:	4b25      	ldr	r3, [pc, #148]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80013ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ec:	4a24      	ldr	r2, [pc, #144]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 80013ee:	f023 0310 	bic.w	r3, r3, #16
 80013f2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80013f4:	e03c      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_DI(pGPIOx);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4a26      	ldr	r2, [pc, #152]	; (8001494 <GPIO_PeriClkCtrl+0x208>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d106      	bne.n	800140c <GPIO_PeriClkCtrl+0x180>
 80013fe:	4b20      	ldr	r3, [pc, #128]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	4a1f      	ldr	r2, [pc, #124]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001404:	f023 0320 	bic.w	r3, r3, #32
 8001408:	6313      	str	r3, [r2, #48]	; 0x30
}
 800140a:	e031      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_DI(pGPIOx);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	4a22      	ldr	r2, [pc, #136]	; (8001498 <GPIO_PeriClkCtrl+0x20c>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d106      	bne.n	8001422 <GPIO_PeriClkCtrl+0x196>
 8001414:	4b1a      	ldr	r3, [pc, #104]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001418:	4a19      	ldr	r2, [pc, #100]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 800141a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800141e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001420:	e026      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_DI(pGPIOx);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4a1d      	ldr	r2, [pc, #116]	; (800149c <GPIO_PeriClkCtrl+0x210>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d106      	bne.n	8001438 <GPIO_PeriClkCtrl+0x1ac>
 800142a:	4b15      	ldr	r3, [pc, #84]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	4a14      	ldr	r2, [pc, #80]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001430:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001434:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001436:	e01b      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_DI(pGPIOx);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	4a19      	ldr	r2, [pc, #100]	; (80014a0 <GPIO_PeriClkCtrl+0x214>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d106      	bne.n	800144e <GPIO_PeriClkCtrl+0x1c2>
 8001440:	4b0f      	ldr	r3, [pc, #60]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001444:	4a0e      	ldr	r2, [pc, #56]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001446:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800144a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800144c:	e010      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_DI(pGPIOx);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a14      	ldr	r2, [pc, #80]	; (80014a4 <GPIO_PeriClkCtrl+0x218>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d106      	bne.n	8001464 <GPIO_PeriClkCtrl+0x1d8>
 8001456:	4b0a      	ldr	r3, [pc, #40]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	4a09      	ldr	r2, [pc, #36]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 800145c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001460:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001462:	e005      	b.n	8001470 <GPIO_PeriClkCtrl+0x1e4>
		GPIO_PCLK_DI(pGPIOx);
 8001464:	4b06      	ldr	r3, [pc, #24]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 8001466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001468:	4a05      	ldr	r2, [pc, #20]	; (8001480 <GPIO_PeriClkCtrl+0x1f4>)
 800146a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800146e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001470:	bf00      	nop
 8001472:	370c      	adds	r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	40020000 	.word	0x40020000
 8001480:	40023800 	.word	0x40023800
 8001484:	40020400 	.word	0x40020400
 8001488:	40020800 	.word	0x40020800
 800148c:	40020c00 	.word	0x40020c00
 8001490:	40020100 	.word	0x40020100
 8001494:	40021400 	.word	0x40021400
 8001498:	40021800 	.word	0x40021800
 800149c:	40021c00 	.word	0x40021c00
 80014a0:	40022000 	.word	0x40022000
 80014a4:	40022400 	.word	0x40022400

080014a8 <GPIO_Init>:
 * @param[in]			-
 *
 * @return				- none
 * @note				- none
 */
void GPIO_Init(GPIO_Handle_t* pGPIOHandler) {
 80014a8:	b5b0      	push	{r4, r5, r7, lr}
 80014aa:	b08a      	sub	sp, #40	; 0x28
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]

	//uint32_t temp;
	GPIO_Reg_t* GPIOx = pGPIOHandler->pGPIOx;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	623b      	str	r3, [r7, #32]
	GPIO_PinConfig_t GPIOx_PinConf = pGPIOHandler->GPIOx_PinConfig;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f107 0408 	add.w	r4, r7, #8
 80014bc:	1d1d      	adds	r5, r3, #4
 80014be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80014c6:	e884 0003 	stmia.w	r4, {r0, r1}

	//Enable the GPIO Clock
	GPIO_PeriClkCtrl(GPIOx, ENABLE);
 80014ca:	2101      	movs	r1, #1
 80014cc:	6a38      	ldr	r0, [r7, #32]
 80014ce:	f7ff fedd 	bl	800128c <GPIO_PeriClkCtrl>

	/*Note: before setting the bits: make sure those registers are clear */
	//Clearing the registers
	//Setting the bits register
	for (uint16_t i = 0U; i < GPIO_PIN_NUMBER; i++) {
 80014d2:	2300      	movs	r3, #0
 80014d4:	84fb      	strh	r3, [r7, #38]	; 0x26
 80014d6:	e0f7      	b.n	80016c8 <GPIO_Init+0x220>

		//Check if the ith bit is set
		if (GPIOx_PinConf.GPIO_PinNumber & (1 << i)) {
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80014dc:	2101      	movs	r1, #1
 80014de:	fa01 f202 	lsl.w	r2, r1, r2
 80014e2:	4013      	ands	r3, r2
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	f000 80ec 	beq.w	80016c2 <GPIO_Init+0x21a>

			//Handle the GPIO pin alternate function mode and GPIO output mode
			if (GPIOx_PinConf.GPIO_PinMode == GPIO_ALT_FUNC_MODE || GPIOx_PinConf.GPIO_PinMode == GPIO_OUTPUT_MODE) {
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d002      	beq.n	80014f6 <GPIO_Init+0x4e>
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d12c      	bne.n	8001550 <GPIO_Init+0xa8>
				if (i < (GPIO_PIN_NUMBER / 2)) {
 80014f6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014f8:	2b07      	cmp	r3, #7
 80014fa:	d80a      	bhi.n	8001512 <GPIO_Init+0x6a>
					GPIOx->AFR[0] |= (GPIOx_PinConf.GPIO_PinAltFuncMode << i * 4U);
 80014fc:	6a3b      	ldr	r3, [r7, #32]
 80014fe:	6a1a      	ldr	r2, [r3, #32]
 8001500:	69f9      	ldr	r1, [r7, #28]
 8001502:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	fa01 f303 	lsl.w	r3, r1, r3
 800150a:	431a      	orrs	r2, r3
 800150c:	6a3b      	ldr	r3, [r7, #32]
 800150e:	621a      	str	r2, [r3, #32]
 8001510:	e00b      	b.n	800152a <GPIO_Init+0x82>
				} else {
					GPIOx->AFR[1] |= (GPIOx_PinConf.GPIO_PinAltFuncMode << (i % (GPIO_PIN_NUMBER / 2)) * 4U);
 8001512:	6a3b      	ldr	r3, [r7, #32]
 8001514:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001516:	69f9      	ldr	r1, [r7, #28]
 8001518:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800151a:	f003 0307 	and.w	r3, r3, #7
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	fa01 f303 	lsl.w	r3, r1, r3
 8001524:	431a      	orrs	r2, r3
 8001526:	6a3b      	ldr	r3, [r7, #32]
 8001528:	625a      	str	r2, [r3, #36]	; 0x24
				}

				//Configure the OTYPER register
				GPIOx->OTYPER |= (GPIOx_PinConf.GPIO_PinOPType << i);
 800152a:	6a3b      	ldr	r3, [r7, #32]
 800152c:	685a      	ldr	r2, [r3, #4]
 800152e:	69b9      	ldr	r1, [r7, #24]
 8001530:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001532:	fa01 f303 	lsl.w	r3, r1, r3
 8001536:	431a      	orrs	r2, r3
 8001538:	6a3b      	ldr	r3, [r7, #32]
 800153a:	605a      	str	r2, [r3, #4]

				//Configure the OSPEED register
				GPIOx->OSPEEDR |= (GPIOx_PinConf.GPIO_PinSpeed << i * 2U);
 800153c:	6a3b      	ldr	r3, [r7, #32]
 800153e:	689a      	ldr	r2, [r3, #8]
 8001540:	6939      	ldr	r1, [r7, #16]
 8001542:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	fa01 f303 	lsl.w	r3, r1, r3
 800154a:	431a      	orrs	r2, r3
 800154c:	6a3b      	ldr	r3, [r7, #32]
 800154e:	609a      	str	r2, [r3, #8]
			}

			//Handle the GPIO pin interrupt mode
			if ((GPIOx_PinConf.GPIO_PinMode == GPIO_IT_FT_MODE) || (GPIOx_PinConf.GPIO_PinMode == GPIO_IT_RT_MODE)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	2b04      	cmp	r3, #4
 8001554:	d006      	beq.n	8001564 <GPIO_Init+0xbc>
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	2b05      	cmp	r3, #5
 800155a:	d003      	beq.n	8001564 <GPIO_Init+0xbc>
				|| (GPIOx_PinConf.GPIO_PinMode == GPIO_IT_RFT_MODE)) {
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2b06      	cmp	r3, #6
 8001560:	f040 809b 	bne.w	800169a <GPIO_Init+0x1f2>

				//Enable the clock for SYSCFG registers
				SYSCFG_PCLK_EN();
 8001564:	4b5c      	ldr	r3, [pc, #368]	; (80016d8 <GPIO_Init+0x230>)
 8001566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001568:	4a5b      	ldr	r2, [pc, #364]	; (80016d8 <GPIO_Init+0x230>)
 800156a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800156e:	6453      	str	r3, [r2, #68]	; 0x44

				//Handling the falling edge cases
				if (GPIOx_PinConf.GPIO_PinMode == GPIO_IT_FT_MODE) {
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2b04      	cmp	r3, #4
 8001574:	d115      	bne.n	80015a2 <GPIO_Init+0xfa>
					//Configure the FTSR
					EXTI->FTSR |= (1 << i);
 8001576:	4b59      	ldr	r3, [pc, #356]	; (80016dc <GPIO_Init+0x234>)
 8001578:	68db      	ldr	r3, [r3, #12]
 800157a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800157c:	2101      	movs	r1, #1
 800157e:	fa01 f202 	lsl.w	r2, r1, r2
 8001582:	4611      	mov	r1, r2
 8001584:	4a55      	ldr	r2, [pc, #340]	; (80016dc <GPIO_Init+0x234>)
 8001586:	430b      	orrs	r3, r1
 8001588:	60d3      	str	r3, [r2, #12]
					EXTI->RTSR &= ~(1 << i); //Clear the corresponding RTSR bit
 800158a:	4b54      	ldr	r3, [pc, #336]	; (80016dc <GPIO_Init+0x234>)
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001590:	2101      	movs	r1, #1
 8001592:	fa01 f202 	lsl.w	r2, r1, r2
 8001596:	43d2      	mvns	r2, r2
 8001598:	4611      	mov	r1, r2
 800159a:	4a50      	ldr	r2, [pc, #320]	; (80016dc <GPIO_Init+0x234>)
 800159c:	400b      	ands	r3, r1
 800159e:	6093      	str	r3, [r2, #8]
 80015a0:	e02c      	b.n	80015fc <GPIO_Init+0x154>
				} else if (GPIOx_PinConf.GPIO_PinMode == GPIO_IT_RT_MODE) {
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2b05      	cmp	r3, #5
 80015a6:	d115      	bne.n	80015d4 <GPIO_Init+0x12c>
					//Configure the RTSR
					EXTI->RTSR |= (1 << i);
 80015a8:	4b4c      	ldr	r3, [pc, #304]	; (80016dc <GPIO_Init+0x234>)
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80015ae:	2101      	movs	r1, #1
 80015b0:	fa01 f202 	lsl.w	r2, r1, r2
 80015b4:	4611      	mov	r1, r2
 80015b6:	4a49      	ldr	r2, [pc, #292]	; (80016dc <GPIO_Init+0x234>)
 80015b8:	430b      	orrs	r3, r1
 80015ba:	6093      	str	r3, [r2, #8]
					EXTI->FTSR &= ~(1 << i); //Clear the corresponding FTSR bit
 80015bc:	4b47      	ldr	r3, [pc, #284]	; (80016dc <GPIO_Init+0x234>)
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80015c2:	2101      	movs	r1, #1
 80015c4:	fa01 f202 	lsl.w	r2, r1, r2
 80015c8:	43d2      	mvns	r2, r2
 80015ca:	4611      	mov	r1, r2
 80015cc:	4a43      	ldr	r2, [pc, #268]	; (80016dc <GPIO_Init+0x234>)
 80015ce:	400b      	ands	r3, r1
 80015d0:	60d3      	str	r3, [r2, #12]
 80015d2:	e013      	b.n	80015fc <GPIO_Init+0x154>
				}  else {
					//Configure both the FTSR and RTSR
					EXTI->FTSR |= (1 << i);
 80015d4:	4b41      	ldr	r3, [pc, #260]	; (80016dc <GPIO_Init+0x234>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80015da:	2101      	movs	r1, #1
 80015dc:	fa01 f202 	lsl.w	r2, r1, r2
 80015e0:	4611      	mov	r1, r2
 80015e2:	4a3e      	ldr	r2, [pc, #248]	; (80016dc <GPIO_Init+0x234>)
 80015e4:	430b      	orrs	r3, r1
 80015e6:	60d3      	str	r3, [r2, #12]
					EXTI->RTSR |= (1 << i);
 80015e8:	4b3c      	ldr	r3, [pc, #240]	; (80016dc <GPIO_Init+0x234>)
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80015ee:	2101      	movs	r1, #1
 80015f0:	fa01 f202 	lsl.w	r2, r1, r2
 80015f4:	4611      	mov	r1, r2
 80015f6:	4a39      	ldr	r2, [pc, #228]	; (80016dc <GPIO_Init+0x234>)
 80015f8:	430b      	orrs	r3, r1
 80015fa:	6093      	str	r3, [r2, #8]
				//Configure the GPIO port selection in SYSCFG_EXTICR
				//Rule: int quotient = n >> z
				//		int remainder = n & (~(~(int) 0) << z)
				//In this case, since we always want z = 2, as we divide by 4,
				//the term ~(~(int) 0) << z) = 0x03U
				SYSCFG->EXTICR[i >> 2U] |= GPIO_PORT_INDEX(GPIOx) << ((i & 0x03U) * 4U);
 80015fc:	4a38      	ldr	r2, [pc, #224]	; (80016e0 <GPIO_Init+0x238>)
 80015fe:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001600:	089b      	lsrs	r3, r3, #2
 8001602:	b29b      	uxth	r3, r3
 8001604:	3302      	adds	r3, #2
 8001606:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800160a:	6a3b      	ldr	r3, [r7, #32]
 800160c:	4935      	ldr	r1, [pc, #212]	; (80016e4 <GPIO_Init+0x23c>)
 800160e:	428b      	cmp	r3, r1
 8001610:	d02b      	beq.n	800166a <GPIO_Init+0x1c2>
 8001612:	6a3b      	ldr	r3, [r7, #32]
 8001614:	4934      	ldr	r1, [pc, #208]	; (80016e8 <GPIO_Init+0x240>)
 8001616:	428b      	cmp	r3, r1
 8001618:	d025      	beq.n	8001666 <GPIO_Init+0x1be>
 800161a:	6a3b      	ldr	r3, [r7, #32]
 800161c:	4933      	ldr	r1, [pc, #204]	; (80016ec <GPIO_Init+0x244>)
 800161e:	428b      	cmp	r3, r1
 8001620:	d01f      	beq.n	8001662 <GPIO_Init+0x1ba>
 8001622:	6a3b      	ldr	r3, [r7, #32]
 8001624:	4932      	ldr	r1, [pc, #200]	; (80016f0 <GPIO_Init+0x248>)
 8001626:	428b      	cmp	r3, r1
 8001628:	d019      	beq.n	800165e <GPIO_Init+0x1b6>
 800162a:	6a3b      	ldr	r3, [r7, #32]
 800162c:	4931      	ldr	r1, [pc, #196]	; (80016f4 <GPIO_Init+0x24c>)
 800162e:	428b      	cmp	r3, r1
 8001630:	d013      	beq.n	800165a <GPIO_Init+0x1b2>
 8001632:	6a3b      	ldr	r3, [r7, #32]
 8001634:	4930      	ldr	r1, [pc, #192]	; (80016f8 <GPIO_Init+0x250>)
 8001636:	428b      	cmp	r3, r1
 8001638:	d00d      	beq.n	8001656 <GPIO_Init+0x1ae>
 800163a:	6a3b      	ldr	r3, [r7, #32]
 800163c:	492f      	ldr	r1, [pc, #188]	; (80016fc <GPIO_Init+0x254>)
 800163e:	428b      	cmp	r3, r1
 8001640:	d007      	beq.n	8001652 <GPIO_Init+0x1aa>
 8001642:	6a3b      	ldr	r3, [r7, #32]
 8001644:	492e      	ldr	r1, [pc, #184]	; (8001700 <GPIO_Init+0x258>)
 8001646:	428b      	cmp	r3, r1
 8001648:	d101      	bne.n	800164e <GPIO_Init+0x1a6>
 800164a:	2307      	movs	r3, #7
 800164c:	e00e      	b.n	800166c <GPIO_Init+0x1c4>
 800164e:	2308      	movs	r3, #8
 8001650:	e00c      	b.n	800166c <GPIO_Init+0x1c4>
 8001652:	2306      	movs	r3, #6
 8001654:	e00a      	b.n	800166c <GPIO_Init+0x1c4>
 8001656:	2305      	movs	r3, #5
 8001658:	e008      	b.n	800166c <GPIO_Init+0x1c4>
 800165a:	2304      	movs	r3, #4
 800165c:	e006      	b.n	800166c <GPIO_Init+0x1c4>
 800165e:	2303      	movs	r3, #3
 8001660:	e004      	b.n	800166c <GPIO_Init+0x1c4>
 8001662:	2302      	movs	r3, #2
 8001664:	e002      	b.n	800166c <GPIO_Init+0x1c4>
 8001666:	2301      	movs	r3, #1
 8001668:	e000      	b.n	800166c <GPIO_Init+0x1c4>
 800166a:	2300      	movs	r3, #0
 800166c:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 800166e:	f001 0103 	and.w	r1, r1, #3
 8001672:	0089      	lsls	r1, r1, #2
 8001674:	408b      	lsls	r3, r1
 8001676:	481a      	ldr	r0, [pc, #104]	; (80016e0 <GPIO_Init+0x238>)
 8001678:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 800167a:	0889      	lsrs	r1, r1, #2
 800167c:	b289      	uxth	r1, r1
 800167e:	431a      	orrs	r2, r3
 8001680:	1c8b      	adds	r3, r1, #2
 8001682:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

				//Enable the EXTI interrupt delivery using IMR
				EXTI->IMR |= (1 << i);
 8001686:	4b15      	ldr	r3, [pc, #84]	; (80016dc <GPIO_Init+0x234>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800168c:	2101      	movs	r1, #1
 800168e:	fa01 f202 	lsl.w	r2, r1, r2
 8001692:	4611      	mov	r1, r2
 8001694:	4a11      	ldr	r2, [pc, #68]	; (80016dc <GPIO_Init+0x234>)
 8001696:	430b      	orrs	r3, r1
 8001698:	6013      	str	r3, [r2, #0]
			}

			//Handle the MODER register
			GPIOx->MODER |= (GPIOx_PinConf.GPIO_PinMode << i * 2U);
 800169a:	6a3b      	ldr	r3, [r7, #32]
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	68f9      	ldr	r1, [r7, #12]
 80016a0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	fa01 f303 	lsl.w	r3, r1, r3
 80016a8:	431a      	orrs	r2, r3
 80016aa:	6a3b      	ldr	r3, [r7, #32]
 80016ac:	601a      	str	r2, [r3, #0]

			//Handle the PuPdCtrl Register
			GPIOx->PUPDR |= (GPIOx_PinConf.GPIO_PinPuPdCtrl << i * 2U);
 80016ae:	6a3b      	ldr	r3, [r7, #32]
 80016b0:	68da      	ldr	r2, [r3, #12]
 80016b2:	6979      	ldr	r1, [r7, #20]
 80016b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	fa01 f303 	lsl.w	r3, r1, r3
 80016bc:	431a      	orrs	r2, r3
 80016be:	6a3b      	ldr	r3, [r7, #32]
 80016c0:	60da      	str	r2, [r3, #12]
	for (uint16_t i = 0U; i < GPIO_PIN_NUMBER; i++) {
 80016c2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016c4:	3301      	adds	r3, #1
 80016c6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80016c8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016ca:	2b0f      	cmp	r3, #15
 80016cc:	f67f af04 	bls.w	80014d8 <GPIO_Init+0x30>
		}
	}
}
 80016d0:	bf00      	nop
 80016d2:	3728      	adds	r7, #40	; 0x28
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bdb0      	pop	{r4, r5, r7, pc}
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40013c00 	.word	0x40013c00
 80016e0:	40013800 	.word	0x40013800
 80016e4:	40020000 	.word	0x40020000
 80016e8:	40020400 	.word	0x40020400
 80016ec:	40020800 	.word	0x40020800
 80016f0:	40020c00 	.word	0x40020c00
 80016f4:	40020100 	.word	0x40020100
 80016f8:	40021400 	.word	0x40021400
 80016fc:	40021800 	.word	0x40021800
 8001700:	40021c00 	.word	0x40021c00

08001704 <GPIO_DeInit>:
 *
 * @return				- none
 * @note				-  Consult the RCC Peripheral reset registers to reset
 * 					       all the registers of the peripherals
 */
void GPIO_DeInit(GPIO_Reg_t *pGPIOx) {
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]

	//Reset all the registers of the respective GPIO peripherals
	if (pGPIOx == GPIOA) {
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	4a5f      	ldr	r2, [pc, #380]	; (800188c <GPIO_DeInit+0x188>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d10c      	bne.n	800172e <GPIO_DeInit+0x2a>
		GPIOA_PCLK_RST();
 8001714:	4b5e      	ldr	r3, [pc, #376]	; (8001890 <GPIO_DeInit+0x18c>)
 8001716:	691b      	ldr	r3, [r3, #16]
 8001718:	4a5d      	ldr	r2, [pc, #372]	; (8001890 <GPIO_DeInit+0x18c>)
 800171a:	f043 0301 	orr.w	r3, r3, #1
 800171e:	6113      	str	r3, [r2, #16]
 8001720:	4b5b      	ldr	r3, [pc, #364]	; (8001890 <GPIO_DeInit+0x18c>)
 8001722:	691b      	ldr	r3, [r3, #16]
 8001724:	4a5a      	ldr	r2, [pc, #360]	; (8001890 <GPIO_DeInit+0x18c>)
 8001726:	f023 0301 	bic.w	r3, r3, #1
 800172a:	6113      	str	r3, [r2, #16]
	} else if (pGPIOx == GPIOJ) {
		GPIOJ_PCLK_RST();
	} else if (pGPIOx == GPIOK) {
		GPIOK_PCLK_RST();
	}
}
 800172c:	e0a8      	b.n	8001880 <GPIO_DeInit+0x17c>
	} else if (pGPIOx == GPIOB) {
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4a58      	ldr	r2, [pc, #352]	; (8001894 <GPIO_DeInit+0x190>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d10c      	bne.n	8001750 <GPIO_DeInit+0x4c>
		GPIOB_PCLK_RST();
 8001736:	4b56      	ldr	r3, [pc, #344]	; (8001890 <GPIO_DeInit+0x18c>)
 8001738:	691b      	ldr	r3, [r3, #16]
 800173a:	4a55      	ldr	r2, [pc, #340]	; (8001890 <GPIO_DeInit+0x18c>)
 800173c:	f043 0302 	orr.w	r3, r3, #2
 8001740:	6113      	str	r3, [r2, #16]
 8001742:	4b53      	ldr	r3, [pc, #332]	; (8001890 <GPIO_DeInit+0x18c>)
 8001744:	691b      	ldr	r3, [r3, #16]
 8001746:	4a52      	ldr	r2, [pc, #328]	; (8001890 <GPIO_DeInit+0x18c>)
 8001748:	f023 0302 	bic.w	r3, r3, #2
 800174c:	6113      	str	r3, [r2, #16]
}
 800174e:	e097      	b.n	8001880 <GPIO_DeInit+0x17c>
	} else if (pGPIOx == GPIOC) {
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	4a51      	ldr	r2, [pc, #324]	; (8001898 <GPIO_DeInit+0x194>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d10c      	bne.n	8001772 <GPIO_DeInit+0x6e>
		GPIOC_PCLK_RST();
 8001758:	4b4d      	ldr	r3, [pc, #308]	; (8001890 <GPIO_DeInit+0x18c>)
 800175a:	691b      	ldr	r3, [r3, #16]
 800175c:	4a4c      	ldr	r2, [pc, #304]	; (8001890 <GPIO_DeInit+0x18c>)
 800175e:	f043 0304 	orr.w	r3, r3, #4
 8001762:	6113      	str	r3, [r2, #16]
 8001764:	4b4a      	ldr	r3, [pc, #296]	; (8001890 <GPIO_DeInit+0x18c>)
 8001766:	691b      	ldr	r3, [r3, #16]
 8001768:	4a49      	ldr	r2, [pc, #292]	; (8001890 <GPIO_DeInit+0x18c>)
 800176a:	f023 0304 	bic.w	r3, r3, #4
 800176e:	6113      	str	r3, [r2, #16]
}
 8001770:	e086      	b.n	8001880 <GPIO_DeInit+0x17c>
	} else if (pGPIOx == GPIOD) {
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a49      	ldr	r2, [pc, #292]	; (800189c <GPIO_DeInit+0x198>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d10c      	bne.n	8001794 <GPIO_DeInit+0x90>
		GPIOD_PCLK_RST();
 800177a:	4b45      	ldr	r3, [pc, #276]	; (8001890 <GPIO_DeInit+0x18c>)
 800177c:	691b      	ldr	r3, [r3, #16]
 800177e:	4a44      	ldr	r2, [pc, #272]	; (8001890 <GPIO_DeInit+0x18c>)
 8001780:	f043 0308 	orr.w	r3, r3, #8
 8001784:	6113      	str	r3, [r2, #16]
 8001786:	4b42      	ldr	r3, [pc, #264]	; (8001890 <GPIO_DeInit+0x18c>)
 8001788:	691b      	ldr	r3, [r3, #16]
 800178a:	4a41      	ldr	r2, [pc, #260]	; (8001890 <GPIO_DeInit+0x18c>)
 800178c:	f023 0308 	bic.w	r3, r3, #8
 8001790:	6113      	str	r3, [r2, #16]
}
 8001792:	e075      	b.n	8001880 <GPIO_DeInit+0x17c>
	} else if (pGPIOx == GPIOE) {
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	4a42      	ldr	r2, [pc, #264]	; (80018a0 <GPIO_DeInit+0x19c>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d10c      	bne.n	80017b6 <GPIO_DeInit+0xb2>
		GPIOE_PCLK_RST();
 800179c:	4b3c      	ldr	r3, [pc, #240]	; (8001890 <GPIO_DeInit+0x18c>)
 800179e:	691b      	ldr	r3, [r3, #16]
 80017a0:	4a3b      	ldr	r2, [pc, #236]	; (8001890 <GPIO_DeInit+0x18c>)
 80017a2:	f043 0310 	orr.w	r3, r3, #16
 80017a6:	6113      	str	r3, [r2, #16]
 80017a8:	4b39      	ldr	r3, [pc, #228]	; (8001890 <GPIO_DeInit+0x18c>)
 80017aa:	691b      	ldr	r3, [r3, #16]
 80017ac:	4a38      	ldr	r2, [pc, #224]	; (8001890 <GPIO_DeInit+0x18c>)
 80017ae:	f023 0310 	bic.w	r3, r3, #16
 80017b2:	6113      	str	r3, [r2, #16]
}
 80017b4:	e064      	b.n	8001880 <GPIO_DeInit+0x17c>
	} else if (pGPIOx == GPIOF) {
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a3a      	ldr	r2, [pc, #232]	; (80018a4 <GPIO_DeInit+0x1a0>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d10c      	bne.n	80017d8 <GPIO_DeInit+0xd4>
		GPIOF_PCLK_RST();
 80017be:	4b34      	ldr	r3, [pc, #208]	; (8001890 <GPIO_DeInit+0x18c>)
 80017c0:	691b      	ldr	r3, [r3, #16]
 80017c2:	4a33      	ldr	r2, [pc, #204]	; (8001890 <GPIO_DeInit+0x18c>)
 80017c4:	f043 0320 	orr.w	r3, r3, #32
 80017c8:	6113      	str	r3, [r2, #16]
 80017ca:	4b31      	ldr	r3, [pc, #196]	; (8001890 <GPIO_DeInit+0x18c>)
 80017cc:	691b      	ldr	r3, [r3, #16]
 80017ce:	4a30      	ldr	r2, [pc, #192]	; (8001890 <GPIO_DeInit+0x18c>)
 80017d0:	f023 0320 	bic.w	r3, r3, #32
 80017d4:	6113      	str	r3, [r2, #16]
}
 80017d6:	e053      	b.n	8001880 <GPIO_DeInit+0x17c>
	} else if (pGPIOx == GPIOG) {
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	4a33      	ldr	r2, [pc, #204]	; (80018a8 <GPIO_DeInit+0x1a4>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d10c      	bne.n	80017fa <GPIO_DeInit+0xf6>
		GPIOG_PCLK_RST();
 80017e0:	4b2b      	ldr	r3, [pc, #172]	; (8001890 <GPIO_DeInit+0x18c>)
 80017e2:	691b      	ldr	r3, [r3, #16]
 80017e4:	4a2a      	ldr	r2, [pc, #168]	; (8001890 <GPIO_DeInit+0x18c>)
 80017e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017ea:	6113      	str	r3, [r2, #16]
 80017ec:	4b28      	ldr	r3, [pc, #160]	; (8001890 <GPIO_DeInit+0x18c>)
 80017ee:	691b      	ldr	r3, [r3, #16]
 80017f0:	4a27      	ldr	r2, [pc, #156]	; (8001890 <GPIO_DeInit+0x18c>)
 80017f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80017f6:	6113      	str	r3, [r2, #16]
}
 80017f8:	e042      	b.n	8001880 <GPIO_DeInit+0x17c>
	} else if (pGPIOx == GPIOH) {
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a2b      	ldr	r2, [pc, #172]	; (80018ac <GPIO_DeInit+0x1a8>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d10c      	bne.n	800181c <GPIO_DeInit+0x118>
		GPIOH_PCLK_RST();
 8001802:	4b23      	ldr	r3, [pc, #140]	; (8001890 <GPIO_DeInit+0x18c>)
 8001804:	691b      	ldr	r3, [r3, #16]
 8001806:	4a22      	ldr	r2, [pc, #136]	; (8001890 <GPIO_DeInit+0x18c>)
 8001808:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800180c:	6113      	str	r3, [r2, #16]
 800180e:	4b20      	ldr	r3, [pc, #128]	; (8001890 <GPIO_DeInit+0x18c>)
 8001810:	691b      	ldr	r3, [r3, #16]
 8001812:	4a1f      	ldr	r2, [pc, #124]	; (8001890 <GPIO_DeInit+0x18c>)
 8001814:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001818:	6113      	str	r3, [r2, #16]
}
 800181a:	e031      	b.n	8001880 <GPIO_DeInit+0x17c>
	} else if (pGPIOx == GPIOI) {
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a24      	ldr	r2, [pc, #144]	; (80018b0 <GPIO_DeInit+0x1ac>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d10c      	bne.n	800183e <GPIO_DeInit+0x13a>
		GPIOI_PCLK_RST();
 8001824:	4b1a      	ldr	r3, [pc, #104]	; (8001890 <GPIO_DeInit+0x18c>)
 8001826:	691b      	ldr	r3, [r3, #16]
 8001828:	4a19      	ldr	r2, [pc, #100]	; (8001890 <GPIO_DeInit+0x18c>)
 800182a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800182e:	6113      	str	r3, [r2, #16]
 8001830:	4b17      	ldr	r3, [pc, #92]	; (8001890 <GPIO_DeInit+0x18c>)
 8001832:	691b      	ldr	r3, [r3, #16]
 8001834:	4a16      	ldr	r2, [pc, #88]	; (8001890 <GPIO_DeInit+0x18c>)
 8001836:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800183a:	6113      	str	r3, [r2, #16]
}
 800183c:	e020      	b.n	8001880 <GPIO_DeInit+0x17c>
	} else if (pGPIOx == GPIOJ) {
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4a1c      	ldr	r2, [pc, #112]	; (80018b4 <GPIO_DeInit+0x1b0>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d10c      	bne.n	8001860 <GPIO_DeInit+0x15c>
		GPIOJ_PCLK_RST();
 8001846:	4b12      	ldr	r3, [pc, #72]	; (8001890 <GPIO_DeInit+0x18c>)
 8001848:	691b      	ldr	r3, [r3, #16]
 800184a:	4a11      	ldr	r2, [pc, #68]	; (8001890 <GPIO_DeInit+0x18c>)
 800184c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001850:	6113      	str	r3, [r2, #16]
 8001852:	4b0f      	ldr	r3, [pc, #60]	; (8001890 <GPIO_DeInit+0x18c>)
 8001854:	691b      	ldr	r3, [r3, #16]
 8001856:	4a0e      	ldr	r2, [pc, #56]	; (8001890 <GPIO_DeInit+0x18c>)
 8001858:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800185c:	6113      	str	r3, [r2, #16]
}
 800185e:	e00f      	b.n	8001880 <GPIO_DeInit+0x17c>
	} else if (pGPIOx == GPIOK) {
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	4a15      	ldr	r2, [pc, #84]	; (80018b8 <GPIO_DeInit+0x1b4>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d10b      	bne.n	8001880 <GPIO_DeInit+0x17c>
		GPIOK_PCLK_RST();
 8001868:	4b09      	ldr	r3, [pc, #36]	; (8001890 <GPIO_DeInit+0x18c>)
 800186a:	691b      	ldr	r3, [r3, #16]
 800186c:	4a08      	ldr	r2, [pc, #32]	; (8001890 <GPIO_DeInit+0x18c>)
 800186e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001872:	6113      	str	r3, [r2, #16]
 8001874:	4b06      	ldr	r3, [pc, #24]	; (8001890 <GPIO_DeInit+0x18c>)
 8001876:	691b      	ldr	r3, [r3, #16]
 8001878:	4a05      	ldr	r2, [pc, #20]	; (8001890 <GPIO_DeInit+0x18c>)
 800187a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800187e:	6113      	str	r3, [r2, #16]
}
 8001880:	bf00      	nop
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	40020000 	.word	0x40020000
 8001890:	40023800 	.word	0x40023800
 8001894:	40020400 	.word	0x40020400
 8001898:	40020800 	.word	0x40020800
 800189c:	40020c00 	.word	0x40020c00
 80018a0:	40020100 	.word	0x40020100
 80018a4:	40021400 	.word	0x40021400
 80018a8:	40021800 	.word	0x40021800
 80018ac:	40021c00 	.word	0x40021c00
 80018b0:	40022000 	.word	0x40022000
 80018b4:	40022400 	.word	0x40022400
 80018b8:	40022800 	.word	0x40022800

080018bc <GPIO_ReadFromInputPin>:
 * @param[in]			- The pin number
 *
 * @return				- unsigned 8 bit integer
 * @note				- none
 */
uint8_t GPIO_ReadFromInputPin(GPIO_Reg_t* pGPIOx, uint16_t pinNumber) {
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	460b      	mov	r3, r1
 80018c6:	807b      	strh	r3, [r7, #2]
	//value = (uint8_t) ((pGPIOx->IDR & (1 << pinNumber)) >> pinNumber);
	/*or value = (uint8_t) ((pGPIOx->IDR >> pinNumber) & 0x1);*/
	return ((pGPIOx->IDR & pinNumber) == pinNumber) ? 1 : 0;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	691a      	ldr	r2, [r3, #16]
 80018cc:	887b      	ldrh	r3, [r7, #2]
 80018ce:	401a      	ands	r2, r3
 80018d0:	887b      	ldrh	r3, [r7, #2]
 80018d2:	429a      	cmp	r2, r3
 80018d4:	bf0c      	ite	eq
 80018d6:	2301      	moveq	r3, #1
 80018d8:	2300      	movne	r3, #0
 80018da:	b2db      	uxtb	r3, r3
}
 80018dc:	4618      	mov	r0, r3
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <__errno>:
 80018e8:	4b01      	ldr	r3, [pc, #4]	; (80018f0 <__errno+0x8>)
 80018ea:	6818      	ldr	r0, [r3, #0]
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	20000000 	.word	0x20000000

080018f4 <__libc_init_array>:
 80018f4:	b570      	push	{r4, r5, r6, lr}
 80018f6:	4e0d      	ldr	r6, [pc, #52]	; (800192c <__libc_init_array+0x38>)
 80018f8:	4c0d      	ldr	r4, [pc, #52]	; (8001930 <__libc_init_array+0x3c>)
 80018fa:	1ba4      	subs	r4, r4, r6
 80018fc:	10a4      	asrs	r4, r4, #2
 80018fe:	2500      	movs	r5, #0
 8001900:	42a5      	cmp	r5, r4
 8001902:	d109      	bne.n	8001918 <__libc_init_array+0x24>
 8001904:	4e0b      	ldr	r6, [pc, #44]	; (8001934 <__libc_init_array+0x40>)
 8001906:	4c0c      	ldr	r4, [pc, #48]	; (8001938 <__libc_init_array+0x44>)
 8001908:	f000 ff04 	bl	8002714 <_init>
 800190c:	1ba4      	subs	r4, r4, r6
 800190e:	10a4      	asrs	r4, r4, #2
 8001910:	2500      	movs	r5, #0
 8001912:	42a5      	cmp	r5, r4
 8001914:	d105      	bne.n	8001922 <__libc_init_array+0x2e>
 8001916:	bd70      	pop	{r4, r5, r6, pc}
 8001918:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800191c:	4798      	blx	r3
 800191e:	3501      	adds	r5, #1
 8001920:	e7ee      	b.n	8001900 <__libc_init_array+0xc>
 8001922:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001926:	4798      	blx	r3
 8001928:	3501      	adds	r5, #1
 800192a:	e7f2      	b.n	8001912 <__libc_init_array+0x1e>
 800192c:	080027f0 	.word	0x080027f0
 8001930:	080027f0 	.word	0x080027f0
 8001934:	080027f0 	.word	0x080027f0
 8001938:	080027f4 	.word	0x080027f4

0800193c <memset>:
 800193c:	4402      	add	r2, r0
 800193e:	4603      	mov	r3, r0
 8001940:	4293      	cmp	r3, r2
 8001942:	d100      	bne.n	8001946 <memset+0xa>
 8001944:	4770      	bx	lr
 8001946:	f803 1b01 	strb.w	r1, [r3], #1
 800194a:	e7f9      	b.n	8001940 <memset+0x4>

0800194c <iprintf>:
 800194c:	b40f      	push	{r0, r1, r2, r3}
 800194e:	4b0a      	ldr	r3, [pc, #40]	; (8001978 <iprintf+0x2c>)
 8001950:	b513      	push	{r0, r1, r4, lr}
 8001952:	681c      	ldr	r4, [r3, #0]
 8001954:	b124      	cbz	r4, 8001960 <iprintf+0x14>
 8001956:	69a3      	ldr	r3, [r4, #24]
 8001958:	b913      	cbnz	r3, 8001960 <iprintf+0x14>
 800195a:	4620      	mov	r0, r4
 800195c:	f000 f84e 	bl	80019fc <__sinit>
 8001960:	ab05      	add	r3, sp, #20
 8001962:	9a04      	ldr	r2, [sp, #16]
 8001964:	68a1      	ldr	r1, [r4, #8]
 8001966:	9301      	str	r3, [sp, #4]
 8001968:	4620      	mov	r0, r4
 800196a:	f000 f955 	bl	8001c18 <_vfiprintf_r>
 800196e:	b002      	add	sp, #8
 8001970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001974:	b004      	add	sp, #16
 8001976:	4770      	bx	lr
 8001978:	20000000 	.word	0x20000000

0800197c <std>:
 800197c:	2300      	movs	r3, #0
 800197e:	b510      	push	{r4, lr}
 8001980:	4604      	mov	r4, r0
 8001982:	e9c0 3300 	strd	r3, r3, [r0]
 8001986:	6083      	str	r3, [r0, #8]
 8001988:	8181      	strh	r1, [r0, #12]
 800198a:	6643      	str	r3, [r0, #100]	; 0x64
 800198c:	81c2      	strh	r2, [r0, #14]
 800198e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001992:	6183      	str	r3, [r0, #24]
 8001994:	4619      	mov	r1, r3
 8001996:	2208      	movs	r2, #8
 8001998:	305c      	adds	r0, #92	; 0x5c
 800199a:	f7ff ffcf 	bl	800193c <memset>
 800199e:	4b05      	ldr	r3, [pc, #20]	; (80019b4 <std+0x38>)
 80019a0:	6263      	str	r3, [r4, #36]	; 0x24
 80019a2:	4b05      	ldr	r3, [pc, #20]	; (80019b8 <std+0x3c>)
 80019a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80019a6:	4b05      	ldr	r3, [pc, #20]	; (80019bc <std+0x40>)
 80019a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80019aa:	4b05      	ldr	r3, [pc, #20]	; (80019c0 <std+0x44>)
 80019ac:	6224      	str	r4, [r4, #32]
 80019ae:	6323      	str	r3, [r4, #48]	; 0x30
 80019b0:	bd10      	pop	{r4, pc}
 80019b2:	bf00      	nop
 80019b4:	08002175 	.word	0x08002175
 80019b8:	08002197 	.word	0x08002197
 80019bc:	080021cf 	.word	0x080021cf
 80019c0:	080021f3 	.word	0x080021f3

080019c4 <_cleanup_r>:
 80019c4:	4901      	ldr	r1, [pc, #4]	; (80019cc <_cleanup_r+0x8>)
 80019c6:	f000 b885 	b.w	8001ad4 <_fwalk_reent>
 80019ca:	bf00      	nop
 80019cc:	080024cd 	.word	0x080024cd

080019d0 <__sfmoreglue>:
 80019d0:	b570      	push	{r4, r5, r6, lr}
 80019d2:	1e4a      	subs	r2, r1, #1
 80019d4:	2568      	movs	r5, #104	; 0x68
 80019d6:	4355      	muls	r5, r2
 80019d8:	460e      	mov	r6, r1
 80019da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80019de:	f000 f897 	bl	8001b10 <_malloc_r>
 80019e2:	4604      	mov	r4, r0
 80019e4:	b140      	cbz	r0, 80019f8 <__sfmoreglue+0x28>
 80019e6:	2100      	movs	r1, #0
 80019e8:	e9c0 1600 	strd	r1, r6, [r0]
 80019ec:	300c      	adds	r0, #12
 80019ee:	60a0      	str	r0, [r4, #8]
 80019f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80019f4:	f7ff ffa2 	bl	800193c <memset>
 80019f8:	4620      	mov	r0, r4
 80019fa:	bd70      	pop	{r4, r5, r6, pc}

080019fc <__sinit>:
 80019fc:	6983      	ldr	r3, [r0, #24]
 80019fe:	b510      	push	{r4, lr}
 8001a00:	4604      	mov	r4, r0
 8001a02:	bb33      	cbnz	r3, 8001a52 <__sinit+0x56>
 8001a04:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8001a08:	6503      	str	r3, [r0, #80]	; 0x50
 8001a0a:	4b12      	ldr	r3, [pc, #72]	; (8001a54 <__sinit+0x58>)
 8001a0c:	4a12      	ldr	r2, [pc, #72]	; (8001a58 <__sinit+0x5c>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	6282      	str	r2, [r0, #40]	; 0x28
 8001a12:	4298      	cmp	r0, r3
 8001a14:	bf04      	itt	eq
 8001a16:	2301      	moveq	r3, #1
 8001a18:	6183      	streq	r3, [r0, #24]
 8001a1a:	f000 f81f 	bl	8001a5c <__sfp>
 8001a1e:	6060      	str	r0, [r4, #4]
 8001a20:	4620      	mov	r0, r4
 8001a22:	f000 f81b 	bl	8001a5c <__sfp>
 8001a26:	60a0      	str	r0, [r4, #8]
 8001a28:	4620      	mov	r0, r4
 8001a2a:	f000 f817 	bl	8001a5c <__sfp>
 8001a2e:	2200      	movs	r2, #0
 8001a30:	60e0      	str	r0, [r4, #12]
 8001a32:	2104      	movs	r1, #4
 8001a34:	6860      	ldr	r0, [r4, #4]
 8001a36:	f7ff ffa1 	bl	800197c <std>
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	2109      	movs	r1, #9
 8001a3e:	68a0      	ldr	r0, [r4, #8]
 8001a40:	f7ff ff9c 	bl	800197c <std>
 8001a44:	2202      	movs	r2, #2
 8001a46:	2112      	movs	r1, #18
 8001a48:	68e0      	ldr	r0, [r4, #12]
 8001a4a:	f7ff ff97 	bl	800197c <std>
 8001a4e:	2301      	movs	r3, #1
 8001a50:	61a3      	str	r3, [r4, #24]
 8001a52:	bd10      	pop	{r4, pc}
 8001a54:	08002758 	.word	0x08002758
 8001a58:	080019c5 	.word	0x080019c5

08001a5c <__sfp>:
 8001a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a5e:	4b1b      	ldr	r3, [pc, #108]	; (8001acc <__sfp+0x70>)
 8001a60:	681e      	ldr	r6, [r3, #0]
 8001a62:	69b3      	ldr	r3, [r6, #24]
 8001a64:	4607      	mov	r7, r0
 8001a66:	b913      	cbnz	r3, 8001a6e <__sfp+0x12>
 8001a68:	4630      	mov	r0, r6
 8001a6a:	f7ff ffc7 	bl	80019fc <__sinit>
 8001a6e:	3648      	adds	r6, #72	; 0x48
 8001a70:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001a74:	3b01      	subs	r3, #1
 8001a76:	d503      	bpl.n	8001a80 <__sfp+0x24>
 8001a78:	6833      	ldr	r3, [r6, #0]
 8001a7a:	b133      	cbz	r3, 8001a8a <__sfp+0x2e>
 8001a7c:	6836      	ldr	r6, [r6, #0]
 8001a7e:	e7f7      	b.n	8001a70 <__sfp+0x14>
 8001a80:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001a84:	b16d      	cbz	r5, 8001aa2 <__sfp+0x46>
 8001a86:	3468      	adds	r4, #104	; 0x68
 8001a88:	e7f4      	b.n	8001a74 <__sfp+0x18>
 8001a8a:	2104      	movs	r1, #4
 8001a8c:	4638      	mov	r0, r7
 8001a8e:	f7ff ff9f 	bl	80019d0 <__sfmoreglue>
 8001a92:	6030      	str	r0, [r6, #0]
 8001a94:	2800      	cmp	r0, #0
 8001a96:	d1f1      	bne.n	8001a7c <__sfp+0x20>
 8001a98:	230c      	movs	r3, #12
 8001a9a:	603b      	str	r3, [r7, #0]
 8001a9c:	4604      	mov	r4, r0
 8001a9e:	4620      	mov	r0, r4
 8001aa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001aa2:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <__sfp+0x74>)
 8001aa4:	6665      	str	r5, [r4, #100]	; 0x64
 8001aa6:	e9c4 5500 	strd	r5, r5, [r4]
 8001aaa:	60a5      	str	r5, [r4, #8]
 8001aac:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8001ab0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8001ab4:	2208      	movs	r2, #8
 8001ab6:	4629      	mov	r1, r5
 8001ab8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001abc:	f7ff ff3e 	bl	800193c <memset>
 8001ac0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001ac4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8001ac8:	e7e9      	b.n	8001a9e <__sfp+0x42>
 8001aca:	bf00      	nop
 8001acc:	08002758 	.word	0x08002758
 8001ad0:	ffff0001 	.word	0xffff0001

08001ad4 <_fwalk_reent>:
 8001ad4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001ad8:	4680      	mov	r8, r0
 8001ada:	4689      	mov	r9, r1
 8001adc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001ae0:	2600      	movs	r6, #0
 8001ae2:	b914      	cbnz	r4, 8001aea <_fwalk_reent+0x16>
 8001ae4:	4630      	mov	r0, r6
 8001ae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001aea:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8001aee:	3f01      	subs	r7, #1
 8001af0:	d501      	bpl.n	8001af6 <_fwalk_reent+0x22>
 8001af2:	6824      	ldr	r4, [r4, #0]
 8001af4:	e7f5      	b.n	8001ae2 <_fwalk_reent+0xe>
 8001af6:	89ab      	ldrh	r3, [r5, #12]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d907      	bls.n	8001b0c <_fwalk_reent+0x38>
 8001afc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001b00:	3301      	adds	r3, #1
 8001b02:	d003      	beq.n	8001b0c <_fwalk_reent+0x38>
 8001b04:	4629      	mov	r1, r5
 8001b06:	4640      	mov	r0, r8
 8001b08:	47c8      	blx	r9
 8001b0a:	4306      	orrs	r6, r0
 8001b0c:	3568      	adds	r5, #104	; 0x68
 8001b0e:	e7ee      	b.n	8001aee <_fwalk_reent+0x1a>

08001b10 <_malloc_r>:
 8001b10:	b570      	push	{r4, r5, r6, lr}
 8001b12:	1ccd      	adds	r5, r1, #3
 8001b14:	f025 0503 	bic.w	r5, r5, #3
 8001b18:	3508      	adds	r5, #8
 8001b1a:	2d0c      	cmp	r5, #12
 8001b1c:	bf38      	it	cc
 8001b1e:	250c      	movcc	r5, #12
 8001b20:	2d00      	cmp	r5, #0
 8001b22:	4606      	mov	r6, r0
 8001b24:	db01      	blt.n	8001b2a <_malloc_r+0x1a>
 8001b26:	42a9      	cmp	r1, r5
 8001b28:	d903      	bls.n	8001b32 <_malloc_r+0x22>
 8001b2a:	230c      	movs	r3, #12
 8001b2c:	6033      	str	r3, [r6, #0]
 8001b2e:	2000      	movs	r0, #0
 8001b30:	bd70      	pop	{r4, r5, r6, pc}
 8001b32:	f000 fd6b 	bl	800260c <__malloc_lock>
 8001b36:	4a21      	ldr	r2, [pc, #132]	; (8001bbc <_malloc_r+0xac>)
 8001b38:	6814      	ldr	r4, [r2, #0]
 8001b3a:	4621      	mov	r1, r4
 8001b3c:	b991      	cbnz	r1, 8001b64 <_malloc_r+0x54>
 8001b3e:	4c20      	ldr	r4, [pc, #128]	; (8001bc0 <_malloc_r+0xb0>)
 8001b40:	6823      	ldr	r3, [r4, #0]
 8001b42:	b91b      	cbnz	r3, 8001b4c <_malloc_r+0x3c>
 8001b44:	4630      	mov	r0, r6
 8001b46:	f000 fb05 	bl	8002154 <_sbrk_r>
 8001b4a:	6020      	str	r0, [r4, #0]
 8001b4c:	4629      	mov	r1, r5
 8001b4e:	4630      	mov	r0, r6
 8001b50:	f000 fb00 	bl	8002154 <_sbrk_r>
 8001b54:	1c43      	adds	r3, r0, #1
 8001b56:	d124      	bne.n	8001ba2 <_malloc_r+0x92>
 8001b58:	230c      	movs	r3, #12
 8001b5a:	6033      	str	r3, [r6, #0]
 8001b5c:	4630      	mov	r0, r6
 8001b5e:	f000 fd56 	bl	800260e <__malloc_unlock>
 8001b62:	e7e4      	b.n	8001b2e <_malloc_r+0x1e>
 8001b64:	680b      	ldr	r3, [r1, #0]
 8001b66:	1b5b      	subs	r3, r3, r5
 8001b68:	d418      	bmi.n	8001b9c <_malloc_r+0x8c>
 8001b6a:	2b0b      	cmp	r3, #11
 8001b6c:	d90f      	bls.n	8001b8e <_malloc_r+0x7e>
 8001b6e:	600b      	str	r3, [r1, #0]
 8001b70:	50cd      	str	r5, [r1, r3]
 8001b72:	18cc      	adds	r4, r1, r3
 8001b74:	4630      	mov	r0, r6
 8001b76:	f000 fd4a 	bl	800260e <__malloc_unlock>
 8001b7a:	f104 000b 	add.w	r0, r4, #11
 8001b7e:	1d23      	adds	r3, r4, #4
 8001b80:	f020 0007 	bic.w	r0, r0, #7
 8001b84:	1ac3      	subs	r3, r0, r3
 8001b86:	d0d3      	beq.n	8001b30 <_malloc_r+0x20>
 8001b88:	425a      	negs	r2, r3
 8001b8a:	50e2      	str	r2, [r4, r3]
 8001b8c:	e7d0      	b.n	8001b30 <_malloc_r+0x20>
 8001b8e:	428c      	cmp	r4, r1
 8001b90:	684b      	ldr	r3, [r1, #4]
 8001b92:	bf16      	itet	ne
 8001b94:	6063      	strne	r3, [r4, #4]
 8001b96:	6013      	streq	r3, [r2, #0]
 8001b98:	460c      	movne	r4, r1
 8001b9a:	e7eb      	b.n	8001b74 <_malloc_r+0x64>
 8001b9c:	460c      	mov	r4, r1
 8001b9e:	6849      	ldr	r1, [r1, #4]
 8001ba0:	e7cc      	b.n	8001b3c <_malloc_r+0x2c>
 8001ba2:	1cc4      	adds	r4, r0, #3
 8001ba4:	f024 0403 	bic.w	r4, r4, #3
 8001ba8:	42a0      	cmp	r0, r4
 8001baa:	d005      	beq.n	8001bb8 <_malloc_r+0xa8>
 8001bac:	1a21      	subs	r1, r4, r0
 8001bae:	4630      	mov	r0, r6
 8001bb0:	f000 fad0 	bl	8002154 <_sbrk_r>
 8001bb4:	3001      	adds	r0, #1
 8001bb6:	d0cf      	beq.n	8001b58 <_malloc_r+0x48>
 8001bb8:	6025      	str	r5, [r4, #0]
 8001bba:	e7db      	b.n	8001b74 <_malloc_r+0x64>
 8001bbc:	20000088 	.word	0x20000088
 8001bc0:	2000008c 	.word	0x2000008c

08001bc4 <__sfputc_r>:
 8001bc4:	6893      	ldr	r3, [r2, #8]
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	b410      	push	{r4}
 8001bcc:	6093      	str	r3, [r2, #8]
 8001bce:	da08      	bge.n	8001be2 <__sfputc_r+0x1e>
 8001bd0:	6994      	ldr	r4, [r2, #24]
 8001bd2:	42a3      	cmp	r3, r4
 8001bd4:	db01      	blt.n	8001bda <__sfputc_r+0x16>
 8001bd6:	290a      	cmp	r1, #10
 8001bd8:	d103      	bne.n	8001be2 <__sfputc_r+0x1e>
 8001bda:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001bde:	f000 bb0d 	b.w	80021fc <__swbuf_r>
 8001be2:	6813      	ldr	r3, [r2, #0]
 8001be4:	1c58      	adds	r0, r3, #1
 8001be6:	6010      	str	r0, [r2, #0]
 8001be8:	7019      	strb	r1, [r3, #0]
 8001bea:	4608      	mov	r0, r1
 8001bec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001bf0:	4770      	bx	lr

08001bf2 <__sfputs_r>:
 8001bf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bf4:	4606      	mov	r6, r0
 8001bf6:	460f      	mov	r7, r1
 8001bf8:	4614      	mov	r4, r2
 8001bfa:	18d5      	adds	r5, r2, r3
 8001bfc:	42ac      	cmp	r4, r5
 8001bfe:	d101      	bne.n	8001c04 <__sfputs_r+0x12>
 8001c00:	2000      	movs	r0, #0
 8001c02:	e007      	b.n	8001c14 <__sfputs_r+0x22>
 8001c04:	463a      	mov	r2, r7
 8001c06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c0a:	4630      	mov	r0, r6
 8001c0c:	f7ff ffda 	bl	8001bc4 <__sfputc_r>
 8001c10:	1c43      	adds	r3, r0, #1
 8001c12:	d1f3      	bne.n	8001bfc <__sfputs_r+0xa>
 8001c14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001c18 <_vfiprintf_r>:
 8001c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c1c:	460c      	mov	r4, r1
 8001c1e:	b09d      	sub	sp, #116	; 0x74
 8001c20:	4617      	mov	r7, r2
 8001c22:	461d      	mov	r5, r3
 8001c24:	4606      	mov	r6, r0
 8001c26:	b118      	cbz	r0, 8001c30 <_vfiprintf_r+0x18>
 8001c28:	6983      	ldr	r3, [r0, #24]
 8001c2a:	b90b      	cbnz	r3, 8001c30 <_vfiprintf_r+0x18>
 8001c2c:	f7ff fee6 	bl	80019fc <__sinit>
 8001c30:	4b7c      	ldr	r3, [pc, #496]	; (8001e24 <_vfiprintf_r+0x20c>)
 8001c32:	429c      	cmp	r4, r3
 8001c34:	d158      	bne.n	8001ce8 <_vfiprintf_r+0xd0>
 8001c36:	6874      	ldr	r4, [r6, #4]
 8001c38:	89a3      	ldrh	r3, [r4, #12]
 8001c3a:	0718      	lsls	r0, r3, #28
 8001c3c:	d55e      	bpl.n	8001cfc <_vfiprintf_r+0xe4>
 8001c3e:	6923      	ldr	r3, [r4, #16]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d05b      	beq.n	8001cfc <_vfiprintf_r+0xe4>
 8001c44:	2300      	movs	r3, #0
 8001c46:	9309      	str	r3, [sp, #36]	; 0x24
 8001c48:	2320      	movs	r3, #32
 8001c4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001c4e:	2330      	movs	r3, #48	; 0x30
 8001c50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001c54:	9503      	str	r5, [sp, #12]
 8001c56:	f04f 0b01 	mov.w	fp, #1
 8001c5a:	46b8      	mov	r8, r7
 8001c5c:	4645      	mov	r5, r8
 8001c5e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001c62:	b10b      	cbz	r3, 8001c68 <_vfiprintf_r+0x50>
 8001c64:	2b25      	cmp	r3, #37	; 0x25
 8001c66:	d154      	bne.n	8001d12 <_vfiprintf_r+0xfa>
 8001c68:	ebb8 0a07 	subs.w	sl, r8, r7
 8001c6c:	d00b      	beq.n	8001c86 <_vfiprintf_r+0x6e>
 8001c6e:	4653      	mov	r3, sl
 8001c70:	463a      	mov	r2, r7
 8001c72:	4621      	mov	r1, r4
 8001c74:	4630      	mov	r0, r6
 8001c76:	f7ff ffbc 	bl	8001bf2 <__sfputs_r>
 8001c7a:	3001      	adds	r0, #1
 8001c7c:	f000 80c2 	beq.w	8001e04 <_vfiprintf_r+0x1ec>
 8001c80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001c82:	4453      	add	r3, sl
 8001c84:	9309      	str	r3, [sp, #36]	; 0x24
 8001c86:	f898 3000 	ldrb.w	r3, [r8]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	f000 80ba 	beq.w	8001e04 <_vfiprintf_r+0x1ec>
 8001c90:	2300      	movs	r3, #0
 8001c92:	f04f 32ff 	mov.w	r2, #4294967295
 8001c96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001c9a:	9304      	str	r3, [sp, #16]
 8001c9c:	9307      	str	r3, [sp, #28]
 8001c9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001ca2:	931a      	str	r3, [sp, #104]	; 0x68
 8001ca4:	46a8      	mov	r8, r5
 8001ca6:	2205      	movs	r2, #5
 8001ca8:	f818 1b01 	ldrb.w	r1, [r8], #1
 8001cac:	485e      	ldr	r0, [pc, #376]	; (8001e28 <_vfiprintf_r+0x210>)
 8001cae:	f7fe fa9f 	bl	80001f0 <memchr>
 8001cb2:	9b04      	ldr	r3, [sp, #16]
 8001cb4:	bb78      	cbnz	r0, 8001d16 <_vfiprintf_r+0xfe>
 8001cb6:	06d9      	lsls	r1, r3, #27
 8001cb8:	bf44      	itt	mi
 8001cba:	2220      	movmi	r2, #32
 8001cbc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001cc0:	071a      	lsls	r2, r3, #28
 8001cc2:	bf44      	itt	mi
 8001cc4:	222b      	movmi	r2, #43	; 0x2b
 8001cc6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001cca:	782a      	ldrb	r2, [r5, #0]
 8001ccc:	2a2a      	cmp	r2, #42	; 0x2a
 8001cce:	d02a      	beq.n	8001d26 <_vfiprintf_r+0x10e>
 8001cd0:	9a07      	ldr	r2, [sp, #28]
 8001cd2:	46a8      	mov	r8, r5
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	250a      	movs	r5, #10
 8001cd8:	4641      	mov	r1, r8
 8001cda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001cde:	3b30      	subs	r3, #48	; 0x30
 8001ce0:	2b09      	cmp	r3, #9
 8001ce2:	d969      	bls.n	8001db8 <_vfiprintf_r+0x1a0>
 8001ce4:	b360      	cbz	r0, 8001d40 <_vfiprintf_r+0x128>
 8001ce6:	e024      	b.n	8001d32 <_vfiprintf_r+0x11a>
 8001ce8:	4b50      	ldr	r3, [pc, #320]	; (8001e2c <_vfiprintf_r+0x214>)
 8001cea:	429c      	cmp	r4, r3
 8001cec:	d101      	bne.n	8001cf2 <_vfiprintf_r+0xda>
 8001cee:	68b4      	ldr	r4, [r6, #8]
 8001cf0:	e7a2      	b.n	8001c38 <_vfiprintf_r+0x20>
 8001cf2:	4b4f      	ldr	r3, [pc, #316]	; (8001e30 <_vfiprintf_r+0x218>)
 8001cf4:	429c      	cmp	r4, r3
 8001cf6:	bf08      	it	eq
 8001cf8:	68f4      	ldreq	r4, [r6, #12]
 8001cfa:	e79d      	b.n	8001c38 <_vfiprintf_r+0x20>
 8001cfc:	4621      	mov	r1, r4
 8001cfe:	4630      	mov	r0, r6
 8001d00:	f000 fae0 	bl	80022c4 <__swsetup_r>
 8001d04:	2800      	cmp	r0, #0
 8001d06:	d09d      	beq.n	8001c44 <_vfiprintf_r+0x2c>
 8001d08:	f04f 30ff 	mov.w	r0, #4294967295
 8001d0c:	b01d      	add	sp, #116	; 0x74
 8001d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d12:	46a8      	mov	r8, r5
 8001d14:	e7a2      	b.n	8001c5c <_vfiprintf_r+0x44>
 8001d16:	4a44      	ldr	r2, [pc, #272]	; (8001e28 <_vfiprintf_r+0x210>)
 8001d18:	1a80      	subs	r0, r0, r2
 8001d1a:	fa0b f000 	lsl.w	r0, fp, r0
 8001d1e:	4318      	orrs	r0, r3
 8001d20:	9004      	str	r0, [sp, #16]
 8001d22:	4645      	mov	r5, r8
 8001d24:	e7be      	b.n	8001ca4 <_vfiprintf_r+0x8c>
 8001d26:	9a03      	ldr	r2, [sp, #12]
 8001d28:	1d11      	adds	r1, r2, #4
 8001d2a:	6812      	ldr	r2, [r2, #0]
 8001d2c:	9103      	str	r1, [sp, #12]
 8001d2e:	2a00      	cmp	r2, #0
 8001d30:	db01      	blt.n	8001d36 <_vfiprintf_r+0x11e>
 8001d32:	9207      	str	r2, [sp, #28]
 8001d34:	e004      	b.n	8001d40 <_vfiprintf_r+0x128>
 8001d36:	4252      	negs	r2, r2
 8001d38:	f043 0302 	orr.w	r3, r3, #2
 8001d3c:	9207      	str	r2, [sp, #28]
 8001d3e:	9304      	str	r3, [sp, #16]
 8001d40:	f898 3000 	ldrb.w	r3, [r8]
 8001d44:	2b2e      	cmp	r3, #46	; 0x2e
 8001d46:	d10e      	bne.n	8001d66 <_vfiprintf_r+0x14e>
 8001d48:	f898 3001 	ldrb.w	r3, [r8, #1]
 8001d4c:	2b2a      	cmp	r3, #42	; 0x2a
 8001d4e:	d138      	bne.n	8001dc2 <_vfiprintf_r+0x1aa>
 8001d50:	9b03      	ldr	r3, [sp, #12]
 8001d52:	1d1a      	adds	r2, r3, #4
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	9203      	str	r2, [sp, #12]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	bfb8      	it	lt
 8001d5c:	f04f 33ff 	movlt.w	r3, #4294967295
 8001d60:	f108 0802 	add.w	r8, r8, #2
 8001d64:	9305      	str	r3, [sp, #20]
 8001d66:	4d33      	ldr	r5, [pc, #204]	; (8001e34 <_vfiprintf_r+0x21c>)
 8001d68:	f898 1000 	ldrb.w	r1, [r8]
 8001d6c:	2203      	movs	r2, #3
 8001d6e:	4628      	mov	r0, r5
 8001d70:	f7fe fa3e 	bl	80001f0 <memchr>
 8001d74:	b140      	cbz	r0, 8001d88 <_vfiprintf_r+0x170>
 8001d76:	2340      	movs	r3, #64	; 0x40
 8001d78:	1b40      	subs	r0, r0, r5
 8001d7a:	fa03 f000 	lsl.w	r0, r3, r0
 8001d7e:	9b04      	ldr	r3, [sp, #16]
 8001d80:	4303      	orrs	r3, r0
 8001d82:	f108 0801 	add.w	r8, r8, #1
 8001d86:	9304      	str	r3, [sp, #16]
 8001d88:	f898 1000 	ldrb.w	r1, [r8]
 8001d8c:	482a      	ldr	r0, [pc, #168]	; (8001e38 <_vfiprintf_r+0x220>)
 8001d8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001d92:	2206      	movs	r2, #6
 8001d94:	f108 0701 	add.w	r7, r8, #1
 8001d98:	f7fe fa2a 	bl	80001f0 <memchr>
 8001d9c:	2800      	cmp	r0, #0
 8001d9e:	d037      	beq.n	8001e10 <_vfiprintf_r+0x1f8>
 8001da0:	4b26      	ldr	r3, [pc, #152]	; (8001e3c <_vfiprintf_r+0x224>)
 8001da2:	bb1b      	cbnz	r3, 8001dec <_vfiprintf_r+0x1d4>
 8001da4:	9b03      	ldr	r3, [sp, #12]
 8001da6:	3307      	adds	r3, #7
 8001da8:	f023 0307 	bic.w	r3, r3, #7
 8001dac:	3308      	adds	r3, #8
 8001dae:	9303      	str	r3, [sp, #12]
 8001db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001db2:	444b      	add	r3, r9
 8001db4:	9309      	str	r3, [sp, #36]	; 0x24
 8001db6:	e750      	b.n	8001c5a <_vfiprintf_r+0x42>
 8001db8:	fb05 3202 	mla	r2, r5, r2, r3
 8001dbc:	2001      	movs	r0, #1
 8001dbe:	4688      	mov	r8, r1
 8001dc0:	e78a      	b.n	8001cd8 <_vfiprintf_r+0xc0>
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	f108 0801 	add.w	r8, r8, #1
 8001dc8:	9305      	str	r3, [sp, #20]
 8001dca:	4619      	mov	r1, r3
 8001dcc:	250a      	movs	r5, #10
 8001dce:	4640      	mov	r0, r8
 8001dd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001dd4:	3a30      	subs	r2, #48	; 0x30
 8001dd6:	2a09      	cmp	r2, #9
 8001dd8:	d903      	bls.n	8001de2 <_vfiprintf_r+0x1ca>
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d0c3      	beq.n	8001d66 <_vfiprintf_r+0x14e>
 8001dde:	9105      	str	r1, [sp, #20]
 8001de0:	e7c1      	b.n	8001d66 <_vfiprintf_r+0x14e>
 8001de2:	fb05 2101 	mla	r1, r5, r1, r2
 8001de6:	2301      	movs	r3, #1
 8001de8:	4680      	mov	r8, r0
 8001dea:	e7f0      	b.n	8001dce <_vfiprintf_r+0x1b6>
 8001dec:	ab03      	add	r3, sp, #12
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	4622      	mov	r2, r4
 8001df2:	4b13      	ldr	r3, [pc, #76]	; (8001e40 <_vfiprintf_r+0x228>)
 8001df4:	a904      	add	r1, sp, #16
 8001df6:	4630      	mov	r0, r6
 8001df8:	f3af 8000 	nop.w
 8001dfc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001e00:	4681      	mov	r9, r0
 8001e02:	d1d5      	bne.n	8001db0 <_vfiprintf_r+0x198>
 8001e04:	89a3      	ldrh	r3, [r4, #12]
 8001e06:	065b      	lsls	r3, r3, #25
 8001e08:	f53f af7e 	bmi.w	8001d08 <_vfiprintf_r+0xf0>
 8001e0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001e0e:	e77d      	b.n	8001d0c <_vfiprintf_r+0xf4>
 8001e10:	ab03      	add	r3, sp, #12
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	4622      	mov	r2, r4
 8001e16:	4b0a      	ldr	r3, [pc, #40]	; (8001e40 <_vfiprintf_r+0x228>)
 8001e18:	a904      	add	r1, sp, #16
 8001e1a:	4630      	mov	r0, r6
 8001e1c:	f000 f888 	bl	8001f30 <_printf_i>
 8001e20:	e7ec      	b.n	8001dfc <_vfiprintf_r+0x1e4>
 8001e22:	bf00      	nop
 8001e24:	0800277c 	.word	0x0800277c
 8001e28:	080027bc 	.word	0x080027bc
 8001e2c:	0800279c 	.word	0x0800279c
 8001e30:	0800275c 	.word	0x0800275c
 8001e34:	080027c2 	.word	0x080027c2
 8001e38:	080027c6 	.word	0x080027c6
 8001e3c:	00000000 	.word	0x00000000
 8001e40:	08001bf3 	.word	0x08001bf3

08001e44 <_printf_common>:
 8001e44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e48:	4691      	mov	r9, r2
 8001e4a:	461f      	mov	r7, r3
 8001e4c:	688a      	ldr	r2, [r1, #8]
 8001e4e:	690b      	ldr	r3, [r1, #16]
 8001e50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001e54:	4293      	cmp	r3, r2
 8001e56:	bfb8      	it	lt
 8001e58:	4613      	movlt	r3, r2
 8001e5a:	f8c9 3000 	str.w	r3, [r9]
 8001e5e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001e62:	4606      	mov	r6, r0
 8001e64:	460c      	mov	r4, r1
 8001e66:	b112      	cbz	r2, 8001e6e <_printf_common+0x2a>
 8001e68:	3301      	adds	r3, #1
 8001e6a:	f8c9 3000 	str.w	r3, [r9]
 8001e6e:	6823      	ldr	r3, [r4, #0]
 8001e70:	0699      	lsls	r1, r3, #26
 8001e72:	bf42      	ittt	mi
 8001e74:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001e78:	3302      	addmi	r3, #2
 8001e7a:	f8c9 3000 	strmi.w	r3, [r9]
 8001e7e:	6825      	ldr	r5, [r4, #0]
 8001e80:	f015 0506 	ands.w	r5, r5, #6
 8001e84:	d107      	bne.n	8001e96 <_printf_common+0x52>
 8001e86:	f104 0a19 	add.w	sl, r4, #25
 8001e8a:	68e3      	ldr	r3, [r4, #12]
 8001e8c:	f8d9 2000 	ldr.w	r2, [r9]
 8001e90:	1a9b      	subs	r3, r3, r2
 8001e92:	42ab      	cmp	r3, r5
 8001e94:	dc28      	bgt.n	8001ee8 <_printf_common+0xa4>
 8001e96:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001e9a:	6822      	ldr	r2, [r4, #0]
 8001e9c:	3300      	adds	r3, #0
 8001e9e:	bf18      	it	ne
 8001ea0:	2301      	movne	r3, #1
 8001ea2:	0692      	lsls	r2, r2, #26
 8001ea4:	d42d      	bmi.n	8001f02 <_printf_common+0xbe>
 8001ea6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001eaa:	4639      	mov	r1, r7
 8001eac:	4630      	mov	r0, r6
 8001eae:	47c0      	blx	r8
 8001eb0:	3001      	adds	r0, #1
 8001eb2:	d020      	beq.n	8001ef6 <_printf_common+0xb2>
 8001eb4:	6823      	ldr	r3, [r4, #0]
 8001eb6:	68e5      	ldr	r5, [r4, #12]
 8001eb8:	f8d9 2000 	ldr.w	r2, [r9]
 8001ebc:	f003 0306 	and.w	r3, r3, #6
 8001ec0:	2b04      	cmp	r3, #4
 8001ec2:	bf08      	it	eq
 8001ec4:	1aad      	subeq	r5, r5, r2
 8001ec6:	68a3      	ldr	r3, [r4, #8]
 8001ec8:	6922      	ldr	r2, [r4, #16]
 8001eca:	bf0c      	ite	eq
 8001ecc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001ed0:	2500      	movne	r5, #0
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	bfc4      	itt	gt
 8001ed6:	1a9b      	subgt	r3, r3, r2
 8001ed8:	18ed      	addgt	r5, r5, r3
 8001eda:	f04f 0900 	mov.w	r9, #0
 8001ede:	341a      	adds	r4, #26
 8001ee0:	454d      	cmp	r5, r9
 8001ee2:	d11a      	bne.n	8001f1a <_printf_common+0xd6>
 8001ee4:	2000      	movs	r0, #0
 8001ee6:	e008      	b.n	8001efa <_printf_common+0xb6>
 8001ee8:	2301      	movs	r3, #1
 8001eea:	4652      	mov	r2, sl
 8001eec:	4639      	mov	r1, r7
 8001eee:	4630      	mov	r0, r6
 8001ef0:	47c0      	blx	r8
 8001ef2:	3001      	adds	r0, #1
 8001ef4:	d103      	bne.n	8001efe <_printf_common+0xba>
 8001ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8001efa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001efe:	3501      	adds	r5, #1
 8001f00:	e7c3      	b.n	8001e8a <_printf_common+0x46>
 8001f02:	18e1      	adds	r1, r4, r3
 8001f04:	1c5a      	adds	r2, r3, #1
 8001f06:	2030      	movs	r0, #48	; 0x30
 8001f08:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001f0c:	4422      	add	r2, r4
 8001f0e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001f12:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001f16:	3302      	adds	r3, #2
 8001f18:	e7c5      	b.n	8001ea6 <_printf_common+0x62>
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	4622      	mov	r2, r4
 8001f1e:	4639      	mov	r1, r7
 8001f20:	4630      	mov	r0, r6
 8001f22:	47c0      	blx	r8
 8001f24:	3001      	adds	r0, #1
 8001f26:	d0e6      	beq.n	8001ef6 <_printf_common+0xb2>
 8001f28:	f109 0901 	add.w	r9, r9, #1
 8001f2c:	e7d8      	b.n	8001ee0 <_printf_common+0x9c>
	...

08001f30 <_printf_i>:
 8001f30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f34:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8001f38:	460c      	mov	r4, r1
 8001f3a:	7e09      	ldrb	r1, [r1, #24]
 8001f3c:	b085      	sub	sp, #20
 8001f3e:	296e      	cmp	r1, #110	; 0x6e
 8001f40:	4617      	mov	r7, r2
 8001f42:	4606      	mov	r6, r0
 8001f44:	4698      	mov	r8, r3
 8001f46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001f48:	f000 80b3 	beq.w	80020b2 <_printf_i+0x182>
 8001f4c:	d822      	bhi.n	8001f94 <_printf_i+0x64>
 8001f4e:	2963      	cmp	r1, #99	; 0x63
 8001f50:	d036      	beq.n	8001fc0 <_printf_i+0x90>
 8001f52:	d80a      	bhi.n	8001f6a <_printf_i+0x3a>
 8001f54:	2900      	cmp	r1, #0
 8001f56:	f000 80b9 	beq.w	80020cc <_printf_i+0x19c>
 8001f5a:	2958      	cmp	r1, #88	; 0x58
 8001f5c:	f000 8083 	beq.w	8002066 <_printf_i+0x136>
 8001f60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001f64:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001f68:	e032      	b.n	8001fd0 <_printf_i+0xa0>
 8001f6a:	2964      	cmp	r1, #100	; 0x64
 8001f6c:	d001      	beq.n	8001f72 <_printf_i+0x42>
 8001f6e:	2969      	cmp	r1, #105	; 0x69
 8001f70:	d1f6      	bne.n	8001f60 <_printf_i+0x30>
 8001f72:	6820      	ldr	r0, [r4, #0]
 8001f74:	6813      	ldr	r3, [r2, #0]
 8001f76:	0605      	lsls	r5, r0, #24
 8001f78:	f103 0104 	add.w	r1, r3, #4
 8001f7c:	d52a      	bpl.n	8001fd4 <_printf_i+0xa4>
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	6011      	str	r1, [r2, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	da03      	bge.n	8001f8e <_printf_i+0x5e>
 8001f86:	222d      	movs	r2, #45	; 0x2d
 8001f88:	425b      	negs	r3, r3
 8001f8a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001f8e:	486f      	ldr	r0, [pc, #444]	; (800214c <_printf_i+0x21c>)
 8001f90:	220a      	movs	r2, #10
 8001f92:	e039      	b.n	8002008 <_printf_i+0xd8>
 8001f94:	2973      	cmp	r1, #115	; 0x73
 8001f96:	f000 809d 	beq.w	80020d4 <_printf_i+0x1a4>
 8001f9a:	d808      	bhi.n	8001fae <_printf_i+0x7e>
 8001f9c:	296f      	cmp	r1, #111	; 0x6f
 8001f9e:	d020      	beq.n	8001fe2 <_printf_i+0xb2>
 8001fa0:	2970      	cmp	r1, #112	; 0x70
 8001fa2:	d1dd      	bne.n	8001f60 <_printf_i+0x30>
 8001fa4:	6823      	ldr	r3, [r4, #0]
 8001fa6:	f043 0320 	orr.w	r3, r3, #32
 8001faa:	6023      	str	r3, [r4, #0]
 8001fac:	e003      	b.n	8001fb6 <_printf_i+0x86>
 8001fae:	2975      	cmp	r1, #117	; 0x75
 8001fb0:	d017      	beq.n	8001fe2 <_printf_i+0xb2>
 8001fb2:	2978      	cmp	r1, #120	; 0x78
 8001fb4:	d1d4      	bne.n	8001f60 <_printf_i+0x30>
 8001fb6:	2378      	movs	r3, #120	; 0x78
 8001fb8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001fbc:	4864      	ldr	r0, [pc, #400]	; (8002150 <_printf_i+0x220>)
 8001fbe:	e055      	b.n	800206c <_printf_i+0x13c>
 8001fc0:	6813      	ldr	r3, [r2, #0]
 8001fc2:	1d19      	adds	r1, r3, #4
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6011      	str	r1, [r2, #0]
 8001fc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001fcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e08c      	b.n	80020ee <_printf_i+0x1be>
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	6011      	str	r1, [r2, #0]
 8001fd8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001fdc:	bf18      	it	ne
 8001fde:	b21b      	sxthne	r3, r3
 8001fe0:	e7cf      	b.n	8001f82 <_printf_i+0x52>
 8001fe2:	6813      	ldr	r3, [r2, #0]
 8001fe4:	6825      	ldr	r5, [r4, #0]
 8001fe6:	1d18      	adds	r0, r3, #4
 8001fe8:	6010      	str	r0, [r2, #0]
 8001fea:	0628      	lsls	r0, r5, #24
 8001fec:	d501      	bpl.n	8001ff2 <_printf_i+0xc2>
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	e002      	b.n	8001ff8 <_printf_i+0xc8>
 8001ff2:	0668      	lsls	r0, r5, #25
 8001ff4:	d5fb      	bpl.n	8001fee <_printf_i+0xbe>
 8001ff6:	881b      	ldrh	r3, [r3, #0]
 8001ff8:	4854      	ldr	r0, [pc, #336]	; (800214c <_printf_i+0x21c>)
 8001ffa:	296f      	cmp	r1, #111	; 0x6f
 8001ffc:	bf14      	ite	ne
 8001ffe:	220a      	movne	r2, #10
 8002000:	2208      	moveq	r2, #8
 8002002:	2100      	movs	r1, #0
 8002004:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002008:	6865      	ldr	r5, [r4, #4]
 800200a:	60a5      	str	r5, [r4, #8]
 800200c:	2d00      	cmp	r5, #0
 800200e:	f2c0 8095 	blt.w	800213c <_printf_i+0x20c>
 8002012:	6821      	ldr	r1, [r4, #0]
 8002014:	f021 0104 	bic.w	r1, r1, #4
 8002018:	6021      	str	r1, [r4, #0]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d13d      	bne.n	800209a <_printf_i+0x16a>
 800201e:	2d00      	cmp	r5, #0
 8002020:	f040 808e 	bne.w	8002140 <_printf_i+0x210>
 8002024:	4665      	mov	r5, ip
 8002026:	2a08      	cmp	r2, #8
 8002028:	d10b      	bne.n	8002042 <_printf_i+0x112>
 800202a:	6823      	ldr	r3, [r4, #0]
 800202c:	07db      	lsls	r3, r3, #31
 800202e:	d508      	bpl.n	8002042 <_printf_i+0x112>
 8002030:	6923      	ldr	r3, [r4, #16]
 8002032:	6862      	ldr	r2, [r4, #4]
 8002034:	429a      	cmp	r2, r3
 8002036:	bfde      	ittt	le
 8002038:	2330      	movle	r3, #48	; 0x30
 800203a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800203e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002042:	ebac 0305 	sub.w	r3, ip, r5
 8002046:	6123      	str	r3, [r4, #16]
 8002048:	f8cd 8000 	str.w	r8, [sp]
 800204c:	463b      	mov	r3, r7
 800204e:	aa03      	add	r2, sp, #12
 8002050:	4621      	mov	r1, r4
 8002052:	4630      	mov	r0, r6
 8002054:	f7ff fef6 	bl	8001e44 <_printf_common>
 8002058:	3001      	adds	r0, #1
 800205a:	d14d      	bne.n	80020f8 <_printf_i+0x1c8>
 800205c:	f04f 30ff 	mov.w	r0, #4294967295
 8002060:	b005      	add	sp, #20
 8002062:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002066:	4839      	ldr	r0, [pc, #228]	; (800214c <_printf_i+0x21c>)
 8002068:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800206c:	6813      	ldr	r3, [r2, #0]
 800206e:	6821      	ldr	r1, [r4, #0]
 8002070:	1d1d      	adds	r5, r3, #4
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	6015      	str	r5, [r2, #0]
 8002076:	060a      	lsls	r2, r1, #24
 8002078:	d50b      	bpl.n	8002092 <_printf_i+0x162>
 800207a:	07ca      	lsls	r2, r1, #31
 800207c:	bf44      	itt	mi
 800207e:	f041 0120 	orrmi.w	r1, r1, #32
 8002082:	6021      	strmi	r1, [r4, #0]
 8002084:	b91b      	cbnz	r3, 800208e <_printf_i+0x15e>
 8002086:	6822      	ldr	r2, [r4, #0]
 8002088:	f022 0220 	bic.w	r2, r2, #32
 800208c:	6022      	str	r2, [r4, #0]
 800208e:	2210      	movs	r2, #16
 8002090:	e7b7      	b.n	8002002 <_printf_i+0xd2>
 8002092:	064d      	lsls	r5, r1, #25
 8002094:	bf48      	it	mi
 8002096:	b29b      	uxthmi	r3, r3
 8002098:	e7ef      	b.n	800207a <_printf_i+0x14a>
 800209a:	4665      	mov	r5, ip
 800209c:	fbb3 f1f2 	udiv	r1, r3, r2
 80020a0:	fb02 3311 	mls	r3, r2, r1, r3
 80020a4:	5cc3      	ldrb	r3, [r0, r3]
 80020a6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80020aa:	460b      	mov	r3, r1
 80020ac:	2900      	cmp	r1, #0
 80020ae:	d1f5      	bne.n	800209c <_printf_i+0x16c>
 80020b0:	e7b9      	b.n	8002026 <_printf_i+0xf6>
 80020b2:	6813      	ldr	r3, [r2, #0]
 80020b4:	6825      	ldr	r5, [r4, #0]
 80020b6:	6961      	ldr	r1, [r4, #20]
 80020b8:	1d18      	adds	r0, r3, #4
 80020ba:	6010      	str	r0, [r2, #0]
 80020bc:	0628      	lsls	r0, r5, #24
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	d501      	bpl.n	80020c6 <_printf_i+0x196>
 80020c2:	6019      	str	r1, [r3, #0]
 80020c4:	e002      	b.n	80020cc <_printf_i+0x19c>
 80020c6:	066a      	lsls	r2, r5, #25
 80020c8:	d5fb      	bpl.n	80020c2 <_printf_i+0x192>
 80020ca:	8019      	strh	r1, [r3, #0]
 80020cc:	2300      	movs	r3, #0
 80020ce:	6123      	str	r3, [r4, #16]
 80020d0:	4665      	mov	r5, ip
 80020d2:	e7b9      	b.n	8002048 <_printf_i+0x118>
 80020d4:	6813      	ldr	r3, [r2, #0]
 80020d6:	1d19      	adds	r1, r3, #4
 80020d8:	6011      	str	r1, [r2, #0]
 80020da:	681d      	ldr	r5, [r3, #0]
 80020dc:	6862      	ldr	r2, [r4, #4]
 80020de:	2100      	movs	r1, #0
 80020e0:	4628      	mov	r0, r5
 80020e2:	f7fe f885 	bl	80001f0 <memchr>
 80020e6:	b108      	cbz	r0, 80020ec <_printf_i+0x1bc>
 80020e8:	1b40      	subs	r0, r0, r5
 80020ea:	6060      	str	r0, [r4, #4]
 80020ec:	6863      	ldr	r3, [r4, #4]
 80020ee:	6123      	str	r3, [r4, #16]
 80020f0:	2300      	movs	r3, #0
 80020f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80020f6:	e7a7      	b.n	8002048 <_printf_i+0x118>
 80020f8:	6923      	ldr	r3, [r4, #16]
 80020fa:	462a      	mov	r2, r5
 80020fc:	4639      	mov	r1, r7
 80020fe:	4630      	mov	r0, r6
 8002100:	47c0      	blx	r8
 8002102:	3001      	adds	r0, #1
 8002104:	d0aa      	beq.n	800205c <_printf_i+0x12c>
 8002106:	6823      	ldr	r3, [r4, #0]
 8002108:	079b      	lsls	r3, r3, #30
 800210a:	d413      	bmi.n	8002134 <_printf_i+0x204>
 800210c:	68e0      	ldr	r0, [r4, #12]
 800210e:	9b03      	ldr	r3, [sp, #12]
 8002110:	4298      	cmp	r0, r3
 8002112:	bfb8      	it	lt
 8002114:	4618      	movlt	r0, r3
 8002116:	e7a3      	b.n	8002060 <_printf_i+0x130>
 8002118:	2301      	movs	r3, #1
 800211a:	464a      	mov	r2, r9
 800211c:	4639      	mov	r1, r7
 800211e:	4630      	mov	r0, r6
 8002120:	47c0      	blx	r8
 8002122:	3001      	adds	r0, #1
 8002124:	d09a      	beq.n	800205c <_printf_i+0x12c>
 8002126:	3501      	adds	r5, #1
 8002128:	68e3      	ldr	r3, [r4, #12]
 800212a:	9a03      	ldr	r2, [sp, #12]
 800212c:	1a9b      	subs	r3, r3, r2
 800212e:	42ab      	cmp	r3, r5
 8002130:	dcf2      	bgt.n	8002118 <_printf_i+0x1e8>
 8002132:	e7eb      	b.n	800210c <_printf_i+0x1dc>
 8002134:	2500      	movs	r5, #0
 8002136:	f104 0919 	add.w	r9, r4, #25
 800213a:	e7f5      	b.n	8002128 <_printf_i+0x1f8>
 800213c:	2b00      	cmp	r3, #0
 800213e:	d1ac      	bne.n	800209a <_printf_i+0x16a>
 8002140:	7803      	ldrb	r3, [r0, #0]
 8002142:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002146:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800214a:	e76c      	b.n	8002026 <_printf_i+0xf6>
 800214c:	080027cd 	.word	0x080027cd
 8002150:	080027de 	.word	0x080027de

08002154 <_sbrk_r>:
 8002154:	b538      	push	{r3, r4, r5, lr}
 8002156:	4c06      	ldr	r4, [pc, #24]	; (8002170 <_sbrk_r+0x1c>)
 8002158:	2300      	movs	r3, #0
 800215a:	4605      	mov	r5, r0
 800215c:	4608      	mov	r0, r1
 800215e:	6023      	str	r3, [r4, #0]
 8002160:	f7fe fa4e 	bl	8000600 <_sbrk>
 8002164:	1c43      	adds	r3, r0, #1
 8002166:	d102      	bne.n	800216e <_sbrk_r+0x1a>
 8002168:	6823      	ldr	r3, [r4, #0]
 800216a:	b103      	cbz	r3, 800216e <_sbrk_r+0x1a>
 800216c:	602b      	str	r3, [r5, #0]
 800216e:	bd38      	pop	{r3, r4, r5, pc}
 8002170:	200000b0 	.word	0x200000b0

08002174 <__sread>:
 8002174:	b510      	push	{r4, lr}
 8002176:	460c      	mov	r4, r1
 8002178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800217c:	f000 fa96 	bl	80026ac <_read_r>
 8002180:	2800      	cmp	r0, #0
 8002182:	bfab      	itete	ge
 8002184:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002186:	89a3      	ldrhlt	r3, [r4, #12]
 8002188:	181b      	addge	r3, r3, r0
 800218a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800218e:	bfac      	ite	ge
 8002190:	6563      	strge	r3, [r4, #84]	; 0x54
 8002192:	81a3      	strhlt	r3, [r4, #12]
 8002194:	bd10      	pop	{r4, pc}

08002196 <__swrite>:
 8002196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800219a:	461f      	mov	r7, r3
 800219c:	898b      	ldrh	r3, [r1, #12]
 800219e:	05db      	lsls	r3, r3, #23
 80021a0:	4605      	mov	r5, r0
 80021a2:	460c      	mov	r4, r1
 80021a4:	4616      	mov	r6, r2
 80021a6:	d505      	bpl.n	80021b4 <__swrite+0x1e>
 80021a8:	2302      	movs	r3, #2
 80021aa:	2200      	movs	r2, #0
 80021ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80021b0:	f000 f9b6 	bl	8002520 <_lseek_r>
 80021b4:	89a3      	ldrh	r3, [r4, #12]
 80021b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80021ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80021be:	81a3      	strh	r3, [r4, #12]
 80021c0:	4632      	mov	r2, r6
 80021c2:	463b      	mov	r3, r7
 80021c4:	4628      	mov	r0, r5
 80021c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80021ca:	f000 b869 	b.w	80022a0 <_write_r>

080021ce <__sseek>:
 80021ce:	b510      	push	{r4, lr}
 80021d0:	460c      	mov	r4, r1
 80021d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80021d6:	f000 f9a3 	bl	8002520 <_lseek_r>
 80021da:	1c43      	adds	r3, r0, #1
 80021dc:	89a3      	ldrh	r3, [r4, #12]
 80021de:	bf15      	itete	ne
 80021e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80021e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80021e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80021ea:	81a3      	strheq	r3, [r4, #12]
 80021ec:	bf18      	it	ne
 80021ee:	81a3      	strhne	r3, [r4, #12]
 80021f0:	bd10      	pop	{r4, pc}

080021f2 <__sclose>:
 80021f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80021f6:	f000 b8d3 	b.w	80023a0 <_close_r>
	...

080021fc <__swbuf_r>:
 80021fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021fe:	460e      	mov	r6, r1
 8002200:	4614      	mov	r4, r2
 8002202:	4605      	mov	r5, r0
 8002204:	b118      	cbz	r0, 800220e <__swbuf_r+0x12>
 8002206:	6983      	ldr	r3, [r0, #24]
 8002208:	b90b      	cbnz	r3, 800220e <__swbuf_r+0x12>
 800220a:	f7ff fbf7 	bl	80019fc <__sinit>
 800220e:	4b21      	ldr	r3, [pc, #132]	; (8002294 <__swbuf_r+0x98>)
 8002210:	429c      	cmp	r4, r3
 8002212:	d12a      	bne.n	800226a <__swbuf_r+0x6e>
 8002214:	686c      	ldr	r4, [r5, #4]
 8002216:	69a3      	ldr	r3, [r4, #24]
 8002218:	60a3      	str	r3, [r4, #8]
 800221a:	89a3      	ldrh	r3, [r4, #12]
 800221c:	071a      	lsls	r2, r3, #28
 800221e:	d52e      	bpl.n	800227e <__swbuf_r+0x82>
 8002220:	6923      	ldr	r3, [r4, #16]
 8002222:	b363      	cbz	r3, 800227e <__swbuf_r+0x82>
 8002224:	6923      	ldr	r3, [r4, #16]
 8002226:	6820      	ldr	r0, [r4, #0]
 8002228:	1ac0      	subs	r0, r0, r3
 800222a:	6963      	ldr	r3, [r4, #20]
 800222c:	b2f6      	uxtb	r6, r6
 800222e:	4283      	cmp	r3, r0
 8002230:	4637      	mov	r7, r6
 8002232:	dc04      	bgt.n	800223e <__swbuf_r+0x42>
 8002234:	4621      	mov	r1, r4
 8002236:	4628      	mov	r0, r5
 8002238:	f000 f948 	bl	80024cc <_fflush_r>
 800223c:	bb28      	cbnz	r0, 800228a <__swbuf_r+0x8e>
 800223e:	68a3      	ldr	r3, [r4, #8]
 8002240:	3b01      	subs	r3, #1
 8002242:	60a3      	str	r3, [r4, #8]
 8002244:	6823      	ldr	r3, [r4, #0]
 8002246:	1c5a      	adds	r2, r3, #1
 8002248:	6022      	str	r2, [r4, #0]
 800224a:	701e      	strb	r6, [r3, #0]
 800224c:	6963      	ldr	r3, [r4, #20]
 800224e:	3001      	adds	r0, #1
 8002250:	4283      	cmp	r3, r0
 8002252:	d004      	beq.n	800225e <__swbuf_r+0x62>
 8002254:	89a3      	ldrh	r3, [r4, #12]
 8002256:	07db      	lsls	r3, r3, #31
 8002258:	d519      	bpl.n	800228e <__swbuf_r+0x92>
 800225a:	2e0a      	cmp	r6, #10
 800225c:	d117      	bne.n	800228e <__swbuf_r+0x92>
 800225e:	4621      	mov	r1, r4
 8002260:	4628      	mov	r0, r5
 8002262:	f000 f933 	bl	80024cc <_fflush_r>
 8002266:	b190      	cbz	r0, 800228e <__swbuf_r+0x92>
 8002268:	e00f      	b.n	800228a <__swbuf_r+0x8e>
 800226a:	4b0b      	ldr	r3, [pc, #44]	; (8002298 <__swbuf_r+0x9c>)
 800226c:	429c      	cmp	r4, r3
 800226e:	d101      	bne.n	8002274 <__swbuf_r+0x78>
 8002270:	68ac      	ldr	r4, [r5, #8]
 8002272:	e7d0      	b.n	8002216 <__swbuf_r+0x1a>
 8002274:	4b09      	ldr	r3, [pc, #36]	; (800229c <__swbuf_r+0xa0>)
 8002276:	429c      	cmp	r4, r3
 8002278:	bf08      	it	eq
 800227a:	68ec      	ldreq	r4, [r5, #12]
 800227c:	e7cb      	b.n	8002216 <__swbuf_r+0x1a>
 800227e:	4621      	mov	r1, r4
 8002280:	4628      	mov	r0, r5
 8002282:	f000 f81f 	bl	80022c4 <__swsetup_r>
 8002286:	2800      	cmp	r0, #0
 8002288:	d0cc      	beq.n	8002224 <__swbuf_r+0x28>
 800228a:	f04f 37ff 	mov.w	r7, #4294967295
 800228e:	4638      	mov	r0, r7
 8002290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002292:	bf00      	nop
 8002294:	0800277c 	.word	0x0800277c
 8002298:	0800279c 	.word	0x0800279c
 800229c:	0800275c 	.word	0x0800275c

080022a0 <_write_r>:
 80022a0:	b538      	push	{r3, r4, r5, lr}
 80022a2:	4c07      	ldr	r4, [pc, #28]	; (80022c0 <_write_r+0x20>)
 80022a4:	4605      	mov	r5, r0
 80022a6:	4608      	mov	r0, r1
 80022a8:	4611      	mov	r1, r2
 80022aa:	2200      	movs	r2, #0
 80022ac:	6022      	str	r2, [r4, #0]
 80022ae:	461a      	mov	r2, r3
 80022b0:	f7fe f955 	bl	800055e <_write>
 80022b4:	1c43      	adds	r3, r0, #1
 80022b6:	d102      	bne.n	80022be <_write_r+0x1e>
 80022b8:	6823      	ldr	r3, [r4, #0]
 80022ba:	b103      	cbz	r3, 80022be <_write_r+0x1e>
 80022bc:	602b      	str	r3, [r5, #0]
 80022be:	bd38      	pop	{r3, r4, r5, pc}
 80022c0:	200000b0 	.word	0x200000b0

080022c4 <__swsetup_r>:
 80022c4:	4b32      	ldr	r3, [pc, #200]	; (8002390 <__swsetup_r+0xcc>)
 80022c6:	b570      	push	{r4, r5, r6, lr}
 80022c8:	681d      	ldr	r5, [r3, #0]
 80022ca:	4606      	mov	r6, r0
 80022cc:	460c      	mov	r4, r1
 80022ce:	b125      	cbz	r5, 80022da <__swsetup_r+0x16>
 80022d0:	69ab      	ldr	r3, [r5, #24]
 80022d2:	b913      	cbnz	r3, 80022da <__swsetup_r+0x16>
 80022d4:	4628      	mov	r0, r5
 80022d6:	f7ff fb91 	bl	80019fc <__sinit>
 80022da:	4b2e      	ldr	r3, [pc, #184]	; (8002394 <__swsetup_r+0xd0>)
 80022dc:	429c      	cmp	r4, r3
 80022de:	d10f      	bne.n	8002300 <__swsetup_r+0x3c>
 80022e0:	686c      	ldr	r4, [r5, #4]
 80022e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80022e6:	b29a      	uxth	r2, r3
 80022e8:	0715      	lsls	r5, r2, #28
 80022ea:	d42c      	bmi.n	8002346 <__swsetup_r+0x82>
 80022ec:	06d0      	lsls	r0, r2, #27
 80022ee:	d411      	bmi.n	8002314 <__swsetup_r+0x50>
 80022f0:	2209      	movs	r2, #9
 80022f2:	6032      	str	r2, [r6, #0]
 80022f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022f8:	81a3      	strh	r3, [r4, #12]
 80022fa:	f04f 30ff 	mov.w	r0, #4294967295
 80022fe:	e03e      	b.n	800237e <__swsetup_r+0xba>
 8002300:	4b25      	ldr	r3, [pc, #148]	; (8002398 <__swsetup_r+0xd4>)
 8002302:	429c      	cmp	r4, r3
 8002304:	d101      	bne.n	800230a <__swsetup_r+0x46>
 8002306:	68ac      	ldr	r4, [r5, #8]
 8002308:	e7eb      	b.n	80022e2 <__swsetup_r+0x1e>
 800230a:	4b24      	ldr	r3, [pc, #144]	; (800239c <__swsetup_r+0xd8>)
 800230c:	429c      	cmp	r4, r3
 800230e:	bf08      	it	eq
 8002310:	68ec      	ldreq	r4, [r5, #12]
 8002312:	e7e6      	b.n	80022e2 <__swsetup_r+0x1e>
 8002314:	0751      	lsls	r1, r2, #29
 8002316:	d512      	bpl.n	800233e <__swsetup_r+0x7a>
 8002318:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800231a:	b141      	cbz	r1, 800232e <__swsetup_r+0x6a>
 800231c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002320:	4299      	cmp	r1, r3
 8002322:	d002      	beq.n	800232a <__swsetup_r+0x66>
 8002324:	4630      	mov	r0, r6
 8002326:	f000 f973 	bl	8002610 <_free_r>
 800232a:	2300      	movs	r3, #0
 800232c:	6363      	str	r3, [r4, #52]	; 0x34
 800232e:	89a3      	ldrh	r3, [r4, #12]
 8002330:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002334:	81a3      	strh	r3, [r4, #12]
 8002336:	2300      	movs	r3, #0
 8002338:	6063      	str	r3, [r4, #4]
 800233a:	6923      	ldr	r3, [r4, #16]
 800233c:	6023      	str	r3, [r4, #0]
 800233e:	89a3      	ldrh	r3, [r4, #12]
 8002340:	f043 0308 	orr.w	r3, r3, #8
 8002344:	81a3      	strh	r3, [r4, #12]
 8002346:	6923      	ldr	r3, [r4, #16]
 8002348:	b94b      	cbnz	r3, 800235e <__swsetup_r+0x9a>
 800234a:	89a3      	ldrh	r3, [r4, #12]
 800234c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002350:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002354:	d003      	beq.n	800235e <__swsetup_r+0x9a>
 8002356:	4621      	mov	r1, r4
 8002358:	4630      	mov	r0, r6
 800235a:	f000 f917 	bl	800258c <__smakebuf_r>
 800235e:	89a2      	ldrh	r2, [r4, #12]
 8002360:	f012 0301 	ands.w	r3, r2, #1
 8002364:	d00c      	beq.n	8002380 <__swsetup_r+0xbc>
 8002366:	2300      	movs	r3, #0
 8002368:	60a3      	str	r3, [r4, #8]
 800236a:	6963      	ldr	r3, [r4, #20]
 800236c:	425b      	negs	r3, r3
 800236e:	61a3      	str	r3, [r4, #24]
 8002370:	6923      	ldr	r3, [r4, #16]
 8002372:	b953      	cbnz	r3, 800238a <__swsetup_r+0xc6>
 8002374:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002378:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800237c:	d1ba      	bne.n	80022f4 <__swsetup_r+0x30>
 800237e:	bd70      	pop	{r4, r5, r6, pc}
 8002380:	0792      	lsls	r2, r2, #30
 8002382:	bf58      	it	pl
 8002384:	6963      	ldrpl	r3, [r4, #20]
 8002386:	60a3      	str	r3, [r4, #8]
 8002388:	e7f2      	b.n	8002370 <__swsetup_r+0xac>
 800238a:	2000      	movs	r0, #0
 800238c:	e7f7      	b.n	800237e <__swsetup_r+0xba>
 800238e:	bf00      	nop
 8002390:	20000000 	.word	0x20000000
 8002394:	0800277c 	.word	0x0800277c
 8002398:	0800279c 	.word	0x0800279c
 800239c:	0800275c 	.word	0x0800275c

080023a0 <_close_r>:
 80023a0:	b538      	push	{r3, r4, r5, lr}
 80023a2:	4c06      	ldr	r4, [pc, #24]	; (80023bc <_close_r+0x1c>)
 80023a4:	2300      	movs	r3, #0
 80023a6:	4605      	mov	r5, r0
 80023a8:	4608      	mov	r0, r1
 80023aa:	6023      	str	r3, [r4, #0]
 80023ac:	f7fe f8f3 	bl	8000596 <_close>
 80023b0:	1c43      	adds	r3, r0, #1
 80023b2:	d102      	bne.n	80023ba <_close_r+0x1a>
 80023b4:	6823      	ldr	r3, [r4, #0]
 80023b6:	b103      	cbz	r3, 80023ba <_close_r+0x1a>
 80023b8:	602b      	str	r3, [r5, #0]
 80023ba:	bd38      	pop	{r3, r4, r5, pc}
 80023bc:	200000b0 	.word	0x200000b0

080023c0 <__sflush_r>:
 80023c0:	898a      	ldrh	r2, [r1, #12]
 80023c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023c6:	4605      	mov	r5, r0
 80023c8:	0710      	lsls	r0, r2, #28
 80023ca:	460c      	mov	r4, r1
 80023cc:	d458      	bmi.n	8002480 <__sflush_r+0xc0>
 80023ce:	684b      	ldr	r3, [r1, #4]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	dc05      	bgt.n	80023e0 <__sflush_r+0x20>
 80023d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	dc02      	bgt.n	80023e0 <__sflush_r+0x20>
 80023da:	2000      	movs	r0, #0
 80023dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80023e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80023e2:	2e00      	cmp	r6, #0
 80023e4:	d0f9      	beq.n	80023da <__sflush_r+0x1a>
 80023e6:	2300      	movs	r3, #0
 80023e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80023ec:	682f      	ldr	r7, [r5, #0]
 80023ee:	6a21      	ldr	r1, [r4, #32]
 80023f0:	602b      	str	r3, [r5, #0]
 80023f2:	d032      	beq.n	800245a <__sflush_r+0x9a>
 80023f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80023f6:	89a3      	ldrh	r3, [r4, #12]
 80023f8:	075a      	lsls	r2, r3, #29
 80023fa:	d505      	bpl.n	8002408 <__sflush_r+0x48>
 80023fc:	6863      	ldr	r3, [r4, #4]
 80023fe:	1ac0      	subs	r0, r0, r3
 8002400:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002402:	b10b      	cbz	r3, 8002408 <__sflush_r+0x48>
 8002404:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002406:	1ac0      	subs	r0, r0, r3
 8002408:	2300      	movs	r3, #0
 800240a:	4602      	mov	r2, r0
 800240c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800240e:	6a21      	ldr	r1, [r4, #32]
 8002410:	4628      	mov	r0, r5
 8002412:	47b0      	blx	r6
 8002414:	1c43      	adds	r3, r0, #1
 8002416:	89a3      	ldrh	r3, [r4, #12]
 8002418:	d106      	bne.n	8002428 <__sflush_r+0x68>
 800241a:	6829      	ldr	r1, [r5, #0]
 800241c:	291d      	cmp	r1, #29
 800241e:	d848      	bhi.n	80024b2 <__sflush_r+0xf2>
 8002420:	4a29      	ldr	r2, [pc, #164]	; (80024c8 <__sflush_r+0x108>)
 8002422:	40ca      	lsrs	r2, r1
 8002424:	07d6      	lsls	r6, r2, #31
 8002426:	d544      	bpl.n	80024b2 <__sflush_r+0xf2>
 8002428:	2200      	movs	r2, #0
 800242a:	6062      	str	r2, [r4, #4]
 800242c:	04d9      	lsls	r1, r3, #19
 800242e:	6922      	ldr	r2, [r4, #16]
 8002430:	6022      	str	r2, [r4, #0]
 8002432:	d504      	bpl.n	800243e <__sflush_r+0x7e>
 8002434:	1c42      	adds	r2, r0, #1
 8002436:	d101      	bne.n	800243c <__sflush_r+0x7c>
 8002438:	682b      	ldr	r3, [r5, #0]
 800243a:	b903      	cbnz	r3, 800243e <__sflush_r+0x7e>
 800243c:	6560      	str	r0, [r4, #84]	; 0x54
 800243e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002440:	602f      	str	r7, [r5, #0]
 8002442:	2900      	cmp	r1, #0
 8002444:	d0c9      	beq.n	80023da <__sflush_r+0x1a>
 8002446:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800244a:	4299      	cmp	r1, r3
 800244c:	d002      	beq.n	8002454 <__sflush_r+0x94>
 800244e:	4628      	mov	r0, r5
 8002450:	f000 f8de 	bl	8002610 <_free_r>
 8002454:	2000      	movs	r0, #0
 8002456:	6360      	str	r0, [r4, #52]	; 0x34
 8002458:	e7c0      	b.n	80023dc <__sflush_r+0x1c>
 800245a:	2301      	movs	r3, #1
 800245c:	4628      	mov	r0, r5
 800245e:	47b0      	blx	r6
 8002460:	1c41      	adds	r1, r0, #1
 8002462:	d1c8      	bne.n	80023f6 <__sflush_r+0x36>
 8002464:	682b      	ldr	r3, [r5, #0]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d0c5      	beq.n	80023f6 <__sflush_r+0x36>
 800246a:	2b1d      	cmp	r3, #29
 800246c:	d001      	beq.n	8002472 <__sflush_r+0xb2>
 800246e:	2b16      	cmp	r3, #22
 8002470:	d101      	bne.n	8002476 <__sflush_r+0xb6>
 8002472:	602f      	str	r7, [r5, #0]
 8002474:	e7b1      	b.n	80023da <__sflush_r+0x1a>
 8002476:	89a3      	ldrh	r3, [r4, #12]
 8002478:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800247c:	81a3      	strh	r3, [r4, #12]
 800247e:	e7ad      	b.n	80023dc <__sflush_r+0x1c>
 8002480:	690f      	ldr	r7, [r1, #16]
 8002482:	2f00      	cmp	r7, #0
 8002484:	d0a9      	beq.n	80023da <__sflush_r+0x1a>
 8002486:	0793      	lsls	r3, r2, #30
 8002488:	680e      	ldr	r6, [r1, #0]
 800248a:	bf08      	it	eq
 800248c:	694b      	ldreq	r3, [r1, #20]
 800248e:	600f      	str	r7, [r1, #0]
 8002490:	bf18      	it	ne
 8002492:	2300      	movne	r3, #0
 8002494:	eba6 0807 	sub.w	r8, r6, r7
 8002498:	608b      	str	r3, [r1, #8]
 800249a:	f1b8 0f00 	cmp.w	r8, #0
 800249e:	dd9c      	ble.n	80023da <__sflush_r+0x1a>
 80024a0:	4643      	mov	r3, r8
 80024a2:	463a      	mov	r2, r7
 80024a4:	6a21      	ldr	r1, [r4, #32]
 80024a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80024a8:	4628      	mov	r0, r5
 80024aa:	47b0      	blx	r6
 80024ac:	2800      	cmp	r0, #0
 80024ae:	dc06      	bgt.n	80024be <__sflush_r+0xfe>
 80024b0:	89a3      	ldrh	r3, [r4, #12]
 80024b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024b6:	81a3      	strh	r3, [r4, #12]
 80024b8:	f04f 30ff 	mov.w	r0, #4294967295
 80024bc:	e78e      	b.n	80023dc <__sflush_r+0x1c>
 80024be:	4407      	add	r7, r0
 80024c0:	eba8 0800 	sub.w	r8, r8, r0
 80024c4:	e7e9      	b.n	800249a <__sflush_r+0xda>
 80024c6:	bf00      	nop
 80024c8:	20400001 	.word	0x20400001

080024cc <_fflush_r>:
 80024cc:	b538      	push	{r3, r4, r5, lr}
 80024ce:	690b      	ldr	r3, [r1, #16]
 80024d0:	4605      	mov	r5, r0
 80024d2:	460c      	mov	r4, r1
 80024d4:	b1db      	cbz	r3, 800250e <_fflush_r+0x42>
 80024d6:	b118      	cbz	r0, 80024e0 <_fflush_r+0x14>
 80024d8:	6983      	ldr	r3, [r0, #24]
 80024da:	b90b      	cbnz	r3, 80024e0 <_fflush_r+0x14>
 80024dc:	f7ff fa8e 	bl	80019fc <__sinit>
 80024e0:	4b0c      	ldr	r3, [pc, #48]	; (8002514 <_fflush_r+0x48>)
 80024e2:	429c      	cmp	r4, r3
 80024e4:	d109      	bne.n	80024fa <_fflush_r+0x2e>
 80024e6:	686c      	ldr	r4, [r5, #4]
 80024e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80024ec:	b17b      	cbz	r3, 800250e <_fflush_r+0x42>
 80024ee:	4621      	mov	r1, r4
 80024f0:	4628      	mov	r0, r5
 80024f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80024f6:	f7ff bf63 	b.w	80023c0 <__sflush_r>
 80024fa:	4b07      	ldr	r3, [pc, #28]	; (8002518 <_fflush_r+0x4c>)
 80024fc:	429c      	cmp	r4, r3
 80024fe:	d101      	bne.n	8002504 <_fflush_r+0x38>
 8002500:	68ac      	ldr	r4, [r5, #8]
 8002502:	e7f1      	b.n	80024e8 <_fflush_r+0x1c>
 8002504:	4b05      	ldr	r3, [pc, #20]	; (800251c <_fflush_r+0x50>)
 8002506:	429c      	cmp	r4, r3
 8002508:	bf08      	it	eq
 800250a:	68ec      	ldreq	r4, [r5, #12]
 800250c:	e7ec      	b.n	80024e8 <_fflush_r+0x1c>
 800250e:	2000      	movs	r0, #0
 8002510:	bd38      	pop	{r3, r4, r5, pc}
 8002512:	bf00      	nop
 8002514:	0800277c 	.word	0x0800277c
 8002518:	0800279c 	.word	0x0800279c
 800251c:	0800275c 	.word	0x0800275c

08002520 <_lseek_r>:
 8002520:	b538      	push	{r3, r4, r5, lr}
 8002522:	4c07      	ldr	r4, [pc, #28]	; (8002540 <_lseek_r+0x20>)
 8002524:	4605      	mov	r5, r0
 8002526:	4608      	mov	r0, r1
 8002528:	4611      	mov	r1, r2
 800252a:	2200      	movs	r2, #0
 800252c:	6022      	str	r2, [r4, #0]
 800252e:	461a      	mov	r2, r3
 8002530:	f7fe f858 	bl	80005e4 <_lseek>
 8002534:	1c43      	adds	r3, r0, #1
 8002536:	d102      	bne.n	800253e <_lseek_r+0x1e>
 8002538:	6823      	ldr	r3, [r4, #0]
 800253a:	b103      	cbz	r3, 800253e <_lseek_r+0x1e>
 800253c:	602b      	str	r3, [r5, #0]
 800253e:	bd38      	pop	{r3, r4, r5, pc}
 8002540:	200000b0 	.word	0x200000b0

08002544 <__swhatbuf_r>:
 8002544:	b570      	push	{r4, r5, r6, lr}
 8002546:	460e      	mov	r6, r1
 8002548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800254c:	2900      	cmp	r1, #0
 800254e:	b096      	sub	sp, #88	; 0x58
 8002550:	4614      	mov	r4, r2
 8002552:	461d      	mov	r5, r3
 8002554:	da07      	bge.n	8002566 <__swhatbuf_r+0x22>
 8002556:	2300      	movs	r3, #0
 8002558:	602b      	str	r3, [r5, #0]
 800255a:	89b3      	ldrh	r3, [r6, #12]
 800255c:	061a      	lsls	r2, r3, #24
 800255e:	d410      	bmi.n	8002582 <__swhatbuf_r+0x3e>
 8002560:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002564:	e00e      	b.n	8002584 <__swhatbuf_r+0x40>
 8002566:	466a      	mov	r2, sp
 8002568:	f000 f8b2 	bl	80026d0 <_fstat_r>
 800256c:	2800      	cmp	r0, #0
 800256e:	dbf2      	blt.n	8002556 <__swhatbuf_r+0x12>
 8002570:	9a01      	ldr	r2, [sp, #4]
 8002572:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002576:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800257a:	425a      	negs	r2, r3
 800257c:	415a      	adcs	r2, r3
 800257e:	602a      	str	r2, [r5, #0]
 8002580:	e7ee      	b.n	8002560 <__swhatbuf_r+0x1c>
 8002582:	2340      	movs	r3, #64	; 0x40
 8002584:	2000      	movs	r0, #0
 8002586:	6023      	str	r3, [r4, #0]
 8002588:	b016      	add	sp, #88	; 0x58
 800258a:	bd70      	pop	{r4, r5, r6, pc}

0800258c <__smakebuf_r>:
 800258c:	898b      	ldrh	r3, [r1, #12]
 800258e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002590:	079d      	lsls	r5, r3, #30
 8002592:	4606      	mov	r6, r0
 8002594:	460c      	mov	r4, r1
 8002596:	d507      	bpl.n	80025a8 <__smakebuf_r+0x1c>
 8002598:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800259c:	6023      	str	r3, [r4, #0]
 800259e:	6123      	str	r3, [r4, #16]
 80025a0:	2301      	movs	r3, #1
 80025a2:	6163      	str	r3, [r4, #20]
 80025a4:	b002      	add	sp, #8
 80025a6:	bd70      	pop	{r4, r5, r6, pc}
 80025a8:	ab01      	add	r3, sp, #4
 80025aa:	466a      	mov	r2, sp
 80025ac:	f7ff ffca 	bl	8002544 <__swhatbuf_r>
 80025b0:	9900      	ldr	r1, [sp, #0]
 80025b2:	4605      	mov	r5, r0
 80025b4:	4630      	mov	r0, r6
 80025b6:	f7ff faab 	bl	8001b10 <_malloc_r>
 80025ba:	b948      	cbnz	r0, 80025d0 <__smakebuf_r+0x44>
 80025bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80025c0:	059a      	lsls	r2, r3, #22
 80025c2:	d4ef      	bmi.n	80025a4 <__smakebuf_r+0x18>
 80025c4:	f023 0303 	bic.w	r3, r3, #3
 80025c8:	f043 0302 	orr.w	r3, r3, #2
 80025cc:	81a3      	strh	r3, [r4, #12]
 80025ce:	e7e3      	b.n	8002598 <__smakebuf_r+0xc>
 80025d0:	4b0d      	ldr	r3, [pc, #52]	; (8002608 <__smakebuf_r+0x7c>)
 80025d2:	62b3      	str	r3, [r6, #40]	; 0x28
 80025d4:	89a3      	ldrh	r3, [r4, #12]
 80025d6:	6020      	str	r0, [r4, #0]
 80025d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025dc:	81a3      	strh	r3, [r4, #12]
 80025de:	9b00      	ldr	r3, [sp, #0]
 80025e0:	6163      	str	r3, [r4, #20]
 80025e2:	9b01      	ldr	r3, [sp, #4]
 80025e4:	6120      	str	r0, [r4, #16]
 80025e6:	b15b      	cbz	r3, 8002600 <__smakebuf_r+0x74>
 80025e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80025ec:	4630      	mov	r0, r6
 80025ee:	f000 f881 	bl	80026f4 <_isatty_r>
 80025f2:	b128      	cbz	r0, 8002600 <__smakebuf_r+0x74>
 80025f4:	89a3      	ldrh	r3, [r4, #12]
 80025f6:	f023 0303 	bic.w	r3, r3, #3
 80025fa:	f043 0301 	orr.w	r3, r3, #1
 80025fe:	81a3      	strh	r3, [r4, #12]
 8002600:	89a3      	ldrh	r3, [r4, #12]
 8002602:	431d      	orrs	r5, r3
 8002604:	81a5      	strh	r5, [r4, #12]
 8002606:	e7cd      	b.n	80025a4 <__smakebuf_r+0x18>
 8002608:	080019c5 	.word	0x080019c5

0800260c <__malloc_lock>:
 800260c:	4770      	bx	lr

0800260e <__malloc_unlock>:
 800260e:	4770      	bx	lr

08002610 <_free_r>:
 8002610:	b538      	push	{r3, r4, r5, lr}
 8002612:	4605      	mov	r5, r0
 8002614:	2900      	cmp	r1, #0
 8002616:	d045      	beq.n	80026a4 <_free_r+0x94>
 8002618:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800261c:	1f0c      	subs	r4, r1, #4
 800261e:	2b00      	cmp	r3, #0
 8002620:	bfb8      	it	lt
 8002622:	18e4      	addlt	r4, r4, r3
 8002624:	f7ff fff2 	bl	800260c <__malloc_lock>
 8002628:	4a1f      	ldr	r2, [pc, #124]	; (80026a8 <_free_r+0x98>)
 800262a:	6813      	ldr	r3, [r2, #0]
 800262c:	4610      	mov	r0, r2
 800262e:	b933      	cbnz	r3, 800263e <_free_r+0x2e>
 8002630:	6063      	str	r3, [r4, #4]
 8002632:	6014      	str	r4, [r2, #0]
 8002634:	4628      	mov	r0, r5
 8002636:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800263a:	f7ff bfe8 	b.w	800260e <__malloc_unlock>
 800263e:	42a3      	cmp	r3, r4
 8002640:	d90c      	bls.n	800265c <_free_r+0x4c>
 8002642:	6821      	ldr	r1, [r4, #0]
 8002644:	1862      	adds	r2, r4, r1
 8002646:	4293      	cmp	r3, r2
 8002648:	bf04      	itt	eq
 800264a:	681a      	ldreq	r2, [r3, #0]
 800264c:	685b      	ldreq	r3, [r3, #4]
 800264e:	6063      	str	r3, [r4, #4]
 8002650:	bf04      	itt	eq
 8002652:	1852      	addeq	r2, r2, r1
 8002654:	6022      	streq	r2, [r4, #0]
 8002656:	6004      	str	r4, [r0, #0]
 8002658:	e7ec      	b.n	8002634 <_free_r+0x24>
 800265a:	4613      	mov	r3, r2
 800265c:	685a      	ldr	r2, [r3, #4]
 800265e:	b10a      	cbz	r2, 8002664 <_free_r+0x54>
 8002660:	42a2      	cmp	r2, r4
 8002662:	d9fa      	bls.n	800265a <_free_r+0x4a>
 8002664:	6819      	ldr	r1, [r3, #0]
 8002666:	1858      	adds	r0, r3, r1
 8002668:	42a0      	cmp	r0, r4
 800266a:	d10b      	bne.n	8002684 <_free_r+0x74>
 800266c:	6820      	ldr	r0, [r4, #0]
 800266e:	4401      	add	r1, r0
 8002670:	1858      	adds	r0, r3, r1
 8002672:	4282      	cmp	r2, r0
 8002674:	6019      	str	r1, [r3, #0]
 8002676:	d1dd      	bne.n	8002634 <_free_r+0x24>
 8002678:	6810      	ldr	r0, [r2, #0]
 800267a:	6852      	ldr	r2, [r2, #4]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	4401      	add	r1, r0
 8002680:	6019      	str	r1, [r3, #0]
 8002682:	e7d7      	b.n	8002634 <_free_r+0x24>
 8002684:	d902      	bls.n	800268c <_free_r+0x7c>
 8002686:	230c      	movs	r3, #12
 8002688:	602b      	str	r3, [r5, #0]
 800268a:	e7d3      	b.n	8002634 <_free_r+0x24>
 800268c:	6820      	ldr	r0, [r4, #0]
 800268e:	1821      	adds	r1, r4, r0
 8002690:	428a      	cmp	r2, r1
 8002692:	bf04      	itt	eq
 8002694:	6811      	ldreq	r1, [r2, #0]
 8002696:	6852      	ldreq	r2, [r2, #4]
 8002698:	6062      	str	r2, [r4, #4]
 800269a:	bf04      	itt	eq
 800269c:	1809      	addeq	r1, r1, r0
 800269e:	6021      	streq	r1, [r4, #0]
 80026a0:	605c      	str	r4, [r3, #4]
 80026a2:	e7c7      	b.n	8002634 <_free_r+0x24>
 80026a4:	bd38      	pop	{r3, r4, r5, pc}
 80026a6:	bf00      	nop
 80026a8:	20000088 	.word	0x20000088

080026ac <_read_r>:
 80026ac:	b538      	push	{r3, r4, r5, lr}
 80026ae:	4c07      	ldr	r4, [pc, #28]	; (80026cc <_read_r+0x20>)
 80026b0:	4605      	mov	r5, r0
 80026b2:	4608      	mov	r0, r1
 80026b4:	4611      	mov	r1, r2
 80026b6:	2200      	movs	r2, #0
 80026b8:	6022      	str	r2, [r4, #0]
 80026ba:	461a      	mov	r2, r3
 80026bc:	f7fd ff32 	bl	8000524 <_read>
 80026c0:	1c43      	adds	r3, r0, #1
 80026c2:	d102      	bne.n	80026ca <_read_r+0x1e>
 80026c4:	6823      	ldr	r3, [r4, #0]
 80026c6:	b103      	cbz	r3, 80026ca <_read_r+0x1e>
 80026c8:	602b      	str	r3, [r5, #0]
 80026ca:	bd38      	pop	{r3, r4, r5, pc}
 80026cc:	200000b0 	.word	0x200000b0

080026d0 <_fstat_r>:
 80026d0:	b538      	push	{r3, r4, r5, lr}
 80026d2:	4c07      	ldr	r4, [pc, #28]	; (80026f0 <_fstat_r+0x20>)
 80026d4:	2300      	movs	r3, #0
 80026d6:	4605      	mov	r5, r0
 80026d8:	4608      	mov	r0, r1
 80026da:	4611      	mov	r1, r2
 80026dc:	6023      	str	r3, [r4, #0]
 80026de:	f7fd ff66 	bl	80005ae <_fstat>
 80026e2:	1c43      	adds	r3, r0, #1
 80026e4:	d102      	bne.n	80026ec <_fstat_r+0x1c>
 80026e6:	6823      	ldr	r3, [r4, #0]
 80026e8:	b103      	cbz	r3, 80026ec <_fstat_r+0x1c>
 80026ea:	602b      	str	r3, [r5, #0]
 80026ec:	bd38      	pop	{r3, r4, r5, pc}
 80026ee:	bf00      	nop
 80026f0:	200000b0 	.word	0x200000b0

080026f4 <_isatty_r>:
 80026f4:	b538      	push	{r3, r4, r5, lr}
 80026f6:	4c06      	ldr	r4, [pc, #24]	; (8002710 <_isatty_r+0x1c>)
 80026f8:	2300      	movs	r3, #0
 80026fa:	4605      	mov	r5, r0
 80026fc:	4608      	mov	r0, r1
 80026fe:	6023      	str	r3, [r4, #0]
 8002700:	f7fd ff65 	bl	80005ce <_isatty>
 8002704:	1c43      	adds	r3, r0, #1
 8002706:	d102      	bne.n	800270e <_isatty_r+0x1a>
 8002708:	6823      	ldr	r3, [r4, #0]
 800270a:	b103      	cbz	r3, 800270e <_isatty_r+0x1a>
 800270c:	602b      	str	r3, [r5, #0]
 800270e:	bd38      	pop	{r3, r4, r5, pc}
 8002710:	200000b0 	.word	0x200000b0

08002714 <_init>:
 8002714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002716:	bf00      	nop
 8002718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800271a:	bc08      	pop	{r3}
 800271c:	469e      	mov	lr, r3
 800271e:	4770      	bx	lr

08002720 <_fini>:
 8002720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002722:	bf00      	nop
 8002724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002726:	bc08      	pop	{r3}
 8002728:	469e      	mov	lr, r3
 800272a:	4770      	bx	lr
