$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 [ clock $end
  $var wire 1 \ reset $end
  $var wire 1 ] top_mem_wen $end
  $var wire 32 ^ top_mem_wdata [31:0] $end
  $var wire 32 _ top_mem_addr [31:0] $end
  $var wire 32 ` regs[0] [31:0] $end
  $var wire 32 a regs[1] [31:0] $end
  $var wire 32 b regs[2] [31:0] $end
  $var wire 32 c regs[3] [31:0] $end
  $var wire 32 d regs[4] [31:0] $end
  $var wire 32 e regs[5] [31:0] $end
  $var wire 32 f regs[6] [31:0] $end
  $var wire 32 g regs[7] [31:0] $end
  $var wire 32 h regs[8] [31:0] $end
  $var wire 32 i regs[9] [31:0] $end
  $var wire 32 j regs[10] [31:0] $end
  $var wire 32 k regs[11] [31:0] $end
  $var wire 32 l regs[12] [31:0] $end
  $var wire 32 m regs[13] [31:0] $end
  $var wire 32 n regs[14] [31:0] $end
  $var wire 32 o regs[15] [31:0] $end
  $var wire 32 p pc [31:0] $end
  $var wire 1 q ebreak $end
  $var wire 1 r is_step_finished $end
  $scope module miniRV $end
   $var wire 1 [ clock $end
   $var wire 1 \ reset $end
   $var wire 1 ] top_mem_wen $end
   $var wire 32 ^ top_mem_wdata [31:0] $end
   $var wire 32 _ top_mem_addr [31:0] $end
   $var wire 32 ` regs[0] [31:0] $end
   $var wire 32 a regs[1] [31:0] $end
   $var wire 32 b regs[2] [31:0] $end
   $var wire 32 c regs[3] [31:0] $end
   $var wire 32 d regs[4] [31:0] $end
   $var wire 32 e regs[5] [31:0] $end
   $var wire 32 f regs[6] [31:0] $end
   $var wire 32 g regs[7] [31:0] $end
   $var wire 32 h regs[8] [31:0] $end
   $var wire 32 i regs[9] [31:0] $end
   $var wire 32 j regs[10] [31:0] $end
   $var wire 32 k regs[11] [31:0] $end
   $var wire 32 l regs[12] [31:0] $end
   $var wire 32 m regs[13] [31:0] $end
   $var wire 32 n regs[14] [31:0] $end
   $var wire 32 o regs[15] [31:0] $end
   $var wire 32 p pc [31:0] $end
   $var wire 1 q ebreak $end
   $var wire 1 r is_step_finished $end
   $var wire 32 8 inst [31:0] $end
   $var wire 5 9 rd [4:0] $end
   $var wire 5 : rs1 [4:0] $end
   $var wire 5 ; rs2 [4:0] $end
   $var wire 32 # imm [31:0] $end
   $var wire 32 s pc_next [31:0] $end
   $var wire 32 t pc_inc [31:0] $end
   $var wire 32 $ alu_res [31:0] $end
   $var wire 32 % alu_rhs [31:0] $end
   $var wire 4 & alu_op [3:0] $end
   $var wire 32 u reg_wdata [31:0] $end
   $var wire 32 < reg_rdata1 [31:0] $end
   $var wire 32 = reg_rdata2 [31:0] $end
   $var wire 32 v mem_addr [31:0] $end
   $var wire 32 w mem_wdata [31:0] $end
   $var wire 32 > mem_rdata [31:0] $end
   $var wire 4 ' mem_wbmask [3:0] $end
   $var wire 1 ( is_mem_sign $end
   $var wire 1 ) mem_byte_sign $end
   $var wire 1 * mem_half_sign $end
   $var wire 24 + mem_byte_extend [23:0] $end
   $var wire 16 , mem_half_extend [15:0] $end
   $var wire 4 - inst_type [3:0] $end
   $var wire 512 ? rf_regs_out [511:0] $end
   $var wire 1 . ifu_reqValid $end
   $var wire 1 / lsu_reqValid $end
   $var wire 1 O ifu_respValid $end
   $var wire 1 P lsu_respValid $end
   $var wire 1 Q lsu_busy $end
   $var wire 1 R ifu_busy $end
   $var wire 1 x lsu_wen $end
   $var wire 1 y reg_wen $end
   $var wire 1 { BUS_IDLE [0:0] $end
   $var wire 1 | BUS_WAIT [0:0] $end
   $var wire 32 } INITIAL_PC [31:0] $end
   $var wire 32 ~ N_REGS [31:0] $end
   $var wire 32 !! REG_END_WORD [31:0] $end
   $var wire 32 "! REG_END_HALF [31:0] $end
   $var wire 32 #! REG_END_BYTE [31:0] $end
   $var wire 32 $! REG_END_ID [31:0] $end
   $var wire 4 %! OP_ADD [3:0] $end
   $var wire 4 &! OP_SUB [3:0] $end
   $var wire 4 '! OP_SLL [3:0] $end
   $var wire 4 (! OP_SLT [3:0] $end
   $var wire 4 )! OP_SLTU [3:0] $end
   $var wire 4 *! OP_XOR [3:0] $end
   $var wire 4 +! OP_SRL [3:0] $end
   $var wire 4 ,! OP_SRA [3:0] $end
   $var wire 4 -! OP_OR [3:0] $end
   $var wire 4 .! OP_AND [3:0] $end
   $var wire 3 /! FUNCT3_SR [2:0] $end
   $var wire 4 %! INST_UNDEFINED [3:0] $end
   $var wire 4 &! INST_LOAD_BYTE [3:0] $end
   $var wire 4 0! INST_LOAD_HALF [3:0] $end
   $var wire 4 1! INST_LOAD_WORD [3:0] $end
   $var wire 4 2! INST_STORE [3:0] $end
   $var wire 4 3! INST_IMM [3:0] $end
   $var wire 4 ,! INST_REG [3:0] $end
   $var wire 4 4! INST_UPP [3:0] $end
   $var wire 4 5! INST_JUMP [3:0] $end
   $var wire 3 6! FUNCT3_BYTE [2:0] $end
   $var wire 3 7! FUNCT3_HALF [2:0] $end
   $var wire 3 8! FUNCT3_WORD [2:0] $end
   $var wire 3 9! FUNCT3_BYTE_UNSIGN [2:0] $end
   $var wire 3 /! FUNCT3_HALF_UNSIGN [2:0] $end
   $var wire 7 :! OPCODE_LUI [6:0] $end
   $var wire 7 ;! OPCODE_AUIPC [6:0] $end
   $var wire 7 <! OPCODE_JAL [6:0] $end
   $var wire 7 =! OPCODE_JALR [6:0] $end
   $var wire 7 >! OPCODE_LOAD [6:0] $end
   $var wire 7 ?! OPCODE_STORE [6:0] $end
   $var wire 7 @! OPCODE_CALC_IMM [6:0] $end
   $var wire 7 A! OPCODE_CALC_REG [6:0] $end
   $var wire 7 B! OPCODE_ENV [6:0] $end
   $scope module u_alu $end
    $var wire 1 { BUS_IDLE [0:0] $end
    $var wire 1 | BUS_WAIT [0:0] $end
    $var wire 32 } INITIAL_PC [31:0] $end
    $var wire 32 ~ N_REGS [31:0] $end
    $var wire 32 !! REG_END_WORD [31:0] $end
    $var wire 32 "! REG_END_HALF [31:0] $end
    $var wire 32 #! REG_END_BYTE [31:0] $end
    $var wire 32 $! REG_END_ID [31:0] $end
    $var wire 4 %! OP_ADD [3:0] $end
    $var wire 4 &! OP_SUB [3:0] $end
    $var wire 4 '! OP_SLL [3:0] $end
    $var wire 4 (! OP_SLT [3:0] $end
    $var wire 4 )! OP_SLTU [3:0] $end
    $var wire 4 *! OP_XOR [3:0] $end
    $var wire 4 +! OP_SRL [3:0] $end
    $var wire 4 ,! OP_SRA [3:0] $end
    $var wire 4 -! OP_OR [3:0] $end
    $var wire 4 .! OP_AND [3:0] $end
    $var wire 3 /! FUNCT3_SR [2:0] $end
    $var wire 4 %! INST_UNDEFINED [3:0] $end
    $var wire 4 &! INST_LOAD_BYTE [3:0] $end
    $var wire 4 0! INST_LOAD_HALF [3:0] $end
    $var wire 4 1! INST_LOAD_WORD [3:0] $end
    $var wire 4 2! INST_STORE [3:0] $end
    $var wire 4 3! INST_IMM [3:0] $end
    $var wire 4 ,! INST_REG [3:0] $end
    $var wire 4 4! INST_UPP [3:0] $end
    $var wire 4 5! INST_JUMP [3:0] $end
    $var wire 3 6! FUNCT3_BYTE [2:0] $end
    $var wire 3 7! FUNCT3_HALF [2:0] $end
    $var wire 3 8! FUNCT3_WORD [2:0] $end
    $var wire 3 9! FUNCT3_BYTE_UNSIGN [2:0] $end
    $var wire 3 /! FUNCT3_HALF_UNSIGN [2:0] $end
    $var wire 7 :! OPCODE_LUI [6:0] $end
    $var wire 7 ;! OPCODE_AUIPC [6:0] $end
    $var wire 7 <! OPCODE_JAL [6:0] $end
    $var wire 7 =! OPCODE_JALR [6:0] $end
    $var wire 7 >! OPCODE_LOAD [6:0] $end
    $var wire 7 ?! OPCODE_STORE [6:0] $end
    $var wire 7 @! OPCODE_CALC_IMM [6:0] $end
    $var wire 7 A! OPCODE_CALC_REG [6:0] $end
    $var wire 7 B! OPCODE_ENV [6:0] $end
    $var wire 4 & op [3:0] $end
    $var wire 32 < lhs [31:0] $end
    $var wire 32 % rhs [31:0] $end
    $var wire 32 $ res [31:0] $end
    $var wire 5 0 shamt [4:0] $end
   $upscope $end
   $scope module u_dec $end
    $var wire 1 { BUS_IDLE [0:0] $end
    $var wire 1 | BUS_WAIT [0:0] $end
    $var wire 32 } INITIAL_PC [31:0] $end
    $var wire 32 ~ N_REGS [31:0] $end
    $var wire 32 !! REG_END_WORD [31:0] $end
    $var wire 32 "! REG_END_HALF [31:0] $end
    $var wire 32 #! REG_END_BYTE [31:0] $end
    $var wire 32 $! REG_END_ID [31:0] $end
    $var wire 4 %! OP_ADD [3:0] $end
    $var wire 4 &! OP_SUB [3:0] $end
    $var wire 4 '! OP_SLL [3:0] $end
    $var wire 4 (! OP_SLT [3:0] $end
    $var wire 4 )! OP_SLTU [3:0] $end
    $var wire 4 *! OP_XOR [3:0] $end
    $var wire 4 +! OP_SRL [3:0] $end
    $var wire 4 ,! OP_SRA [3:0] $end
    $var wire 4 -! OP_OR [3:0] $end
    $var wire 4 .! OP_AND [3:0] $end
    $var wire 3 /! FUNCT3_SR [2:0] $end
    $var wire 4 %! INST_UNDEFINED [3:0] $end
    $var wire 4 &! INST_LOAD_BYTE [3:0] $end
    $var wire 4 0! INST_LOAD_HALF [3:0] $end
    $var wire 4 1! INST_LOAD_WORD [3:0] $end
    $var wire 4 2! INST_STORE [3:0] $end
    $var wire 4 3! INST_IMM [3:0] $end
    $var wire 4 ,! INST_REG [3:0] $end
    $var wire 4 4! INST_UPP [3:0] $end
    $var wire 4 5! INST_JUMP [3:0] $end
    $var wire 3 6! FUNCT3_BYTE [2:0] $end
    $var wire 3 7! FUNCT3_HALF [2:0] $end
    $var wire 3 8! FUNCT3_WORD [2:0] $end
    $var wire 3 9! FUNCT3_BYTE_UNSIGN [2:0] $end
    $var wire 3 /! FUNCT3_HALF_UNSIGN [2:0] $end
    $var wire 7 :! OPCODE_LUI [6:0] $end
    $var wire 7 ;! OPCODE_AUIPC [6:0] $end
    $var wire 7 <! OPCODE_JAL [6:0] $end
    $var wire 7 =! OPCODE_JALR [6:0] $end
    $var wire 7 >! OPCODE_LOAD [6:0] $end
    $var wire 7 ?! OPCODE_STORE [6:0] $end
    $var wire 7 @! OPCODE_CALC_IMM [6:0] $end
    $var wire 7 A! OPCODE_CALC_REG [6:0] $end
    $var wire 7 B! OPCODE_ENV [6:0] $end
    $var wire 32 8 inst [31:0] $end
    $var wire 1 [ clock $end
    $var wire 5 9 rd [4:0] $end
    $var wire 5 : rs1 [4:0] $end
    $var wire 5 ; rs2 [4:0] $end
    $var wire 32 # imm [31:0] $end
    $var wire 4 & alu_op [3:0] $end
    $var wire 4 ' mem_wbmask [3:0] $end
    $var wire 1 ( is_mem_sign $end
    $var wire 1 q ebreak $end
    $var wire 4 - inst_type [3:0] $end
    $var wire 1 1 sign $end
    $var wire 1 2 sub $end
    $var wire 7 3 opcode [6:0] $end
    $var wire 3 4 funct3 [2:0] $end
    $var wire 32 5 i_imm [31:0] $end
    $var wire 32 6 u_imm [31:0] $end
    $var wire 32 7 s_imm [31:0] $end
   $upscope $end
   $scope module u_mread $end
    $var wire 1 { BUS_IDLE [0:0] $end
    $var wire 1 | BUS_WAIT [0:0] $end
    $var wire 32 } INITIAL_PC [31:0] $end
    $var wire 32 ~ N_REGS [31:0] $end
    $var wire 32 !! REG_END_WORD [31:0] $end
    $var wire 32 "! REG_END_HALF [31:0] $end
    $var wire 32 #! REG_END_BYTE [31:0] $end
    $var wire 32 $! REG_END_ID [31:0] $end
    $var wire 4 %! OP_ADD [3:0] $end
    $var wire 4 &! OP_SUB [3:0] $end
    $var wire 4 '! OP_SLL [3:0] $end
    $var wire 4 (! OP_SLT [3:0] $end
    $var wire 4 )! OP_SLTU [3:0] $end
    $var wire 4 *! OP_XOR [3:0] $end
    $var wire 4 +! OP_SRL [3:0] $end
    $var wire 4 ,! OP_SRA [3:0] $end
    $var wire 4 -! OP_OR [3:0] $end
    $var wire 4 .! OP_AND [3:0] $end
    $var wire 3 /! FUNCT3_SR [2:0] $end
    $var wire 4 %! INST_UNDEFINED [3:0] $end
    $var wire 4 &! INST_LOAD_BYTE [3:0] $end
    $var wire 4 0! INST_LOAD_HALF [3:0] $end
    $var wire 4 1! INST_LOAD_WORD [3:0] $end
    $var wire 4 2! INST_STORE [3:0] $end
    $var wire 4 3! INST_IMM [3:0] $end
    $var wire 4 ,! INST_REG [3:0] $end
    $var wire 4 4! INST_UPP [3:0] $end
    $var wire 4 5! INST_JUMP [3:0] $end
    $var wire 3 6! FUNCT3_BYTE [2:0] $end
    $var wire 3 7! FUNCT3_HALF [2:0] $end
    $var wire 3 8! FUNCT3_WORD [2:0] $end
    $var wire 3 9! FUNCT3_BYTE_UNSIGN [2:0] $end
    $var wire 3 /! FUNCT3_HALF_UNSIGN [2:0] $end
    $var wire 7 :! OPCODE_LUI [6:0] $end
    $var wire 7 ;! OPCODE_AUIPC [6:0] $end
    $var wire 7 <! OPCODE_JAL [6:0] $end
    $var wire 7 =! OPCODE_JALR [6:0] $end
    $var wire 7 >! OPCODE_LOAD [6:0] $end
    $var wire 7 ?! OPCODE_STORE [6:0] $end
    $var wire 7 @! OPCODE_CALC_IMM [6:0] $end
    $var wire 7 A! OPCODE_CALC_REG [6:0] $end
    $var wire 7 B! OPCODE_ENV [6:0] $end
    $var wire 1 [ clock $end
    $var wire 1 \ reset $end
    $var wire 1 . reqValid $end
    $var wire 32 p addr [31:0] $end
    $var wire 1 R busy $end
    $var wire 1 O respValid $end
    $var wire 32 8 rdata [31:0] $end
    $var wire 2 S counter [1:0] $end
    $var wire 32 T addr_q [31:0] $end
   $upscope $end
   $scope module u_pc $end
    $var wire 1 { BUS_IDLE [0:0] $end
    $var wire 1 | BUS_WAIT [0:0] $end
    $var wire 32 } INITIAL_PC [31:0] $end
    $var wire 32 ~ N_REGS [31:0] $end
    $var wire 32 !! REG_END_WORD [31:0] $end
    $var wire 32 "! REG_END_HALF [31:0] $end
    $var wire 32 #! REG_END_BYTE [31:0] $end
    $var wire 32 $! REG_END_ID [31:0] $end
    $var wire 4 %! OP_ADD [3:0] $end
    $var wire 4 &! OP_SUB [3:0] $end
    $var wire 4 '! OP_SLL [3:0] $end
    $var wire 4 (! OP_SLT [3:0] $end
    $var wire 4 )! OP_SLTU [3:0] $end
    $var wire 4 *! OP_XOR [3:0] $end
    $var wire 4 +! OP_SRL [3:0] $end
    $var wire 4 ,! OP_SRA [3:0] $end
    $var wire 4 -! OP_OR [3:0] $end
    $var wire 4 .! OP_AND [3:0] $end
    $var wire 3 /! FUNCT3_SR [2:0] $end
    $var wire 4 %! INST_UNDEFINED [3:0] $end
    $var wire 4 &! INST_LOAD_BYTE [3:0] $end
    $var wire 4 0! INST_LOAD_HALF [3:0] $end
    $var wire 4 1! INST_LOAD_WORD [3:0] $end
    $var wire 4 2! INST_STORE [3:0] $end
    $var wire 4 3! INST_IMM [3:0] $end
    $var wire 4 ,! INST_REG [3:0] $end
    $var wire 4 4! INST_UPP [3:0] $end
    $var wire 4 5! INST_JUMP [3:0] $end
    $var wire 3 6! FUNCT3_BYTE [2:0] $end
    $var wire 3 7! FUNCT3_HALF [2:0] $end
    $var wire 3 8! FUNCT3_WORD [2:0] $end
    $var wire 3 9! FUNCT3_BYTE_UNSIGN [2:0] $end
    $var wire 3 /! FUNCT3_HALF_UNSIGN [2:0] $end
    $var wire 7 :! OPCODE_LUI [6:0] $end
    $var wire 7 ;! OPCODE_AUIPC [6:0] $end
    $var wire 7 <! OPCODE_JAL [6:0] $end
    $var wire 7 =! OPCODE_JALR [6:0] $end
    $var wire 7 >! OPCODE_LOAD [6:0] $end
    $var wire 7 ?! OPCODE_STORE [6:0] $end
    $var wire 7 @! OPCODE_CALC_IMM [6:0] $end
    $var wire 7 A! OPCODE_CALC_REG [6:0] $end
    $var wire 7 B! OPCODE_ENV [6:0] $end
    $var wire 1 [ clock $end
    $var wire 1 \ reset $end
    $var wire 32 s in_addr [31:0] $end
    $var wire 32 p out_addr [31:0] $end
   $upscope $end
   $scope module u_ram $end
    $var wire 1 { BUS_IDLE [0:0] $end
    $var wire 1 | BUS_WAIT [0:0] $end
    $var wire 32 } INITIAL_PC [31:0] $end
    $var wire 32 ~ N_REGS [31:0] $end
    $var wire 32 !! REG_END_WORD [31:0] $end
    $var wire 32 "! REG_END_HALF [31:0] $end
    $var wire 32 #! REG_END_BYTE [31:0] $end
    $var wire 32 $! REG_END_ID [31:0] $end
    $var wire 4 %! OP_ADD [3:0] $end
    $var wire 4 &! OP_SUB [3:0] $end
    $var wire 4 '! OP_SLL [3:0] $end
    $var wire 4 (! OP_SLT [3:0] $end
    $var wire 4 )! OP_SLTU [3:0] $end
    $var wire 4 *! OP_XOR [3:0] $end
    $var wire 4 +! OP_SRL [3:0] $end
    $var wire 4 ,! OP_SRA [3:0] $end
    $var wire 4 -! OP_OR [3:0] $end
    $var wire 4 .! OP_AND [3:0] $end
    $var wire 3 /! FUNCT3_SR [2:0] $end
    $var wire 4 %! INST_UNDEFINED [3:0] $end
    $var wire 4 &! INST_LOAD_BYTE [3:0] $end
    $var wire 4 0! INST_LOAD_HALF [3:0] $end
    $var wire 4 1! INST_LOAD_WORD [3:0] $end
    $var wire 4 2! INST_STORE [3:0] $end
    $var wire 4 3! INST_IMM [3:0] $end
    $var wire 4 ,! INST_REG [3:0] $end
    $var wire 4 4! INST_UPP [3:0] $end
    $var wire 4 5! INST_JUMP [3:0] $end
    $var wire 3 6! FUNCT3_BYTE [2:0] $end
    $var wire 3 7! FUNCT3_HALF [2:0] $end
    $var wire 3 8! FUNCT3_WORD [2:0] $end
    $var wire 3 9! FUNCT3_BYTE_UNSIGN [2:0] $end
    $var wire 3 /! FUNCT3_HALF_UNSIGN [2:0] $end
    $var wire 7 :! OPCODE_LUI [6:0] $end
    $var wire 7 ;! OPCODE_AUIPC [6:0] $end
    $var wire 7 <! OPCODE_JAL [6:0] $end
    $var wire 7 =! OPCODE_JALR [6:0] $end
    $var wire 7 >! OPCODE_LOAD [6:0] $end
    $var wire 7 ?! OPCODE_STORE [6:0] $end
    $var wire 7 @! OPCODE_CALC_IMM [6:0] $end
    $var wire 7 A! OPCODE_CALC_REG [6:0] $end
    $var wire 7 B! OPCODE_ENV [6:0] $end
    $var wire 1 [ clock $end
    $var wire 1 \ reset $end
    $var wire 1 / reqValid $end
    $var wire 1 x wen $end
    $var wire 32 w wdata [31:0] $end
    $var wire 4 z wbmask [3:0] $end
    $var wire 32 v addr [31:0] $end
    $var wire 1 Q busy $end
    $var wire 1 P respValid $end
    $var wire 32 > rdata [31:0] $end
    $var wire 2 U counter [1:0] $end
    $var wire 32 V addr_q [31:0] $end
    $var wire 1 W wen_q $end
    $var wire 32 X wdata_q [31:0] $end
    $var wire 4 Y wbmask_q [3:0] $end
   $upscope $end
   $scope module u_rf $end
    $var wire 1 { BUS_IDLE [0:0] $end
    $var wire 1 | BUS_WAIT [0:0] $end
    $var wire 32 } INITIAL_PC [31:0] $end
    $var wire 32 ~ N_REGS [31:0] $end
    $var wire 32 !! REG_END_WORD [31:0] $end
    $var wire 32 "! REG_END_HALF [31:0] $end
    $var wire 32 #! REG_END_BYTE [31:0] $end
    $var wire 32 $! REG_END_ID [31:0] $end
    $var wire 4 %! OP_ADD [3:0] $end
    $var wire 4 &! OP_SUB [3:0] $end
    $var wire 4 '! OP_SLL [3:0] $end
    $var wire 4 (! OP_SLT [3:0] $end
    $var wire 4 )! OP_SLTU [3:0] $end
    $var wire 4 *! OP_XOR [3:0] $end
    $var wire 4 +! OP_SRL [3:0] $end
    $var wire 4 ,! OP_SRA [3:0] $end
    $var wire 4 -! OP_OR [3:0] $end
    $var wire 4 .! OP_AND [3:0] $end
    $var wire 3 /! FUNCT3_SR [2:0] $end
    $var wire 4 %! INST_UNDEFINED [3:0] $end
    $var wire 4 &! INST_LOAD_BYTE [3:0] $end
    $var wire 4 0! INST_LOAD_HALF [3:0] $end
    $var wire 4 1! INST_LOAD_WORD [3:0] $end
    $var wire 4 2! INST_STORE [3:0] $end
    $var wire 4 3! INST_IMM [3:0] $end
    $var wire 4 ,! INST_REG [3:0] $end
    $var wire 4 4! INST_UPP [3:0] $end
    $var wire 4 5! INST_JUMP [3:0] $end
    $var wire 3 6! FUNCT3_BYTE [2:0] $end
    $var wire 3 7! FUNCT3_HALF [2:0] $end
    $var wire 3 8! FUNCT3_WORD [2:0] $end
    $var wire 3 9! FUNCT3_BYTE_UNSIGN [2:0] $end
    $var wire 3 /! FUNCT3_HALF_UNSIGN [2:0] $end
    $var wire 7 :! OPCODE_LUI [6:0] $end
    $var wire 7 ;! OPCODE_AUIPC [6:0] $end
    $var wire 7 <! OPCODE_JAL [6:0] $end
    $var wire 7 =! OPCODE_JALR [6:0] $end
    $var wire 7 >! OPCODE_LOAD [6:0] $end
    $var wire 7 ?! OPCODE_STORE [6:0] $end
    $var wire 7 @! OPCODE_CALC_IMM [6:0] $end
    $var wire 7 A! OPCODE_CALC_REG [6:0] $end
    $var wire 7 B! OPCODE_ENV [6:0] $end
    $var wire 1 [ clock $end
    $var wire 1 \ reset $end
    $var wire 1 y wen $end
    $var wire 5 9 rd [4:0] $end
    $var wire 5 : rs1 [4:0] $end
    $var wire 5 ; rs2 [4:0] $end
    $var wire 32 u wdata [31:0] $end
    $var wire 512 ? regs [511:0] $end
    $var wire 32 < rdata1 [31:0] $end
    $var wire 32 = rdata2 [31:0] $end
    $var wire 32 Z i [31:0] $end
   $upscope $end
   $scope module unnamedblk1 $end
    $var wire 32 C! i [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b0000 &
b0000 '
1(
0)
0*
b000000000000000000000000 +
b0000000000000000 ,
b0000 -
0.
0/
b00000 0
01
02
b0000000 3
b000 4
b00000000000000000000000000000000 5
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b00000000000000000000000000000000 8
b00000 9
b00000 :
b00000 ;
b00000000000000000000000000000000 <
b00000000000000000000000000000000 =
b00000000000000000000000000000000 >
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ?
0O
0P
0Q
0R
b00 S
b00000000000000000000000000000000 T
b00 U
b00000000000000000000000000000000 V
0W
b00000000000000000000000000000000 X
b0000 Y
b00000000000000000000000000000000 Z
0[
1\
0]
b00000000000000000000000000000000 ^
b00000000000000000000000000000000 _
b00000000000000000000000000000000 `
b00000000000000000000000000000000 a
b00000000000000000000000000000000 b
b00000000000000000000000000000000 c
b00000000000000000000000000000000 d
b00000000000000000000000000000000 e
b00000000000000000000000000000000 f
b00000000000000000000000000000000 g
b00000000000000000000000000000000 h
b00000000000000000000000000000000 i
b00000000000000000000000000000000 j
b00000000000000000000000000000000 k
b00000000000000000000000000000000 l
b00000000000000000000000000000000 m
b00000000000000000000000000000000 n
b00000000000000000000000000000000 o
b00000000000000000000000000000000 p
0q
0r
b00000000000000000000000000000100 s
b00000000000000000000000000000100 t
b00000000000000000000000000000000 u
b00000000000000000000000000000000 v
b00000000000000000000000000000000 w
0x
1y
b0000 z
0{
1|
b10000000000000000000000000000000 }
b00000000000000000000000000010000 ~
b00000000000000000000000000011111 !!
b00000000000000000000000000001111 "!
b00000000000000000000000000000111 #!
b00000000000000000000000000000100 $!
b0000 %!
b1000 &!
b0001 '!
b0010 (!
b0011 )!
b0100 *!
b0101 +!
b1101 ,!
b0110 -!
b0111 .!
b101 /!
b1001 0!
b1010 1!
b1011 2!
b1100 3!
b1110 4!
b1111 5!
b000 6!
b001 7!
b010 8!
b100 9!
b0110111 :!
b0010111 ;!
b1101111 <!
b1100111 =!
b0000011 >!
b0100011 ?!
b0010011 @!
b0110011 A!
b1110011 B!
b00000000000000000000000000010000 C!
#1
b00000000000000000000000000010000 Z
1[
b10000000000000000000000000000000 p
b10000000000000000000000000000100 s
b10000000000000000000000000000100 t
#2
1/
0[
0\
1]
b11111011100101111100001110000011 ^
b10000000000000000000000000000000 _
b10000000000000000000000000000000 s
b10000000000000000000000000000000 v
b11111011100101111100001110000011 w
1x
0y
b1111 z
#3
1Q
b10000000000000000000000000000000 V
1W
b11111011100101111100001110000011 X
b1111 Y
1[
#4
0[
#5
b01 U
1[
#6
0[
#7
b10 U
1[
#8
0[
#9
b11 U
1[
#10
0[
#11
1P
0Q
1[
1r
#12
0[
b01000010010001111010000010100011 ^
b10000000000000000000000000000100 _
b10000000000000000000000000000100 v
b01000010010001111010000010100011 w
#13
0P
1Q
b00 U
b10000000000000000000000000000100 V
b01000010010001111010000010100011 X
1[
0r
#14
0[
#15
b01 U
1[
#16
0[
#17
b10 U
1[
#18
0[
#19
b11 U
1[
#20
0[
#21
1P
0Q
1[
1r
#22
0[
b11110000010001110010110000100011 ^
b10000000000000000000000000001000 _
b10000000000000000000000000001000 v
b11110000010001110010110000100011 w
#23
0P
1Q
b00 U
b10000000000000000000000000001000 V
b11110000010001110010110000100011 X
1[
0r
#24
0[
#25
b01 U
1[
#26
0[
#27
b10 U
1[
#28
0[
#29
b11 U
1[
#30
0[
#31
1P
0Q
1[
1r
#32
0[
b01100010111001011010100010100011 ^
b10000000000000000000000000001100 _
b10000000000000000000000000001100 v
b01100010111001011010100010100011 w
#33
0P
1Q
b00 U
b10000000000000000000000000001100 V
b01100010111001011010100010100011 X
1[
0r
#34
0[
#35
b01 U
1[
#36
0[
#37
b10 U
1[
#38
0[
#39
b11 U
1[
#40
0[
#41
1P
0Q
1[
1r
#42
0[
b00000000001001110001011110010011 ^
b10000000000000000000000000010000 _
b10000000000000000000000000010000 v
b00000000001001110001011110010011 w
#43
0P
1Q
b00 U
b10000000000000000000000000010000 V
b00000000001001110001011110010011 X
1[
0r
#44
0[
#45
b01 U
1[
#46
0[
#47
b10 U
1[
#48
0[
#49
b11 U
1[
#50
0[
#51
1P
0Q
1[
1r
#52
0[
b01110110000100010100010000000011 ^
b10000000000000000000000000010100 _
b10000000000000000000000000010100 v
b01110110000100010100010000000011 w
#53
0P
1Q
b00 U
b10000000000000000000000000010100 V
b01110110000100010100010000000011 X
1[
0r
#54
0[
#55
b01 U
1[
#56
0[
#57
b10 U
1[
#58
0[
#59
b11 U
1[
#60
0[
#61
1P
0Q
1[
1r
#62
0[
b11000000010100100000001110100011 ^
b10000000000000000000000000011000 _
b10000000000000000000000000011000 v
b11000000010100100000001110100011 w
#63
0P
1Q
b00 U
b10000000000000000000000000011000 V
b11000000010100100000001110100011 X
1[
0r
#64
0[
#65
b01 U
1[
#66
0[
#67
b10 U
1[
#68
0[
#69
b11 U
1[
#70
0[
#71
1P
0Q
1[
1r
#72
0[
b11101110001100100100001000000011 ^
b10000000000000000000000000011100 _
b10000000000000000000000000011100 v
b11101110001100100100001000000011 w
#73
0P
1Q
b00 U
b10000000000000000000000000011100 V
b11101110001100100100001000000011 X
1[
0r
#74
0[
#75
b01 U
1[
#76
0[
#77
b10 U
1[
#78
0[
#79
b11 U
1[
#80
0[
#81
1P
0Q
1[
1r
#82
0[
b01000000011000001000011010100011 ^
b10000000000000000000000000100000 _
b10000000000000000000000000100000 v
b01000000011000001000011010100011 w
#83
0P
1Q
b00 U
b10000000000000000000000000100000 V
b01000000011000001000011010100011 X
1[
0r
#84
0[
#85
b01 U
1[
#86
0[
#87
b10 U
1[
#88
0[
#89
b11 U
1[
#90
0[
#91
1P
0Q
1[
1r
#92
0[
b01000000001001010000101010100011 ^
b10000000000000000000000000100100 _
b10000000000000000000000000100100 v
b01000000001001010000101010100011 w
#93
0P
1Q
b00 U
b10000000000000000000000000100100 V
b01000000001001010000101010100011 X
1[
0r
#94
0[
#95
b01 U
1[
#96
0[
#97
b10 U
1[
#98
0[
#99
b11 U
1[
#100
0[
#101
1P
0Q
1[
1r
#102
1.
0/
0[
0]
b10000000000000000000000000000100 s
b00000000000000000000000000000000 v
b00000000000000000000000000000000 w
0x
1y
b0000 z
#103
0P
1R
b10000000000000000000000000000000 T
1[
b10000000000000000000000000000100 p
0r
b10000000000000000000000000001000 t
0y
#104
0[
#105
b01 S
1[
#106
0[
#107
b10 S
1[
#108
0[
#109
b11 S
1[
#110
0[
#111
b11111111111111111111111110111001 #
b11111111111111111111111110111001 $
b11111111111111111111111110111001 %
0(
b1000 -
b11001 0
11
12
b0000011 3
b100 4
b11111111111111111111111110111001 5
b11111011100101111100000000000000 6
b11111111111111111111111110100111 7
b11111011100101111100001110000011 8
b00111 9
b01111 :
b11001 ;
1O
0R
1[
1r
b10000000000000000000000000001000 s
b11111111111111111111111110111001 v
1y
#112
0[
#113
0O
1R
b00 S
b10000000000000000000000000000100 T
1[
b10000000000000000000000000001000 p
0r
b10000000000000000000000000001100 t
0y
#114
0[
#115
b01 S
1[
#116
0[
#117
b10 S
1[
#118
0[
#119
b11 S
1[
#120
0[
#121
b00000000000000000000010000100001 #
b00000000000000000000010000100001 $
b00000000000000000000010000100001 %
b1111 '
1(
b1011 -
b00001 0
01
b0100011 3
b010 4
b00000000000000000000010000100100 5
b01000010010001111010000000000000 6
b00000000000000000000010000100001 7
b01000010010001111010000010100011 8
b00001 9
b00100 ;
1O
0R
1[
1r
b10000000000000000000000000001100 s
b00000000000000000000010000100001 v
1x
1y
b1111 z
#122
0[
#123
0O
1R
b00 S
b10000000000000000000000000001000 T
1[
b10000000000000000000000000001100 p
0r
b10000000000000000000000000010000 t
0x
0y
#124
0[
#125
b01 S
1[
#126
0[
#127
b10 S
1[
#128
0[
#129
b11 S
1[
#130
0[
#131
b11111111111111111111111100011000 #
b11111111111111111111111100011000 $
b11111111111111111111111100011000 %
b11000 0
11
b11111111111111111111111100000100 5
b11110000010001110010000000000000 6
b11111111111111111111111100011000 7
b11110000010001110010110000100011 8
b11000 9
b01110 :
1O
0R
1[
1r
b10000000000000000000000000010000 s
b11111111111111111111111100011000 v
1x
1y
#132
0[
#133
0O
1R
b00 S
b10000000000000000000000000001100 T
1[
b10000000000000000000000000010000 p
0r
b10000000000000000000000000010100 t
0x
0y
#134
0[
#135
b01 S
1[
#136
0[
#137
b10 S
1[
#138
0[
#139
b11 S
1[
#140
0[
#141
b00000000000000000000011000110001 #
b00000000000000000000011000110001 $
b00000000000000000000011000110001 %
b10001 0
01
b00000000000000000000011000101110 5
b01100010111001011010000000000000 6
b00000000000000000000011000110001 7
b01100010111001011010100010100011 8
b10001 9
b01011 :
b01110 ;
1O
0R
1[
1r
b10000000000000000000000000010100 s
b00000000000000000000011000110001 v
1x
1y
#142
0[
#143
0O
1R
b00 S
b10000000000000000000000000010000 T
1[
b10000000000000000000000000010100 p
0r
b10000000000000000000000000011000 t
0x
0y
#144
0[
#145
b01 S
1[
#146
0[
#147
b10 S
1[
#148
0[
#149
b11 S
1[
#150
0[
#151
b00000000000000000000000000000010 #
b00000000000000000000000000000000 $
b00000000000000000000000000000010 %
b0001 &
b0000 '
b1100 -
b00010 0
02
b0010011 3
b001 4
b00000000000000000000000000000010 5
b00000000001001110001000000000000 6
b00000000000000000000000000001111 7
b00000000001001110001011110010011 8
b01111 9
b01110 :
b00010 ;
1O
0R
1[
1r
b10000000000000000000000000011000 s
b00000000000000000000000000000000 v
1y
b0000 z
#152
0[
#153
0O
1R
b00 S
b10000000000000000000000000010100 T
1[
b10000000000000000000000000011000 p
0r
b10000000000000000000000000011100 t
0y
#154
0[
#155
b01 S
1[
#156
0[
#157
b10 S
1[
#158
0[
#159
b11 S
1[
#160
0[
#161
b00000000000000000000011101100001 #
b00000000000000000000011101100001 $
b00000000000000000000011101100001 %
b0000 &
0(
b1000 -
b00001 0
12
b0000011 3
b100 4
b00000000000000000000011101100001 5
b01110110000100010100000000000000 6
b00000000000000000000011101101000 7
b01110110000100010100010000000011 8
b01000 9
b00010 :
b00001 ;
1O
0R
1[
1r
b10000000000000000000000000011100 s
b00000000000000000000011101100001 v
1y
#162
0[
#163
0O
1R
b00 S
b10000000000000000000000000011000 T
1[
b10000000000000000000000000011100 p
0r
b10000000000000000000000000100000 t
0y
#164
0[
#165
b01 S
1[
#166
0[
#167
b10 S
1[
#168
0[
#169
b11 S
1[
#170
0[
#171
b11111111111111111111110000000111 #
b11111111111111111111110000000111 $
b11111111111111111111110000000111 %
b0001 '
1(
b1011 -
b00111 0
11
b0100011 3
b000 4
b11111111111111111111110000000101 5
b11000000010100100000000000000000 6
b11111111111111111111110000000111 7
b11000000010100100000001110100011 8
b00111 9
b00100 :
b00101 ;
1O
0R
1[
1r
b10000000000000000000000000100000 s
b11111111111111111111110000000111 v
1x
1y
b0001 z
#172
0[
#173
0O
1R
b00 S
b10000000000000000000000000011100 T
1[
b10000000000000000000000000100000 p
0r
b10000000000000000000000000100100 t
0x
0y
#174
0[
#175
b01 S
1[
#176
0[
#177
b10 S
1[
#178
0[
#179
b11 S
1[
#180
0[
#181
b11111111111111111111111011100011 #
b11111111111111111111111011100011 $
b11111111111111111111111011100011 %
b0000 '
0(
b1000 -
b00011 0
b0000011 3
b100 4
b11111111111111111111111011100011 5
b11101110001100100100000000000000 6
b11111111111111111111111011100100 7
b11101110001100100100001000000011 8
b00100 9
b00011 ;
1O
0R
1[
1r
b10000000000000000000000000100100 s
b11111111111111111111111011100011 v
1y
b0000 z
#182
0[
#183
0O
1R
b00 S
b10000000000000000000000000100000 T
1[
b10000000000000000000000000100100 p
0r
b10000000000000000000000000101000 t
0y
#184
0[
#185
b01 S
1[
#186
0[
#187
b10 S
1[
#188
0[
#189
b11 S
1[
#190
0[
#191
b00000000000000000000010000001101 #
b00000000000000000000010000001101 $
b00000000000000000000010000001101 %
b0001 '
1(
b1011 -
b01101 0
01
b0100011 3
b000 4
b00000000000000000000010000000110 5
b01000000011000001000000000000000 6
b00000000000000000000010000001101 7
b01000000011000001000011010100011 8
b01101 9
b00001 :
b00110 ;
1O
0R
1[
1r
b10000000000000000000000000101000 s
b00000000000000000000010000001101 v
1x
1y
b0001 z
#192
0[
#193
0O
1R
b00 S
b10000000000000000000000000100100 T
1[
b10000000000000000000000000101000 p
0r
b10000000000000000000000000101100 t
0x
0y
#194
0[
#195
b01 S
1[
#196
0[
#197
b10 S
1[
#198
0[
#199
b11 S
1[
#200
0[
#201
b00000000000000000000010000010101 #
b00000000000000000000010000010101 $
b00000000000000000000010000010101 %
b10101 0
b00000000000000000000010000000010 5
b01000000001001010000000000000000 6
b00000000000000000000010000010101 7
b01000000001001010000101010100011 8
b10101 9
b01010 :
b00010 ;
1O
0R
1[
1r
b10000000000000000000000000101100 s
b00000000000000000000010000010101 v
1x
1y
#202
0[
#203
0O
1R
b00 S
b10000000000000000000000000101000 T
1[
b10000000000000000000000000101100 p
0r
b10000000000000000000000000110000 t
0x
0y
#204
0[
#205
b01 S
1[
#206
0[
#207
b10 S
1[
#208
0[
#209
b11 S
1[
#210
0[
#211
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b0000 '
b0000 -
b00000 0
02
b0000000 3
b00000000000000000000000000000000 5
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b00000000000000000000000000000000 8
b00000 9
b00000 :
b00000 ;
1O
0R
1[
1r
b10000000000000000000000000110000 s
b00000000000000000000000000000000 v
1y
b0000 z
#212
0.
0O
b00 S
b00000000000000000000000000000000 T
b00 U
b00000000000000000000000000000000 V
0W
b00000000000000000000000000000000 X
b0000 Y
0[
1\
b10000000000000000000000000000000 p
0r
b10000000000000000000000000000100 s
b10000000000000000000000000000100 t
#213
1[
#214
1/
0[
0\
1]
b00000000110000101001010100010011 ^
b10000000000000000000000000000000 _
b10000000000000000000000000000000 s
b10000000000000000000000000000000 v
b00000000110000101001010100010011 w
1x
0y
b1111 z
#215
1Q
b10000000000000000000000000000000 V
1W
b00000000110000101001010100010011 X
b1111 Y
1[
#216
0[
#217
b01 U
1[
#218
0[
#219
b10 U
1[
#220
0[
#221
b11 U
1[
#222
0[
#223
1P
0Q
1[
1r
#224
0[
b00101010001101011101000000110111 ^
b10000000000000000000000000000100 _
b10000000000000000000000000000100 v
b00101010001101011101000000110111 w
#225
0P
1Q
b00 U
b10000000000000000000000000000100 V
b00101010001101011101000000110111 X
1[
0r
#226
0[
#227
b01 U
1[
#228
0[
#229
b10 U
1[
#230
0[
#231
b11 U
1[
#232
0[
#233
1P
0Q
1[
1r
#234
0[
b10010111100001111000011110010011 ^
b10000000000000000000000000001000 _
b10000000000000000000000000001000 v
b10010111100001111000011110010011 w
#235
0P
1Q
b00 U
b10000000000000000000000000001000 V
b10010111100001111000011110010011 X
1[
0r
#236
0[
#237
b01 U
1[
#238
0[
#239
b10 U
1[
#240
0[
#241
b11 U
1[
#242
0[
#243
1P
0Q
1[
1r
#244
0[
b00010010001000001100011000000011 ^
b10000000000000000000000000001100 _
b10000000000000000000000000001100 v
b00010010001000001100011000000011 w
#245
0P
1Q
b00 U
b10000000000000000000000000001100 V
b00010010001000001100011000000011 X
1[
0r
#246
0[
#247
b01 U
1[
#248
0[
#249
b10 U
1[
#250
0[
#251
b11 U
1[
#252
0[
#253
1P
0Q
1[
1r
#254
0[
b11010110010000101101011010110111 ^
b10000000000000000000000000010000 _
b10000000000000000000000000010000 v
b11010110010000101101011010110111 w
#255
0P
1Q
b00 U
b10000000000000000000000000010000 V
b11010110010000101101011010110111 X
1[
0r
#256
0[
#257
b01 U
1[
#258
0[
#259
b10 U
1[
#260
0[
#261
b11 U
1[
#262
0[
#263
1P
0Q
1[
1r
#264
0[
b00100001101000111000001000010011 ^
b10000000000000000000000000010100 _
b10000000000000000000000000010100 v
b00100001101000111000001000010011 w
#265
0P
1Q
b00 U
b10000000000000000000000000010100 V
b00100001101000111000001000010011 X
1[
0r
#266
0[
#267
b01 U
1[
#268
0[
#269
b10 U
1[
#270
0[
#271
b11 U
1[
#272
0[
#273
1P
0Q
1[
1r
#274
0[
b00101000110101100010001010000011 ^
b10000000000000000000000000011000 _
b10000000000000000000000000011000 v
b00101000110101100010001010000011 w
#275
0P
1Q
b00 U
b10000000000000000000000000011000 V
b00101000110101100010001010000011 X
1[
0r
#276
0[
#277
b01 U
1[
#278
0[
#279
b10 U
1[
#280
0[
#281
b11 U
1[
#282
0[
#283
1P
0Q
1[
1r
#284
0[
b00100100100100101010001110000011 ^
b10000000000000000000000000011100 _
b10000000000000000000000000011100 v
b00100100100100101010001110000011 w
#285
0P
1Q
b00 U
b10000000000000000000000000011100 V
b00100100100100101010001110000011 X
1[
0r
#286
0[
#287
b01 U
1[
#288
0[
#289
b10 U
1[
#290
0[
#291
b11 U
1[
#292
0[
#293
1P
0Q
1[
1r
#294
0[
b00000110000000011000011110010011 ^
b10000000000000000000000000100000 _
b10000000000000000000000000100000 v
b00000110000000011000011110010011 w
#295
0P
1Q
b00 U
b10000000000000000000000000100000 V
b00000110000000011000011110010011 X
1[
0r
#296
0[
#297
b01 U
1[
#298
0[
#299
b10 U
1[
#300
0[
#301
b11 U
1[
#302
0[
#303
1P
0Q
1[
1r
#304
0[
b11110000111001001000000100010011 ^
b10000000000000000000000000100100 _
b10000000000000000000000000100100 v
b11110000111001001000000100010011 w
#305
0P
1Q
b00 U
b10000000000000000000000000100100 V
b11110000111001001000000100010011 X
1[
0r
#306
0[
#307
b01 U
1[
#308
0[
#309
b10 U
1[
#310
0[
#311
b11 U
1[
#312
0[
#313
1P
0Q
1[
1r
#314
1.
0/
0[
0]
b10000000000000000000000000000100 s
b00000000000000000000000000000000 v
b00000000000000000000000000000000 w
0x
1y
b0000 z
#315
0P
1R
b10000000000000000000000000000000 T
1[
b10000000000000000000000000000100 p
0r
b10000000000000000000000000001000 t
0y
#316
0[
#317
b01 S
1[
#318
0[
#319
b10 S
1[
#320
0[
#321
b11 S
1[
#322
0[
#323
b00000000000000000000000000001100 #
b00000000000000000000000000001100 %
b0001 &
b1100 -
b01100 0
b0010011 3
b001 4
b00000000000000000000000000001100 5
b00000000110000101001000000000000 6
b00000000000000000000000000001010 7
b00000000110000101001010100010011 8
b01010 9
b00101 :
b01100 ;
1O
0R
1[
1r
b10000000000000000000000000001000 s
1y
#324
0[
#325
0O
1R
b00 S
b10000000000000000000000000000100 T
1[
b10000000000000000000000000001000 p
0r
b10000000000000000000000000001100 t
0y
#326
0[
#327
b01 S
1[
#328
0[
#329
b10 S
1[
#330
0[
#331
b11 S
1[
#332
0[
#333
b00101010001101011101000000000000 #
b00000000000000000000000000000000 %
b0000 &
0(
b1110 -
b00000 0
b0110111 3
b101 4
b00000000000000000000001010100011 5
b00101010001101011101000000000000 6
b00000000000000000000001010100000 7
b00101010001101011101000000110111 8
b00000 9
b01011 :
b00011 ;
1O
0R
1[
1r
b10000000000000000000000000001100 s
b00101010001101011101000000000000 u
1y
#334
0[
#335
0O
1R
b00 S
b10000000000000000000000000001000 T
1[
b10000000000000000000000000001100 p
0r
b10000000000000000000000000010000 t
0y
#336
0[
#337
b01 S
1[
#338
0[
#339
b10 S
1[
#340
0[
#341
b11 S
1[
#342
0[
#343
b11111111111111111111100101111000 #
b11111111111111111111100101111000 $
b11111111111111111111100101111000 %
1(
b1100 -
b11000 0
11
b0010011 3
b000 4
b11111111111111111111100101111000 5
b10010111100001111000000000000000 6
b11111111111111111111100101101111 7
b10010111100001111000011110010011 8
b01111 9
b01111 :
b11000 ;
1O
0R
1[
1r
b10000000000000000000000000010000 s
b11111111111111111111100101111000 u
b11111111111111111111100101111000 v
1y
