/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/tsn_temac_v1_0_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap tsn_temac_v1_0_3 /home/feilong/Storages/fpga/000_vivado_sim_linux32/tsn_temac_v1_0_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 -L tsn_temac_v1_0_3 +incdir+/home/feilong/.cxl.ip/incl -sv -work tsn_temac_v1_0_3 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/tsn_temac_v1_0_3/.cxl.systemverilog.tsn_temac_v1_0_3.tsn_temac_v1_0_3.lin64.cmf
