

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_0_2_x0'
================================================================
* Date:           Sun Sep 18 13:56:51 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    17161|    17161|  57.198 us|  57.198 us|  17161|  17161|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_0_2_x0_loop_1_D_drain_IO_L1_out_wrapper_0_2_x0_loop_2   |    17160|    17160|       715|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_wrapper_0_2_x0_loop_3_D_drain_IO_L1_out_wrapper_0_2_x0_loop_4  |      641|      641|         7|          5|          1|   128|       yes|
        | + D_drain_IO_L1_out_wrapper_0_2_x0_loop_6                                          |       70|       70|        35|          -|          -|     2|        no|
        |  ++ D_drain_IO_L1_out_wrapper_0_2_x0_loop_7                                        |       32|       32|         3|          2|          2|    16|       yes|
        |  ++ D_drain_IO_L1_out_wrapper_0_2_x0_loop_9                                        |       32|       32|         3|          2|          2|    16|       yes|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 3
  Pipeline-0 : II = 5, D = 7, States = { 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 2, D = 3, States = { 12 13 14 }
  Pipeline-2 : II = 2, D = 3, States = { 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 10 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 12 16 2 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 11 
16 --> 15 17 
17 --> 18 
18 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_0_x0143, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_0_x0143, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.20ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:9187]   --->   Operation 25 'alloca' 'local_D_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:9196]   --->   Operation 26 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln9187 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:9187]   --->   Operation 27 'specmemcore' 'specmemcore_ln9187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 28 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_split_V_addr_195 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 29 'getelementptr' 'data_split_V_addr_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_split_V_addr_196 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 30 'getelementptr' 'data_split_V_addr_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_split_V_addr_197 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 31 'getelementptr' 'data_split_V_addr_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln9190 = br void" [./dut.cpp:9190]   --->   Operation 32 'br' 'br_ln9190' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i5 0, void, i5 %add_ln890_54, void %.loopexit421"   --->   Operation 33 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln890_54 = add i5 %indvar_flatten8, i5 1"   --->   Operation 34 'add' 'add_ln890_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten8, i5 24"   --->   Operation 35 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split24, void"   --->   Operation 36 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_0_2_x0_loop_1_D_drain_IO_L1_out_wrapper_0_2_x0_loop_2_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_944"   --->   Operation 39 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln890 = br void"   --->   Operation 40 'br' 'br_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln9257 = ret" [./dut.cpp:9257]   --->   Operation 41 'ret' 'ret_ln9257' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %.split24, i8 %add_ln890, void %.preheader5"   --->   Operation 42 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split24, i4 %select_ln890_22, void %.preheader5"   --->   Operation 43 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split24, i5 %add_ln691_1005, void %.preheader5"   --->   Operation 44 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 45 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln890_910 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 46 'icmp' 'icmp_ln890_910' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_910, void %.preheader5, void %.preheader4.preheader"   --->   Operation 47 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 48 'add' 'add_ln691' <Predicate = (!icmp_ln890_910)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.63ns)   --->   "%icmp_ln890_911 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 49 'icmp' 'icmp_ln890_911' <Predicate = (!icmp_ln890_910)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_911, i5 0, i5 %c8_V"   --->   Operation 50 'select' 'select_ln890' <Predicate = (!icmp_ln890_910)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.35ns)   --->   "%select_ln890_22 = select i1 %icmp_ln890_911, i4 %add_ln691, i4 %c7_V"   --->   Operation 51 'select' 'select_ln890_22' <Predicate = (!icmp_ln890_910)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_22, i32 2"   --->   Operation 52 'bitselect' 'tmp_382' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_22"   --->   Operation 53 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_382" [./dut.cpp:9208]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln9208 = zext i6 %tmp_s" [./dut.cpp:9208]   --->   Operation 55 'zext' 'zext_ln9208' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9208" [./dut.cpp:9208]   --->   Operation 56 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9208]   --->   Operation 57 'load' 'out_data_V' <Predicate = (!icmp_ln890_910)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 58 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9208]   --->   Operation 58 'load' 'out_data_V' <Predicate = (!icmp_ln890_910)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %out_data_V"   --->   Operation 59 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.69ns)   --->   "%store_ln9210 = store i32 %trunc_ln674, i2 %data_split_V_addr_197" [./dut.cpp:9210]   --->   Operation 60 'store' 'store_ln9210' <Predicate = (!icmp_ln890_910)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 61 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.69ns)   --->   "%store_ln9210 = store i32 %p_Result_1, i2 %data_split_V_addr_196" [./dut.cpp:9210]   --->   Operation 62 'store' 'store_ln9210' <Predicate = (!icmp_ln890_910)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 63 'partselect' 'p_Result_2' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 64 'partselect' 'p_Result_3' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 65 [1/1] (0.69ns)   --->   "%store_ln9210 = store i32 %p_Result_2, i2 %data_split_V_addr_195" [./dut.cpp:9210]   --->   Operation 65 'store' 'store_ln9210' <Predicate = (!icmp_ln890_910)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 66 [1/1] (0.69ns)   --->   "%store_ln9210 = store i32 %p_Result_3, i2 %data_split_V_addr" [./dut.cpp:9210]   --->   Operation 66 'store' 'store_ln9210' <Predicate = (!icmp_ln890_910)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %trunc_ln890"   --->   Operation 67 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.21ns)   --->   "%tmp_384 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_2_0_x0143" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'read' 'tmp_384' <Predicate = (!icmp_ln890_910)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%data_split_V_addr_198 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 69 'getelementptr' 'data_split_V_addr_198' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.69ns)   --->   "%store_ln9218 = store i32 %tmp_384, i2 %data_split_V_addr_198" [./dut.cpp:9218]   --->   Operation 70 'store' 'store_ln9218' <Predicate = (!icmp_ln890_910)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 71 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_197"   --->   Operation 71 'load' 'v2_V' <Predicate = (!icmp_ln890_910)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 72 [2/2] (0.69ns)   --->   "%v2_V_1783 = load i2 %data_split_V_addr_196"   --->   Operation 72 'load' 'v2_V_1783' <Predicate = (!icmp_ln890_910)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 73 [1/1] (0.70ns)   --->   "%add_ln691_1005 = add i5 %select_ln890, i5 1"   --->   Operation 73 'add' 'add_ln691_1005' <Predicate = (!icmp_ln890_910)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 74 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_197"   --->   Operation 74 'load' 'v2_V' <Predicate = (!icmp_ln890_910)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 75 [1/2] (0.69ns)   --->   "%v2_V_1783 = load i2 %data_split_V_addr_196"   --->   Operation 75 'load' 'v2_V_1783' <Predicate = (!icmp_ln890_910)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 76 [2/2] (0.69ns)   --->   "%v2_V_1784 = load i2 %data_split_V_addr_195"   --->   Operation 76 'load' 'v2_V_1784' <Predicate = (!icmp_ln890_910)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 77 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 77 'load' 'v1_V' <Predicate = (!icmp_ln890_910)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_0_2_x0_loop_3_D_drain_IO_L1_out_wrapper_0_2_x0_loop_4_str"   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln9200 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:9200]   --->   Operation 80 'specpipeline' 'specpipeline_ln9200' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln9200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_674" [./dut.cpp:9200]   --->   Operation 81 'specloopname' 'specloopname_ln9200' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_9 : Operation 82 [1/2] (0.69ns)   --->   "%v2_V_1784 = load i2 %data_split_V_addr_195"   --->   Operation 82 'load' 'v2_V_1784' <Predicate = (!icmp_ln890_910)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 83 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 83 'load' 'v1_V' <Predicate = (!icmp_ln890_910)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1784, i32 %v2_V_1783, i32 %v2_V"   --->   Operation 84 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.20ns)   --->   "%store_ln9220 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:9220]   --->   Operation 85 'store' 'store_ln9220' <Predicate = (!icmp_ln890_910)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = (!icmp_ln890_910)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.38>
ST_10 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader4"   --->   Operation 87 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 11 <SV = 4> <Delay = 0.62>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_1008, void %.loopexit, i3 2, void %.preheader4.preheader"   --->   Operation 88 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.49ns)   --->   "%icmp_ln890_912 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 89 'icmp' 'icmp_ln890_912' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln9224 = br i1 %icmp_ln890_912, void %.split20, void %.loopexit421" [./dut.cpp:9224]   --->   Operation 91 'br' 'br_ln9224' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_559"   --->   Operation 92 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_912)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 2"   --->   Operation 93 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_912)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln9226 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader2.preheader" [./dut.cpp:9226]   --->   Operation 94 'br' 'br_ln9226' <Predicate = (!icmp_ln890_912)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 95 'br' 'br_ln890' <Predicate = (!icmp_ln890_912 & !icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 96 'br' 'br_ln890' <Predicate = (!icmp_ln890_912 & icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 97 'br' 'br_ln0' <Predicate = (icmp_ln890_912)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.70>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%c5_V_44 = phi i5 %add_ln691_1007, void %.split14, i5 0, void %.preheader.preheader"   --->   Operation 98 'phi' 'c5_V_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln691_1007 = add i5 %c5_V_44, i5 1"   --->   Operation 99 'add' 'add_ln691_1007' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.63ns)   --->   "%icmp_ln890_914 = icmp_eq  i5 %c5_V_44, i5 16"   --->   Operation 100 'icmp' 'icmp_ln890_914' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln9241 = br i1 %icmp_ln890_914, void %.split14, void %.loopexit.loopexit" [./dut.cpp:9241]   --->   Operation 102 'br' 'br_ln9241' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 2.43>
ST_13 : Operation 103 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'read' 'fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read' <Predicate = (!icmp_ln890_914)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 104 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'write' 'write_ln174' <Predicate = (!icmp_ln890_914)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 14 <SV = 7> <Delay = 2.43>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln9241 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:9241]   --->   Operation 105 'specpipeline' 'specpipeline_ln9241' <Predicate = (!icmp_ln890_914)> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln9241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_414" [./dut.cpp:9241]   --->   Operation 106 'specloopname' 'specloopname_ln9241' <Predicate = (!icmp_ln890_914)> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read_1' <Predicate = (!icmp_ln890_914)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 108 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'write' 'write_ln174' <Predicate = (!icmp_ln890_914)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 109 'br' 'br_ln0' <Predicate = (!icmp_ln890_914)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 0.57>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 111 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.57ns)   --->   "%add_ln691_1008 = add i3 %c4_V, i3 1"   --->   Operation 112 'add' 'add_ln691_1008' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.20>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1006, void %.split18, i5 0, void %.preheader2.preheader"   --->   Operation 114 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln691_1006 = add i5 %c5_V, i5 1"   --->   Operation 115 'add' 'add_ln691_1006' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.63ns)   --->   "%icmp_ln890_913 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 116 'icmp' 'icmp_ln890_913' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln9227 = br i1 %icmp_ln890_913, void %.split18, void %.loopexit.loopexit63" [./dut.cpp:9227]   --->   Operation 118 'br' 'br_ln9227' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:9234]   --->   Operation 119 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_913)> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln9234 = zext i6 %tmp" [./dut.cpp:9234]   --->   Operation 120 'zext' 'zext_ln9234' <Predicate = (!icmp_ln890_913)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%local_D_V_addr_44 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9234" [./dut.cpp:9234]   --->   Operation 121 'getelementptr' 'local_D_V_addr_44' <Predicate = (!icmp_ln890_913)> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln9234 = or i6 %tmp, i6 1" [./dut.cpp:9234]   --->   Operation 122 'or' 'or_ln9234' <Predicate = (!icmp_ln890_913)> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln9234" [./dut.cpp:9234]   --->   Operation 123 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln890_913)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%local_D_V_addr_45 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_72" [./dut.cpp:9234]   --->   Operation 124 'getelementptr' 'local_D_V_addr_45' <Predicate = (!icmp_ln890_913)> <Delay = 0.00>
ST_16 : Operation 125 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_44" [./dut.cpp:9234]   --->   Operation 125 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_913)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_16 : Operation 126 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_45" [./dut.cpp:9234]   --->   Operation 126 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_913)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 17 <SV = 6> <Delay = 2.41>
ST_17 : Operation 127 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_44" [./dut.cpp:9234]   --->   Operation 127 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_913)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_17 : Operation 128 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = (!icmp_ln890_913)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_17 : Operation 129 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_45" [./dut.cpp:9234]   --->   Operation 129 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_913)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 18 <SV = 7> <Delay = 1.21>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln9227 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:9227]   --->   Operation 130 'specpipeline' 'specpipeline_ln9227' <Predicate = (!icmp_ln890_913)> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln9227 = specloopname void @_ssdm_op_SpecLoopName, void @empty_933" [./dut.cpp:9227]   --->   Operation 131 'specloopname' 'specloopname_ln9227' <Predicate = (!icmp_ln890_913)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 132 'write' 'write_ln174' <Predicate = (!icmp_ln890_913)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!icmp_ln890_913)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_3_x0176]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_2_x0175]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_2_0_x0143]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
local_D_V                                       (alloca           ) [ 0011111111111111111]
data_split_V                                    (alloca           ) [ 0011111111111111111]
specmemcore_ln9187                              (specmemcore      ) [ 0000000000000000000]
data_split_V_addr                               (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_195                           (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_196                           (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_197                           (getelementptr    ) [ 0011111111111111111]
br_ln9190                                       (br               ) [ 0111111111111111111]
indvar_flatten8                                 (phi              ) [ 0010000000000000000]
add_ln890_54                                    (add              ) [ 0111111111111111111]
icmp_ln890                                      (icmp             ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0000000000000000000]
specloopname_ln0                                (specloopname     ) [ 0000000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
specloopname_ln1461                             (specloopname     ) [ 0000000000000000000]
br_ln890                                        (br               ) [ 0011111111111111111]
ret_ln9257                                      (ret              ) [ 0000000000000000000]
indvar_flatten                                  (phi              ) [ 0001000000000000000]
c7_V                                            (phi              ) [ 0001000000000000000]
c8_V                                            (phi              ) [ 0001000000000000000]
add_ln890                                       (add              ) [ 0011111111111111111]
icmp_ln890_910                                  (icmp             ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0000000000000000000]
add_ln691                                       (add              ) [ 0000000000000000000]
icmp_ln890_911                                  (icmp             ) [ 0000000000000000000]
select_ln890                                    (select           ) [ 0000111100000000000]
select_ln890_22                                 (select           ) [ 0011111111111111111]
tmp_382                                         (bitselect        ) [ 0000000000000000000]
trunc_ln890                                     (trunc            ) [ 0000111000000000000]
tmp_s                                           (bitconcatenate   ) [ 0000000000000000000]
zext_ln9208                                     (zext             ) [ 0000000000000000000]
local_D_V_addr                                  (getelementptr    ) [ 0001111111000000000]
out_data_V                                      (load             ) [ 0000000000000000000]
trunc_ln674                                     (trunc            ) [ 0000000000000000000]
store_ln9210                                    (store            ) [ 0000000000000000000]
p_Result_1                                      (partselect       ) [ 0000000000000000000]
store_ln9210                                    (store            ) [ 0000000000000000000]
p_Result_2                                      (partselect       ) [ 0000010000000000000]
p_Result_3                                      (partselect       ) [ 0000010000000000000]
store_ln9210                                    (store            ) [ 0000000000000000000]
store_ln9210                                    (store            ) [ 0000000000000000000]
zext_ln890                                      (zext             ) [ 0000000000000000000]
tmp_384                                         (read             ) [ 0000000000000000000]
data_split_V_addr_198                           (getelementptr    ) [ 0000000000000000000]
store_ln9218                                    (store            ) [ 0000000000000000000]
add_ln691_1005                                  (add              ) [ 0011100011111111111]
v2_V                                            (load             ) [ 0000100001000000000]
v2_V_1783                                       (load             ) [ 0000100001000000000]
specloopname_ln0                                (specloopname     ) [ 0000000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
specpipeline_ln9200                             (specpipeline     ) [ 0000000000000000000]
specloopname_ln9200                             (specloopname     ) [ 0000000000000000000]
v2_V_1784                                       (load             ) [ 0000000000000000000]
v1_V                                            (load             ) [ 0000000000000000000]
p_Result_s                                      (bitconcatenate   ) [ 0000000000000000000]
store_ln9220                                    (store            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0011111111111111111]
c4_V                                            (phi              ) [ 0000000000011111111]
icmp_ln890_912                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln9224                                       (br               ) [ 0000000000000000000]
specloopname_ln1616                             (specloopname     ) [ 0000000000000000000]
icmp_ln870                                      (icmp             ) [ 0011111111111111111]
br_ln9226                                       (br               ) [ 0000000000000000000]
br_ln890                                        (br               ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0011111111111111111]
br_ln0                                          (br               ) [ 0111111111111111111]
c5_V_44                                         (phi              ) [ 0000000000001000000]
add_ln691_1007                                  (add              ) [ 0011111111111111111]
icmp_ln890_914                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln9241                                       (br               ) [ 0000000000000000000]
fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read   (read             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
specpipeline_ln9241                             (specpipeline     ) [ 0000000000000000000]
specloopname_ln9241                             (specloopname     ) [ 0000000000000000000]
fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read_1 (read             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
br_ln0                                          (br               ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0000000000000000000]
add_ln691_1008                                  (add              ) [ 0011111111111111111]
br_ln0                                          (br               ) [ 0011111111111111111]
c5_V                                            (phi              ) [ 0000000000000000100]
add_ln691_1006                                  (add              ) [ 0011111111111111111]
icmp_ln890_913                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln9227                                       (br               ) [ 0000000000000000000]
tmp                                             (bitconcatenate   ) [ 0000000000000000000]
zext_ln9234                                     (zext             ) [ 0000000000000000000]
local_D_V_addr_44                               (getelementptr    ) [ 0000000000000000010]
or_ln9234                                       (or               ) [ 0000000000000000000]
tmp_72                                          (bitconcatenate   ) [ 0000000000000000000]
local_D_V_addr_45                               (getelementptr    ) [ 0000000000000000010]
local_D_V_load                                  (load             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
local_D_V_load_1                                (load             ) [ 0000000000000000101]
specpipeline_ln9227                             (specpipeline     ) [ 0000000000000000000]
specloopname_ln9227                             (specloopname     ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_3_x0176">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_3_x0176"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_2_x0175">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_2_x0175"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_2_0_x0143">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_2_0_x0143"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1279"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1431"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_0_2_x0_loop_1_D_drain_IO_L1_out_wrapper_0_2_x0_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_944"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_0_2_x0_loop_3_D_drain_IO_L1_out_wrapper_0_2_x0_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_674"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_559"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_414"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_933"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="local_D_V_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data_split_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_384_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_384/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="128" slack="0"/>
<pin id="136" dir="0" index="1" bw="128" slack="0"/>
<pin id="137" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read/13 fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read_1/14 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="128" slack="0"/>
<pin id="143" dir="0" index="2" bw="128" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 write_ln174/14 write_ln174/17 write_ln174/18 "/>
</bind>
</comp>

<comp id="148" class="1004" name="data_split_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="data_split_V_addr_195_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_195/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="data_split_V_addr_196_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_196/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="data_split_V_addr_197_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_197/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="local_D_V_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="0"/>
<pin id="209" dir="0" index="4" bw="5" slack="0"/>
<pin id="210" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="211" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="128" slack="0"/>
<pin id="212" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/3 store_ln9220/9 local_D_V_load/16 local_D_V_load_1/16 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="3"/>
<pin id="197" dir="0" index="4" bw="2" slack="0"/>
<pin id="198" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
<pin id="200" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln9210/4 store_ln9210/4 store_ln9210/5 store_ln9210/5 store_ln9218/6 v2_V/7 v2_V_1783/7 v2_V_1784/8 v1_V/8 "/>
</bind>
</comp>

<comp id="201" class="1004" name="data_split_V_addr_198_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="2" slack="0"/>
<pin id="205" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_198/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="local_D_V_addr_44_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="6" slack="0"/>
<pin id="217" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_44/16 "/>
</bind>
</comp>

<comp id="219" class="1004" name="local_D_V_addr_45_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="64" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_45/16 "/>
</bind>
</comp>

<comp id="228" class="1005" name="indvar_flatten8_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="indvar_flatten8_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="indvar_flatten_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="indvar_flatten_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="8" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="c7_V_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="1"/>
<pin id="252" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="c7_V_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="261" class="1005" name="c8_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="c8_V_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="5" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/3 "/>
</bind>
</comp>

<comp id="272" class="1005" name="c4_V_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="1"/>
<pin id="274" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="c4_V_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="3" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/11 "/>
</bind>
</comp>

<comp id="284" class="1005" name="c5_V_44_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="1"/>
<pin id="286" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_44 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="c5_V_44_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_44/12 "/>
</bind>
</comp>

<comp id="295" class="1005" name="c5_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="1"/>
<pin id="297" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="c5_V_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="1" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/16 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln890_54_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_54/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln890_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln890_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln890_910_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_910/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln691_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln890_911_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_911/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln890_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln890_22_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="0" index="2" bw="4" slack="0"/>
<pin id="354" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_22/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_382_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="0" index="2" bw="3" slack="0"/>
<pin id="362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_382/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln890_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_s_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln9208_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9208/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln674_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="128" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_Result_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="128" slack="0"/>
<pin id="391" dir="0" index="2" bw="7" slack="0"/>
<pin id="392" dir="0" index="3" bw="7" slack="0"/>
<pin id="393" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Result_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="128" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="0" index="3" bw="8" slack="0"/>
<pin id="404" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_Result_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="128" slack="0"/>
<pin id="412" dir="0" index="2" bw="8" slack="0"/>
<pin id="413" dir="0" index="3" bw="8" slack="0"/>
<pin id="414" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln890_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="3"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln691_1005_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="4"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1005/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_Result_s_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="128" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="32" slack="0"/>
<pin id="432" dir="0" index="3" bw="32" slack="1"/>
<pin id="433" dir="0" index="4" bw="32" slack="1"/>
<pin id="434" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln890_912_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_912/11 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln870_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="0" index="1" bw="3" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/11 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln691_1007_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1007/12 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln890_914_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_914/12 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln691_1008_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="2"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1008/15 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln691_1006_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1006/16 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln890_913_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="0" index="1" bw="5" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_913/16 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="5" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln9234_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="6" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9234/16 "/>
</bind>
</comp>

<comp id="494" class="1004" name="or_ln9234_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9234/16 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_72_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="6" slack="0"/>
<pin id="504" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_72/16 "/>
</bind>
</comp>

<comp id="509" class="1005" name="data_split_V_addr_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="4"/>
<pin id="511" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="514" class="1005" name="data_split_V_addr_195_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="4"/>
<pin id="516" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="data_split_V_addr_195 "/>
</bind>
</comp>

<comp id="519" class="1005" name="data_split_V_addr_196_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="3"/>
<pin id="521" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_196 "/>
</bind>
</comp>

<comp id="525" class="1005" name="data_split_V_addr_197_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="3"/>
<pin id="527" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_197 "/>
</bind>
</comp>

<comp id="531" class="1005" name="add_ln890_54_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_54 "/>
</bind>
</comp>

<comp id="536" class="1005" name="icmp_ln890_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="540" class="1005" name="add_ln890_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="545" class="1005" name="icmp_ln890_910_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_910 "/>
</bind>
</comp>

<comp id="549" class="1005" name="select_ln890_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="4"/>
<pin id="551" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="554" class="1005" name="select_ln890_22_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_22 "/>
</bind>
</comp>

<comp id="559" class="1005" name="trunc_ln890_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="3"/>
<pin id="561" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="564" class="1005" name="local_D_V_addr_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="1"/>
<pin id="566" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="p_Result_2_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="575" class="1005" name="p_Result_3_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="580" class="1005" name="add_ln691_1005_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="1"/>
<pin id="582" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_1005 "/>
</bind>
</comp>

<comp id="585" class="1005" name="v2_V_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="590" class="1005" name="v2_V_1783_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_1783 "/>
</bind>
</comp>

<comp id="595" class="1005" name="icmp_ln890_912_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_912 "/>
</bind>
</comp>

<comp id="599" class="1005" name="icmp_ln870_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="603" class="1005" name="add_ln691_1007_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="0"/>
<pin id="605" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1007 "/>
</bind>
</comp>

<comp id="608" class="1005" name="icmp_ln890_914_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_914 "/>
</bind>
</comp>

<comp id="612" class="1005" name="add_ln691_1008_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="1"/>
<pin id="614" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_1008 "/>
</bind>
</comp>

<comp id="617" class="1005" name="add_ln691_1006_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="0"/>
<pin id="619" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1006 "/>
</bind>
</comp>

<comp id="622" class="1005" name="icmp_ln890_913_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_913 "/>
</bind>
</comp>

<comp id="626" class="1005" name="local_D_V_addr_44_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="1"/>
<pin id="628" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_44 "/>
</bind>
</comp>

<comp id="631" class="1005" name="local_D_V_addr_45_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="1"/>
<pin id="633" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_45 "/>
</bind>
</comp>

<comp id="636" class="1005" name="local_D_V_load_1_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="128" slack="1"/>
<pin id="638" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="80" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="102" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="104" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="134" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="124" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="124" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="124" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="124" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="128" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="186" pin="7"/><net_sink comp="140" pin=2"/></net>

<net id="226"><net_src comp="213" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="227"><net_src comp="219" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="94" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="232" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="232" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="243" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="52" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="243" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="54" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="254" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="56" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="265" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="58" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="32" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="265" pin="4"/><net_sink comp="342" pin=2"/></net>

<net id="355"><net_src comp="336" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="330" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="254" pin="4"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="350" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="62" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="350" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="342" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="358" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="386"><net_src comp="186" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="394"><net_src comp="66" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="186" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="68" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="398"><net_src comp="388" pin="4"/><net_sink comp="192" pin=1"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="186" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="72" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="74" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="186" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="76" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="78" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="427"><net_src comp="34" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="92" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="192" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="192" pin="7"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="428" pin="5"/><net_sink comp="186" pin=4"/></net>

<net id="443"><net_src comp="276" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="96" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="276" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="94" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="288" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="34" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="288" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="58" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="272" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="108" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="299" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="34" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="299" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="58" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="64" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="299" pin="4"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="110" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="498"><net_src comp="481" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="112" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="114" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="116" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="494" pin="2"/><net_sink comp="500" pin=2"/></net>

<net id="508"><net_src comp="500" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="512"><net_src comp="148" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="517"><net_src comp="156" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="522"><net_src comp="164" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="528"><net_src comp="172" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="534"><net_src comp="306" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="539"><net_src comp="312" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="318" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="548"><net_src comp="324" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="342" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="557"><net_src comp="350" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="562"><net_src comp="366" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="567"><net_src comp="180" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="573"><net_src comp="399" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="578"><net_src comp="409" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="583"><net_src comp="423" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="588"><net_src comp="192" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="428" pin=4"/></net>

<net id="593"><net_src comp="192" pin="7"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="428" pin=3"/></net>

<net id="598"><net_src comp="439" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="445" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="451" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="611"><net_src comp="457" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="463" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="620"><net_src comp="469" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="625"><net_src comp="475" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="213" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="634"><net_src comp="219" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="639"><net_src comp="186" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="140" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_0_2_x0175 | {13 14 17 18 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_0_2_x0 : fifo_D_drain_D_drain_IO_L1_out_0_3_x0176 | {13 14 }
	Port: D_drain_IO_L1_out_wrapper_0_2_x0 : fifo_D_drain_PE_2_0_x0143 | {6 }
  - Chain level:
	State 1
		specmemcore_ln9187 : 1
		data_split_V_addr : 1
		data_split_V_addr_195 : 1
		data_split_V_addr_196 : 1
		data_split_V_addr_197 : 1
	State 2
		add_ln890_54 : 1
		icmp_ln890 : 1
		br_ln890 : 2
	State 3
		add_ln890 : 1
		icmp_ln890_910 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_911 : 1
		select_ln890 : 2
		select_ln890_22 : 2
		tmp_382 : 3
		trunc_ln890 : 3
		tmp_s : 4
		zext_ln9208 : 5
		local_D_V_addr : 6
		out_data_V : 7
	State 4
		trunc_ln674 : 1
		store_ln9210 : 2
		p_Result_1 : 1
		store_ln9210 : 2
		p_Result_2 : 1
		p_Result_3 : 1
	State 5
	State 6
		data_split_V_addr_198 : 1
		store_ln9218 : 2
	State 7
	State 8
	State 9
		p_Result_s : 1
		store_ln9220 : 2
	State 10
	State 11
		icmp_ln890_912 : 1
		br_ln9224 : 2
		icmp_ln870 : 1
		br_ln9226 : 2
	State 12
		add_ln691_1007 : 1
		icmp_ln890_914 : 1
		br_ln9241 : 2
	State 13
	State 14
	State 15
	State 16
		add_ln691_1006 : 1
		icmp_ln890_913 : 1
		br_ln9227 : 2
		tmp : 1
		zext_ln9234 : 2
		local_D_V_addr_44 : 3
		or_ln9234 : 2
		tmp_72 : 2
		local_D_V_addr_45 : 3
		local_D_V_load : 4
		local_D_V_load_1 : 4
	State 17
		write_ln174 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   add_ln890_54_fu_306  |    0    |    12   |
|          |    add_ln890_fu_318    |    0    |    15   |
|          |    add_ln691_fu_330    |    0    |    12   |
|    add   |  add_ln691_1005_fu_423 |    0    |    12   |
|          |  add_ln691_1007_fu_451 |    0    |    12   |
|          |  add_ln691_1008_fu_463 |    0    |    10   |
|          |  add_ln691_1006_fu_469 |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_312   |    0    |    9    |
|          |  icmp_ln890_910_fu_324 |    0    |    11   |
|          |  icmp_ln890_911_fu_336 |    0    |    9    |
|   icmp   |  icmp_ln890_912_fu_439 |    0    |    8    |
|          |    icmp_ln870_fu_445   |    0    |    8    |
|          |  icmp_ln890_914_fu_457 |    0    |    9    |
|          |  icmp_ln890_913_fu_475 |    0    |    9    |
|----------|------------------------|---------|---------|
|  select  |   select_ln890_fu_342  |    0    |    5    |
|          | select_ln890_22_fu_350 |    0    |    4    |
|----------|------------------------|---------|---------|
|   read   |   tmp_384_read_fu_128  |    0    |    0    |
|          |     grp_read_fu_134    |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_140    |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|     tmp_382_fu_358     |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln890_fu_366   |    0    |    0    |
|          |   trunc_ln674_fu_383   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_s_fu_370      |    0    |    0    |
|bitconcatenate|    p_Result_s_fu_428   |    0    |    0    |
|          |       tmp_fu_481       |    0    |    0    |
|          |      tmp_72_fu_500     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln9208_fu_378   |    0    |    0    |
|   zext   |    zext_ln890_fu_419   |    0    |    0    |
|          |   zext_ln9234_fu_489   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_1_fu_388   |    0    |    0    |
|partselect|    p_Result_2_fu_399   |    0    |    0    |
|          |    p_Result_3_fu_409   |    0    |    0    |
|----------|------------------------|---------|---------|
|    or    |    or_ln9234_fu_494    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   157   |
|----------|------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   32   |   33   |
|  local_D_V |    4   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |   32   |   33   |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_1005_reg_580   |    5   |
|    add_ln691_1006_reg_617   |    5   |
|    add_ln691_1007_reg_603   |    5   |
|    add_ln691_1008_reg_612   |    3   |
|     add_ln890_54_reg_531    |    5   |
|      add_ln890_reg_540      |    8   |
|         c4_V_reg_272        |    3   |
|       c5_V_44_reg_284       |    5   |
|         c5_V_reg_295        |    5   |
|         c7_V_reg_250        |    4   |
|         c8_V_reg_261        |    5   |
|data_split_V_addr_195_reg_514|    2   |
|data_split_V_addr_196_reg_519|    2   |
|data_split_V_addr_197_reg_525|    2   |
|  data_split_V_addr_reg_509  |    2   |
|      icmp_ln870_reg_599     |    1   |
|    icmp_ln890_910_reg_545   |    1   |
|    icmp_ln890_912_reg_595   |    1   |
|    icmp_ln890_913_reg_622   |    1   |
|    icmp_ln890_914_reg_608   |    1   |
|      icmp_ln890_reg_536     |    1   |
|   indvar_flatten8_reg_228   |    5   |
|    indvar_flatten_reg_239   |    8   |
|  local_D_V_addr_44_reg_626  |    5   |
|  local_D_V_addr_45_reg_631  |    5   |
|    local_D_V_addr_reg_564   |    5   |
|   local_D_V_load_1_reg_636  |   128  |
|      p_Result_2_reg_570     |   32   |
|      p_Result_3_reg_575     |   32   |
|   select_ln890_22_reg_554   |    4   |
|     select_ln890_reg_549    |    5   |
|     trunc_ln890_reg_559     |    2   |
|      v2_V_1783_reg_590      |   32   |
|         v2_V_reg_585        |   32   |
+-----------------------------+--------+
|            Total            |   362  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_140 |  p2  |   3  |  128 |   384  ||    14   |
| grp_access_fu_186 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_186 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_192 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_192 |  p1  |   3  |  32  |   96   ||    14   |
| grp_access_fu_192 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_192 |  p4  |   2  |   2  |    4   ||    9    |
|    c4_V_reg_272   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   518  || 3.35886 ||   114   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   157  |
|   Memory  |    4   |    -   |   32   |   33   |
|Multiplexer|    -   |    3   |    -   |   114  |
|  Register |    -   |    -   |   362  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   394  |   304  |
+-----------+--------+--------+--------+--------+
