// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_5 (
        ap_ready,
        data_64_val,
        data_65_val,
        data_66_val,
        data_67_val,
        data_68_val,
        data_69_val,
        data_70_val,
        data_71_val,
        data_72_val,
        data_73_val,
        data_74_val,
        data_75_val,
        data_76_val,
        data_77_val,
        data_78_val,
        data_79_val,
        weights_64_val,
        weights_65_val,
        weights_66_val,
        weights_67_val,
        weights_68_val,
        weights_69_val,
        weights_70_val,
        weights_71_val,
        weights_72_val,
        weights_73_val,
        weights_74_val,
        weights_75_val,
        weights_76_val,
        weights_77_val,
        weights_78_val,
        weights_79_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);


output   ap_ready;
input  [15:0] data_64_val;
input  [15:0] data_65_val;
input  [15:0] data_66_val;
input  [15:0] data_67_val;
input  [15:0] data_68_val;
input  [15:0] data_69_val;
input  [15:0] data_70_val;
input  [15:0] data_71_val;
input  [15:0] data_72_val;
input  [15:0] data_73_val;
input  [15:0] data_74_val;
input  [15:0] data_75_val;
input  [15:0] data_76_val;
input  [15:0] data_77_val;
input  [15:0] data_78_val;
input  [15:0] data_79_val;
input  [15:0] weights_64_val;
input  [15:0] weights_65_val;
input  [15:0] weights_66_val;
input  [15:0] weights_67_val;
input  [15:0] weights_68_val;
input  [15:0] weights_69_val;
input  [15:0] weights_70_val;
input  [15:0] weights_71_val;
input  [15:0] weights_72_val;
input  [15:0] weights_73_val;
input  [15:0] weights_74_val;
input  [15:0] weights_75_val;
input  [15:0] weights_76_val;
input  [15:0] weights_77_val;
input  [15:0] weights_78_val;
input  [15:0] weights_79_val;
input  [6:0] idx;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

wire  signed [15:0] mul_ln42_75_fu_320_p0;
wire  signed [25:0] sext_ln73_91_fu_1645_p1;
wire  signed [15:0] mul_ln42_fu_321_p0;
wire  signed [25:0] sext_ln73_fu_1261_p1;
wire  signed [15:0] mul_ln42_69_fu_322_p0;
wire  signed [25:0] sext_ln73_86_fu_1517_p1;
wire  signed [15:0] mul_ln42_64_fu_323_p0;
wire  signed [25:0] sext_ln73_81_fu_1389_p1;
wire  signed [15:0] mul_ln42_65_fu_324_p0;
wire  signed [15:0] mul_ln42_61_fu_325_p0;
wire  signed [15:0] mul_ln42_66_fu_326_p0;
wire  signed [15:0] mul_ln42_71_fu_327_p0;
wire  signed [15:0] mul_ln42_63_fu_328_p0;
wire  signed [15:0] mul_ln42_68_fu_329_p0;
wire  signed [15:0] mul_ln42_70_fu_330_p0;
wire  signed [15:0] mul_ln42_72_fu_331_p0;
wire  signed [15:0] mul_ln42_67_fu_332_p0;
wire  signed [15:0] mul_ln42_73_fu_333_p0;
wire  signed [15:0] mul_ln42_74_fu_334_p0;
wire  signed [15:0] mul_ln42_62_fu_335_p0;
wire   [15:0] a_fu_1201_p27;
wire   [15:0] a_fu_1201_p29;
wire   [25:0] mul_ln42_fu_321_p2;
wire   [25:0] mul_ln42_61_fu_325_p2;
wire   [25:0] mul_ln42_62_fu_335_p2;
wire   [25:0] mul_ln42_63_fu_328_p2;
wire   [15:0] a_13_fu_1329_p27;
wire   [15:0] a_13_fu_1329_p29;
wire   [25:0] mul_ln42_64_fu_323_p2;
wire   [25:0] mul_ln42_65_fu_324_p2;
wire   [25:0] mul_ln42_66_fu_326_p2;
wire   [25:0] mul_ln42_67_fu_332_p2;
wire   [15:0] a_14_fu_1457_p27;
wire   [15:0] a_14_fu_1457_p29;
wire   [25:0] mul_ln42_68_fu_329_p2;
wire   [25:0] mul_ln42_69_fu_322_p2;
wire   [25:0] mul_ln42_70_fu_330_p2;
wire   [25:0] mul_ln42_71_fu_327_p2;
wire   [15:0] a_15_fu_1585_p27;
wire   [15:0] a_15_fu_1585_p29;
wire   [25:0] mul_ln42_72_fu_331_p2;
wire   [25:0] mul_ln42_73_fu_333_p2;
wire   [25:0] mul_ln42_74_fu_334_p2;
wire   [25:0] mul_ln42_75_fu_320_p2;
wire   [15:0] trunc_ln42_59_fu_1402_p4;
wire   [15:0] trunc_ln_fu_1274_p4;
wire   [15:0] trunc_ln42_63_fu_1530_p4;
wire   [15:0] trunc_ln42_67_fu_1658_p4;
wire   [15:0] add_ln58_45_fu_1719_p2;
wire   [15:0] add_ln58_fu_1713_p2;
wire   [15:0] trunc_ln42_60_fu_1417_p4;
wire   [15:0] trunc_ln42_s_fu_1289_p4;
wire   [15:0] trunc_ln42_64_fu_1545_p4;
wire   [15:0] trunc_ln42_68_fu_1673_p4;
wire   [15:0] add_ln58_48_fu_1737_p2;
wire   [15:0] add_ln58_47_fu_1731_p2;
wire   [15:0] trunc_ln42_61_fu_1432_p4;
wire   [15:0] trunc_ln42_57_fu_1304_p4;
wire   [15:0] trunc_ln42_65_fu_1560_p4;
wire   [15:0] trunc_ln42_69_fu_1688_p4;
wire   [15:0] add_ln58_51_fu_1755_p2;
wire   [15:0] add_ln58_50_fu_1749_p2;
wire   [15:0] trunc_ln42_62_fu_1447_p4;
wire   [15:0] trunc_ln42_58_fu_1319_p4;
wire   [15:0] trunc_ln42_66_fu_1575_p4;
wire   [15:0] trunc_ln42_70_fu_1703_p4;
wire   [15:0] add_ln58_54_fu_1773_p2;
wire   [15:0] add_ln58_53_fu_1767_p2;
wire   [15:0] add_ln58_46_fu_1725_p2;
wire   [15:0] add_ln58_49_fu_1743_p2;
wire   [15:0] add_ln58_52_fu_1761_p2;
wire   [15:0] add_ln58_55_fu_1779_p2;
wire  signed [6:0] a_fu_1201_p1;
wire  signed [6:0] a_fu_1201_p3;
wire  signed [6:0] a_fu_1201_p5;
wire  signed [6:0] a_fu_1201_p7;
wire  signed [6:0] a_fu_1201_p9;
wire  signed [6:0] a_fu_1201_p11;
wire  signed [6:0] a_fu_1201_p13;
wire  signed [6:0] a_fu_1201_p15;
wire  signed [6:0] a_fu_1201_p17;
wire  signed [6:0] a_fu_1201_p19;
wire  signed [6:0] a_fu_1201_p21;
wire  signed [6:0] a_fu_1201_p23;
wire  signed [6:0] a_fu_1201_p25;
wire  signed [6:0] a_13_fu_1329_p1;
wire  signed [6:0] a_13_fu_1329_p3;
wire  signed [6:0] a_13_fu_1329_p5;
wire  signed [6:0] a_13_fu_1329_p7;
wire  signed [6:0] a_13_fu_1329_p9;
wire  signed [6:0] a_13_fu_1329_p11;
wire  signed [6:0] a_13_fu_1329_p13;
wire  signed [6:0] a_13_fu_1329_p15;
wire  signed [6:0] a_13_fu_1329_p17;
wire  signed [6:0] a_13_fu_1329_p19;
wire  signed [6:0] a_13_fu_1329_p21;
wire  signed [6:0] a_13_fu_1329_p23;
wire  signed [6:0] a_13_fu_1329_p25;
wire  signed [6:0] a_14_fu_1457_p1;
wire  signed [6:0] a_14_fu_1457_p3;
wire  signed [6:0] a_14_fu_1457_p5;
wire  signed [6:0] a_14_fu_1457_p7;
wire  signed [6:0] a_14_fu_1457_p9;
wire  signed [6:0] a_14_fu_1457_p11;
wire  signed [6:0] a_14_fu_1457_p13;
wire  signed [6:0] a_14_fu_1457_p15;
wire  signed [6:0] a_14_fu_1457_p17;
wire  signed [6:0] a_14_fu_1457_p19;
wire  signed [6:0] a_14_fu_1457_p21;
wire  signed [6:0] a_14_fu_1457_p23;
wire  signed [6:0] a_14_fu_1457_p25;
wire  signed [6:0] a_15_fu_1585_p1;
wire  signed [6:0] a_15_fu_1585_p3;
wire  signed [6:0] a_15_fu_1585_p5;
wire  signed [6:0] a_15_fu_1585_p7;
wire  signed [6:0] a_15_fu_1585_p9;
wire  signed [6:0] a_15_fu_1585_p11;
wire  signed [6:0] a_15_fu_1585_p13;
wire  signed [6:0] a_15_fu_1585_p15;
wire  signed [6:0] a_15_fu_1585_p17;
wire  signed [6:0] a_15_fu_1585_p19;
wire  signed [6:0] a_15_fu_1585_p21;
wire  signed [6:0] a_15_fu_1585_p23;
wire  signed [6:0] a_15_fu_1585_p25;

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4830(
    .din0(mul_ln42_75_fu_320_p0),
    .din1(weights_79_val),
    .dout(mul_ln42_75_fu_320_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4831(
    .din0(mul_ln42_fu_321_p0),
    .din1(weights_64_val),
    .dout(mul_ln42_fu_321_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4832(
    .din0(mul_ln42_69_fu_322_p0),
    .din1(weights_73_val),
    .dout(mul_ln42_69_fu_322_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4833(
    .din0(mul_ln42_64_fu_323_p0),
    .din1(weights_68_val),
    .dout(mul_ln42_64_fu_323_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4834(
    .din0(mul_ln42_65_fu_324_p0),
    .din1(weights_69_val),
    .dout(mul_ln42_65_fu_324_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4835(
    .din0(mul_ln42_61_fu_325_p0),
    .din1(weights_65_val),
    .dout(mul_ln42_61_fu_325_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4836(
    .din0(mul_ln42_66_fu_326_p0),
    .din1(weights_70_val),
    .dout(mul_ln42_66_fu_326_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4837(
    .din0(mul_ln42_71_fu_327_p0),
    .din1(weights_75_val),
    .dout(mul_ln42_71_fu_327_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4838(
    .din0(mul_ln42_63_fu_328_p0),
    .din1(weights_67_val),
    .dout(mul_ln42_63_fu_328_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4839(
    .din0(mul_ln42_68_fu_329_p0),
    .din1(weights_72_val),
    .dout(mul_ln42_68_fu_329_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4840(
    .din0(mul_ln42_70_fu_330_p0),
    .din1(weights_74_val),
    .dout(mul_ln42_70_fu_330_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4841(
    .din0(mul_ln42_72_fu_331_p0),
    .din1(weights_76_val),
    .dout(mul_ln42_72_fu_331_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4842(
    .din0(mul_ln42_67_fu_332_p0),
    .din1(weights_71_val),
    .dout(mul_ln42_67_fu_332_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4843(
    .din0(mul_ln42_73_fu_333_p0),
    .din1(weights_77_val),
    .dout(mul_ln42_73_fu_333_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4844(
    .din0(mul_ln42_74_fu_334_p0),
    .din1(weights_78_val),
    .dout(mul_ln42_74_fu_334_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4845(
    .din0(mul_ln42_62_fu_335_p0),
    .din1(weights_66_val),
    .dout(mul_ln42_62_fu_335_p2)
);

myproject_sparsemux_27_7_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 7'h40 ),
    .din0_WIDTH( 16 ),
    .CASE1( 7'h41 ),
    .din1_WIDTH( 16 ),
    .CASE2( 7'h42 ),
    .din2_WIDTH( 16 ),
    .CASE3( 7'h43 ),
    .din3_WIDTH( 16 ),
    .CASE4( 7'h44 ),
    .din4_WIDTH( 16 ),
    .CASE5( 7'h45 ),
    .din5_WIDTH( 16 ),
    .CASE6( 7'h46 ),
    .din6_WIDTH( 16 ),
    .CASE7( 7'h47 ),
    .din7_WIDTH( 16 ),
    .CASE8( 7'h48 ),
    .din8_WIDTH( 16 ),
    .CASE9( 7'h49 ),
    .din9_WIDTH( 16 ),
    .CASE10( 7'h4A ),
    .din10_WIDTH( 16 ),
    .CASE11( 7'h4B ),
    .din11_WIDTH( 16 ),
    .CASE12( 7'h4C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 7 ),
    .dout_WIDTH( 16 ))
sparsemux_27_7_16_1_1_U4846(
    .din0(data_64_val),
    .din1(data_65_val),
    .din2(data_66_val),
    .din3(data_67_val),
    .din4(data_68_val),
    .din5(data_69_val),
    .din6(data_70_val),
    .din7(data_71_val),
    .din8(data_72_val),
    .din9(data_73_val),
    .din10(data_74_val),
    .din11(data_75_val),
    .din12(data_76_val),
    .def(a_fu_1201_p27),
    .sel(idx),
    .dout(a_fu_1201_p29)
);

myproject_sparsemux_27_7_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 7'h40 ),
    .din0_WIDTH( 16 ),
    .CASE1( 7'h41 ),
    .din1_WIDTH( 16 ),
    .CASE2( 7'h42 ),
    .din2_WIDTH( 16 ),
    .CASE3( 7'h43 ),
    .din3_WIDTH( 16 ),
    .CASE4( 7'h44 ),
    .din4_WIDTH( 16 ),
    .CASE5( 7'h45 ),
    .din5_WIDTH( 16 ),
    .CASE6( 7'h46 ),
    .din6_WIDTH( 16 ),
    .CASE7( 7'h47 ),
    .din7_WIDTH( 16 ),
    .CASE8( 7'h48 ),
    .din8_WIDTH( 16 ),
    .CASE9( 7'h49 ),
    .din9_WIDTH( 16 ),
    .CASE10( 7'h4A ),
    .din10_WIDTH( 16 ),
    .CASE11( 7'h4B ),
    .din11_WIDTH( 16 ),
    .CASE12( 7'h4C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 7 ),
    .dout_WIDTH( 16 ))
sparsemux_27_7_16_1_1_U4847(
    .din0(data_65_val),
    .din1(data_66_val),
    .din2(data_67_val),
    .din3(data_68_val),
    .din4(data_69_val),
    .din5(data_70_val),
    .din6(data_71_val),
    .din7(data_72_val),
    .din8(data_73_val),
    .din9(data_74_val),
    .din10(data_75_val),
    .din11(data_76_val),
    .din12(data_77_val),
    .def(a_13_fu_1329_p27),
    .sel(idx),
    .dout(a_13_fu_1329_p29)
);

myproject_sparsemux_27_7_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 7'h40 ),
    .din0_WIDTH( 16 ),
    .CASE1( 7'h41 ),
    .din1_WIDTH( 16 ),
    .CASE2( 7'h42 ),
    .din2_WIDTH( 16 ),
    .CASE3( 7'h43 ),
    .din3_WIDTH( 16 ),
    .CASE4( 7'h44 ),
    .din4_WIDTH( 16 ),
    .CASE5( 7'h45 ),
    .din5_WIDTH( 16 ),
    .CASE6( 7'h46 ),
    .din6_WIDTH( 16 ),
    .CASE7( 7'h47 ),
    .din7_WIDTH( 16 ),
    .CASE8( 7'h48 ),
    .din8_WIDTH( 16 ),
    .CASE9( 7'h49 ),
    .din9_WIDTH( 16 ),
    .CASE10( 7'h4A ),
    .din10_WIDTH( 16 ),
    .CASE11( 7'h4B ),
    .din11_WIDTH( 16 ),
    .CASE12( 7'h4C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 7 ),
    .dout_WIDTH( 16 ))
sparsemux_27_7_16_1_1_U4848(
    .din0(data_66_val),
    .din1(data_67_val),
    .din2(data_68_val),
    .din3(data_69_val),
    .din4(data_70_val),
    .din5(data_71_val),
    .din6(data_72_val),
    .din7(data_73_val),
    .din8(data_74_val),
    .din9(data_75_val),
    .din10(data_76_val),
    .din11(data_77_val),
    .din12(data_78_val),
    .def(a_14_fu_1457_p27),
    .sel(idx),
    .dout(a_14_fu_1457_p29)
);

myproject_sparsemux_27_7_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 7'h40 ),
    .din0_WIDTH( 16 ),
    .CASE1( 7'h41 ),
    .din1_WIDTH( 16 ),
    .CASE2( 7'h42 ),
    .din2_WIDTH( 16 ),
    .CASE3( 7'h43 ),
    .din3_WIDTH( 16 ),
    .CASE4( 7'h44 ),
    .din4_WIDTH( 16 ),
    .CASE5( 7'h45 ),
    .din5_WIDTH( 16 ),
    .CASE6( 7'h46 ),
    .din6_WIDTH( 16 ),
    .CASE7( 7'h47 ),
    .din7_WIDTH( 16 ),
    .CASE8( 7'h48 ),
    .din8_WIDTH( 16 ),
    .CASE9( 7'h49 ),
    .din9_WIDTH( 16 ),
    .CASE10( 7'h4A ),
    .din10_WIDTH( 16 ),
    .CASE11( 7'h4B ),
    .din11_WIDTH( 16 ),
    .CASE12( 7'h4C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 7 ),
    .dout_WIDTH( 16 ))
sparsemux_27_7_16_1_1_U4849(
    .din0(data_67_val),
    .din1(data_68_val),
    .din2(data_69_val),
    .din3(data_70_val),
    .din4(data_71_val),
    .din5(data_72_val),
    .din6(data_73_val),
    .din7(data_74_val),
    .din8(data_75_val),
    .din9(data_76_val),
    .din10(data_77_val),
    .din11(data_78_val),
    .din12(data_79_val),
    .def(a_15_fu_1585_p27),
    .sel(idx),
    .dout(a_15_fu_1585_p29)
);

assign add_ln58_45_fu_1719_p2 = (trunc_ln42_63_fu_1530_p4 + trunc_ln42_67_fu_1658_p4);

assign add_ln58_46_fu_1725_p2 = (add_ln58_45_fu_1719_p2 + add_ln58_fu_1713_p2);

assign add_ln58_47_fu_1731_p2 = (trunc_ln42_60_fu_1417_p4 + trunc_ln42_s_fu_1289_p4);

assign add_ln58_48_fu_1737_p2 = (trunc_ln42_64_fu_1545_p4 + trunc_ln42_68_fu_1673_p4);

assign add_ln58_49_fu_1743_p2 = (add_ln58_48_fu_1737_p2 + add_ln58_47_fu_1731_p2);

assign add_ln58_50_fu_1749_p2 = (trunc_ln42_61_fu_1432_p4 + trunc_ln42_57_fu_1304_p4);

assign add_ln58_51_fu_1755_p2 = (trunc_ln42_65_fu_1560_p4 + trunc_ln42_69_fu_1688_p4);

assign add_ln58_52_fu_1761_p2 = (add_ln58_51_fu_1755_p2 + add_ln58_50_fu_1749_p2);

assign add_ln58_53_fu_1767_p2 = (trunc_ln42_62_fu_1447_p4 + trunc_ln42_58_fu_1319_p4);

assign add_ln58_54_fu_1773_p2 = (trunc_ln42_66_fu_1575_p4 + trunc_ln42_70_fu_1703_p4);

assign add_ln58_55_fu_1779_p2 = (add_ln58_54_fu_1773_p2 + add_ln58_53_fu_1767_p2);

assign add_ln58_fu_1713_p2 = (trunc_ln42_59_fu_1402_p4 + trunc_ln_fu_1274_p4);

assign ap_ready = 1'b1;

assign sext_ln73_81_fu_1389_p1 = $signed(a_13_fu_1329_p29);

assign sext_ln73_86_fu_1517_p1 = $signed(a_14_fu_1457_p29);

assign sext_ln73_91_fu_1645_p1 = $signed(a_15_fu_1585_p29);

assign sext_ln73_fu_1261_p1 = $signed(a_fu_1201_p29);

assign trunc_ln42_57_fu_1304_p4 = {{mul_ln42_62_fu_335_p2[25:10]}};

assign trunc_ln42_58_fu_1319_p4 = {{mul_ln42_63_fu_328_p2[25:10]}};

assign trunc_ln42_59_fu_1402_p4 = {{mul_ln42_64_fu_323_p2[25:10]}};

assign trunc_ln42_60_fu_1417_p4 = {{mul_ln42_65_fu_324_p2[25:10]}};

assign trunc_ln42_61_fu_1432_p4 = {{mul_ln42_66_fu_326_p2[25:10]}};

assign trunc_ln42_62_fu_1447_p4 = {{mul_ln42_67_fu_332_p2[25:10]}};

assign trunc_ln42_63_fu_1530_p4 = {{mul_ln42_68_fu_329_p2[25:10]}};

assign trunc_ln42_64_fu_1545_p4 = {{mul_ln42_69_fu_322_p2[25:10]}};

assign trunc_ln42_65_fu_1560_p4 = {{mul_ln42_70_fu_330_p2[25:10]}};

assign trunc_ln42_66_fu_1575_p4 = {{mul_ln42_71_fu_327_p2[25:10]}};

assign trunc_ln42_67_fu_1658_p4 = {{mul_ln42_72_fu_331_p2[25:10]}};

assign trunc_ln42_68_fu_1673_p4 = {{mul_ln42_73_fu_333_p2[25:10]}};

assign trunc_ln42_69_fu_1688_p4 = {{mul_ln42_74_fu_334_p2[25:10]}};

assign trunc_ln42_70_fu_1703_p4 = {{mul_ln42_75_fu_320_p2[25:10]}};

assign trunc_ln42_s_fu_1289_p4 = {{mul_ln42_61_fu_325_p2[25:10]}};

assign trunc_ln_fu_1274_p4 = {{mul_ln42_fu_321_p2[25:10]}};

assign a_13_fu_1329_p27 = 'bx;

assign a_14_fu_1457_p27 = 'bx;

assign a_15_fu_1585_p27 = 'bx;

assign a_fu_1201_p27 = 'bx;

assign ap_return_0 = add_ln58_46_fu_1725_p2;

assign ap_return_1 = add_ln58_49_fu_1743_p2;

assign ap_return_2 = add_ln58_52_fu_1761_p2;

assign ap_return_3 = add_ln58_55_fu_1779_p2;

assign mul_ln42_61_fu_325_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_62_fu_335_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_63_fu_328_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_64_fu_323_p0 = sext_ln73_81_fu_1389_p1;

assign mul_ln42_65_fu_324_p0 = sext_ln73_81_fu_1389_p1;

assign mul_ln42_66_fu_326_p0 = sext_ln73_81_fu_1389_p1;

assign mul_ln42_67_fu_332_p0 = sext_ln73_81_fu_1389_p1;

assign mul_ln42_68_fu_329_p0 = sext_ln73_86_fu_1517_p1;

assign mul_ln42_69_fu_322_p0 = sext_ln73_86_fu_1517_p1;

assign mul_ln42_70_fu_330_p0 = sext_ln73_86_fu_1517_p1;

assign mul_ln42_71_fu_327_p0 = sext_ln73_86_fu_1517_p1;

assign mul_ln42_72_fu_331_p0 = sext_ln73_91_fu_1645_p1;

assign mul_ln42_73_fu_333_p0 = sext_ln73_91_fu_1645_p1;

assign mul_ln42_74_fu_334_p0 = sext_ln73_91_fu_1645_p1;

assign mul_ln42_75_fu_320_p0 = sext_ln73_91_fu_1645_p1;

assign mul_ln42_fu_321_p0 = sext_ln73_fu_1261_p1;

endmodule //myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_5
