#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002d0ee00e580 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
P_000002d0ee00de30 .param/l "AWIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
P_000002d0ee00de68 .param/l "DWIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
v000002d0ee081110_0 .net "h_alu_force_stall_out", 0 0, v000002d0edfe3460_0;  1 drivers
v000002d0ee081570_0 .net "h_data_out_rs1", 31 0, v000002d0edfe32d0_0;  1 drivers
v000002d0ee081890_0 .net "h_data_out_rs2", 31 0, v000002d0ee00e710_0;  1 drivers
v000002d0ee081b10_0 .var "h_data_reg_rs1", 31 0;
v000002d0ee081f70_0 .var "h_data_reg_rs2", 31 0;
v000002d0ee081a70_0 .var "h_decoder_addr_rs1", 4 0;
v000002d0ee0811b0_0 .var "h_decoder_addr_rs2", 4 0;
v000002d0ee081250_0 .var "h_i_addr_rd_mem", 4 0;
v000002d0ee081390_0 .var "h_i_alu_addr_rd", 4 0;
v000002d0ee0812f0_0 .var "h_i_alu_data_rd", 31 0;
v000002d0ee0817f0_0 .var "h_i_data_rd_wb", 31 0;
v000002d0ee0816b0_0 .var "h_i_memoryaccess_ce", 0 0;
v000002d0ee081cf0_0 .var "h_i_valid_alu", 0 0;
v000002d0ee081430_0 .var "h_i_wb_ce", 0 0;
v000002d0ee081c50_0 .var "h_i_we_reg_alu", 0 0;
v000002d0ee081610_0 .var "h_i_we_reg_mem", 0 0;
S_000002d0ee14c240 .scope module, "f" "forwarding" 2 24, 3 6 0, S_000002d0ee00e580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "h_data_reg_rs1";
    .port_info 1 /INPUT 32 "h_data_reg_rs2";
    .port_info 2 /INPUT 5 "h_decoder_addr_rs1";
    .port_info 3 /INPUT 5 "h_decoder_addr_rs2";
    .port_info 4 /OUTPUT 1 "h_alu_force_stall_out";
    .port_info 5 /OUTPUT 32 "h_data_out_rs1";
    .port_info 6 /OUTPUT 32 "h_data_out_rs2";
    .port_info 7 /INPUT 1 "h_i_valid_alu";
    .port_info 8 /INPUT 1 "h_i_we_reg_alu";
    .port_info 9 /INPUT 5 "h_i_alu_addr_rd";
    .port_info 10 /INPUT 32 "h_i_alu_data_rd";
    .port_info 11 /INPUT 1 "h_i_memoryaccess_ce";
    .port_info 12 /INPUT 1 "h_i_we_reg_mem";
    .port_info 13 /INPUT 5 "h_i_addr_rd_mem";
    .port_info 14 /INPUT 1 "h_i_wb_ce";
    .port_info 15 /INPUT 32 "h_i_data_rd_wb";
P_000002d0ee00deb0 .param/l "AWIDTH" 0 3 8, +C4<00000000000000000000000000000101>;
P_000002d0ee00dee8 .param/l "DWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
v000002d0edfe3460_0 .var "h_alu_force_stall_out", 0 0;
v000002d0edfe32d0_0 .var "h_data_out_rs1", 31 0;
v000002d0ee00e710_0 .var "h_data_out_rs2", 31 0;
v000002d0ee14c4e0_0 .net "h_data_reg_rs1", 31 0, v000002d0ee081b10_0;  1 drivers
v000002d0ee14c580_0 .net "h_data_reg_rs2", 31 0, v000002d0ee081f70_0;  1 drivers
v000002d0ee0145f0_0 .net "h_decoder_addr_rs1", 4 0, v000002d0ee081a70_0;  1 drivers
v000002d0ee014690_0 .net "h_decoder_addr_rs2", 4 0, v000002d0ee0811b0_0;  1 drivers
v000002d0ee014730_0 .net "h_i_addr_rd_mem", 4 0, v000002d0ee081250_0;  1 drivers
v000002d0ee0147d0_0 .net "h_i_alu_addr_rd", 4 0, v000002d0ee081390_0;  1 drivers
v000002d0ee0117b0_0 .net "h_i_alu_data_rd", 31 0, v000002d0ee0812f0_0;  1 drivers
v000002d0ee011850_0 .net "h_i_data_rd_wb", 31 0, v000002d0ee0817f0_0;  1 drivers
v000002d0ee0118f0_0 .net "h_i_memoryaccess_ce", 0 0, v000002d0ee0816b0_0;  1 drivers
v000002d0ee011990_0 .net "h_i_valid_alu", 0 0, v000002d0ee081cf0_0;  1 drivers
v000002d0ee011a30_0 .net "h_i_wb_ce", 0 0, v000002d0ee081430_0;  1 drivers
v000002d0edfe2d20_0 .net "h_i_we_reg_alu", 0 0, v000002d0ee081c50_0;  1 drivers
v000002d0edfe2dc0_0 .net "h_i_we_reg_mem", 0 0, v000002d0ee081610_0;  1 drivers
E_000002d0ee00a080/0 .event anyedge, v000002d0ee14c4e0_0, v000002d0ee14c580_0, v000002d0ee0145f0_0, v000002d0ee0147d0_0;
E_000002d0ee00a080/1 .event anyedge, v000002d0edfe2d20_0, v000002d0ee0118f0_0, v000002d0ee011990_0, v000002d0ee0117b0_0;
E_000002d0ee00a080/2 .event anyedge, v000002d0ee014730_0, v000002d0edfe2dc0_0, v000002d0ee011a30_0, v000002d0ee011850_0;
E_000002d0ee00a080/3 .event anyedge, v000002d0ee014690_0;
E_000002d0ee00a080 .event/or E_000002d0ee00a080/0, E_000002d0ee00a080/1, E_000002d0ee00a080/2, E_000002d0ee00a080/3;
    .scope S_000002d0ee14c240;
T_0 ;
    %wait E_000002d0ee00a080;
    %load/vec4 v000002d0ee14c4e0_0;
    %store/vec4 v000002d0edfe32d0_0, 0, 32;
    %load/vec4 v000002d0ee14c580_0;
    %store/vec4 v000002d0ee00e710_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0edfe3460_0, 0, 1;
    %load/vec4 v000002d0ee0145f0_0;
    %load/vec4 v000002d0ee0147d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.3, 4;
    %load/vec4 v000002d0edfe2d20_0;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v000002d0ee0118f0_0;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002d0ee011990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0edfe3460_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000002d0ee0117b0_0;
    %store/vec4 v000002d0edfe32d0_0, 0, 32;
T_0.5 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002d0ee0145f0_0;
    %load/vec4 v000002d0ee014730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v000002d0edfe2dc0_0;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v000002d0ee011a30_0;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v000002d0ee011850_0;
    %store/vec4 v000002d0edfe32d0_0, 0, 32;
T_0.6 ;
T_0.1 ;
    %load/vec4 v000002d0ee014690_0;
    %load/vec4 v000002d0ee0147d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.13, 4;
    %load/vec4 v000002d0edfe2d20_0;
    %and;
T_0.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.12, 9;
    %load/vec4 v000002d0ee0118f0_0;
    %and;
T_0.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v000002d0ee011990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0edfe3460_0, 0, 1;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v000002d0ee0117b0_0;
    %store/vec4 v000002d0ee00e710_0, 0, 32;
T_0.15 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000002d0ee014690_0;
    %load/vec4 v000002d0ee014730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v000002d0edfe2dc0_0;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.18, 9;
    %load/vec4 v000002d0ee011a30_0;
    %and;
T_0.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %load/vec4 v000002d0ee011850_0;
    %store/vec4 v000002d0ee00e710_0, 0, 32;
T_0.16 ;
T_0.11 ;
    %load/vec4 v000002d0ee0145f0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d0edfe32d0_0, 0, 32;
T_0.20 ;
    %load/vec4 v000002d0ee014690_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_0.22, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d0ee00e710_0, 0, 32;
T_0.22 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002d0ee00e580;
T_1 ;
    %vpi_call 2 44 "$dumpfile", "./waveform/forwarding.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002d0ee00e580 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002d0ee00e580;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0ee081cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0ee081c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0ee0816b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0ee081430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0ee081610_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d0ee081b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d0ee081f70_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d0ee081a70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d0ee0811b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d0ee081390_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d0ee0812f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d0ee081250_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d0ee0817f0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d0ee081a70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d0ee0811b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d0ee081390_0, 0, 5;
    %pushi/vec4 109, 0, 32;
    %store/vec4 v000002d0ee0812f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0ee081cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0ee081c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0ee0816b0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 72 "$display", $time, " ", "address rs1 = %d, data rs1 = %d, address rs2 = %d, data rs2 = %d, h_alu_force_stall_out = %b", v000002d0ee081a70_0, v000002d0ee081570_0, v000002d0ee0811b0_0, v000002d0ee081890_0, v000002d0ee081110_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000002d0ee081a70_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000002d0ee0811b0_0, 0, 5;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000002d0ee081b10_0, 0, 32;
    %pushi/vec4 88, 0, 32;
    %store/vec4 v000002d0ee081f70_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 79 "$display", $time, " ", "address rs1 = %d, data rs1 = %d, address rs2 = %d, data rs2 = %d, h_alu_force_stall_out = %b", v000002d0ee081a70_0, v000002d0ee081570_0, v000002d0ee0811b0_0, v000002d0ee081890_0, v000002d0ee081110_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000002d0ee081a70_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000002d0ee081390_0, 0, 5;
    %pushi/vec4 109, 0, 32;
    %store/vec4 v000002d0ee0812f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0ee081cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0ee081c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0ee0816b0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 89 "$display", $time, " ", "address rs1 = %d, data rs1 = %d, address rs2 = %d, data rs2 = %d, h_alu_force_stall_out = %b", v000002d0ee081a70_0, v000002d0ee081570_0, v000002d0ee0811b0_0, v000002d0ee081890_0, v000002d0ee081110_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000002d0ee081a70_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000002d0ee081390_0, 0, 5;
    %pushi/vec4 109, 0, 32;
    %store/vec4 v000002d0ee0812f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0ee081cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0ee081c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0ee0816b0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 98 "$display", $time, " ", "address rs1 = %d, data rs1 = %d, address rs2 = %d, data rs2 = %d, h_alu_force_stall_out = %b", v000002d0ee081a70_0, v000002d0ee081570_0, v000002d0ee0811b0_0, v000002d0ee081890_0, v000002d0ee081110_0 {0 0 0};
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000002d0ee0811b0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000002d0ee081390_0, 0, 5;
    %pushi/vec4 111, 0, 32;
    %store/vec4 v000002d0ee0812f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0ee081cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0ee081c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0ee0816b0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 107 "$display", $time, " ", "address rs1 = %d, data rs1 = %d, address rs2 = %d, data rs2 = %d, h_alu_force_stall_out = %b", v000002d0ee081a70_0, v000002d0ee081570_0, v000002d0ee0811b0_0, v000002d0ee081890_0, v000002d0ee081110_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000002d0ee0811b0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000002d0ee081390_0, 0, 5;
    %pushi/vec4 111, 0, 32;
    %store/vec4 v000002d0ee0812f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0ee081cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0ee081c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0ee0816b0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 116 "$display", $time, " ", "address rs1 = %d, data rs1 = %d, address rs2 = %d, data rs2 = %d, h_alu_force_stall_out = %b", v000002d0ee081a70_0, v000002d0ee081570_0, v000002d0ee0811b0_0, v000002d0ee081890_0, v000002d0ee081110_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_forwarding.v";
    "././source/forwarding.v";
