
IMT_USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ea8  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08002fd8  08002fd8  00012fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003000  08003000  00013008  2**0
                  CONTENTS
  4 .ARM          00000000  08003000  08003000  00013008  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003000  08003008  00013008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003000  08003000  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003004  08003004  00013004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00013008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  20000000  08003008  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000048  08003008  00020048  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00013008  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001b98  00000000  00000000  00013031  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000007d0  00000000  00000000  00014bc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000220  00000000  00000000  000153a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000001b8  00000000  00000000  000155c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000012c5  00000000  00000000  00015778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000176b  00000000  00000000  00016a3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000090e0  00000000  00000000  000181a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00021288  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000076c  00000000  00000000  000212d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08002fc0 	.word	0x08002fc0

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08002fc0 	.word	0x08002fc0

08000170 <strcmp>:
 8000170:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000174:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000178:	2a01      	cmp	r2, #1
 800017a:	bf28      	it	cs
 800017c:	429a      	cmpcs	r2, r3
 800017e:	d0f7      	beq.n	8000170 <strcmp>
 8000180:	1ad0      	subs	r0, r2, r3
 8000182:	4770      	bx	lr

08000184 <MGPIO_voidSetPAMode_CRL>:
#include "MGPIO_config.h"


///////// PORTA PIN direction //////////////////
static void MGPIO_voidSetPAMode_CRL(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRL_BITS MGPIO_ModeBit0,MGPIOX_CRL_BITS MGPIO_ModeBit1,MGPIOX_CRL_BITS MGPIO_ConfigBit0,MGPIOX_CRL_BITS MGPIO_ConfigBit1)
{
 8000184:	b490      	push	{r4, r7}
 8000186:	b082      	sub	sp, #8
 8000188:	af00      	add	r7, sp, #0
 800018a:	4604      	mov	r4, r0
 800018c:	4608      	mov	r0, r1
 800018e:	4611      	mov	r1, r2
 8000190:	461a      	mov	r2, r3
 8000192:	4623      	mov	r3, r4
 8000194:	71fb      	strb	r3, [r7, #7]
 8000196:	4603      	mov	r3, r0
 8000198:	71bb      	strb	r3, [r7, #6]
 800019a:	460b      	mov	r3, r1
 800019c:	717b      	strb	r3, [r7, #5]
 800019e:	4613      	mov	r3, r2
 80001a0:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 80001a2:	79fb      	ldrb	r3, [r7, #7]
 80001a4:	2b03      	cmp	r3, #3
 80001a6:	f200 82cc 	bhi.w	8000742 <MGPIO_voidSetPAMode_CRL+0x5be>
 80001aa:	a201      	add	r2, pc, #4	; (adr r2, 80001b0 <MGPIO_voidSetPAMode_CRL+0x2c>)
 80001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001b0:	080001c1 	.word	0x080001c1
 80001b4:	080002df 	.word	0x080002df
 80001b8:	08000455 	.word	0x08000455
 80001bc:	080005c7 	.word	0x080005c7
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 80001c0:	79bb      	ldrb	r3, [r7, #6]
 80001c2:	2b00      	cmp	r3, #0
 80001c4:	d12c      	bne.n	8000220 <MGPIO_voidSetPAMode_CRL+0x9c>
    	{
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80001c6:	4ba2      	ldr	r3, [pc, #648]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80001c8:	681b      	ldr	r3, [r3, #0]
 80001ca:	797a      	ldrb	r2, [r7, #5]
 80001cc:	2101      	movs	r1, #1
 80001ce:	fa01 f202 	lsl.w	r2, r1, r2
 80001d2:	43d2      	mvns	r2, r2
 80001d4:	4611      	mov	r1, r2
 80001d6:	4a9e      	ldr	r2, [pc, #632]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80001d8:	400b      	ands	r3, r1
 80001da:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80001dc:	4b9c      	ldr	r3, [pc, #624]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	793a      	ldrb	r2, [r7, #4]
 80001e2:	2101      	movs	r1, #1
 80001e4:	fa01 f202 	lsl.w	r2, r1, r2
 80001e8:	43d2      	mvns	r2, r2
 80001ea:	4611      	mov	r1, r2
 80001ec:	4a98      	ldr	r2, [pc, #608]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80001ee:	400b      	ands	r3, r1
 80001f0:	6013      	str	r3, [r2, #0]
             CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80001f2:	4b97      	ldr	r3, [pc, #604]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	7c3a      	ldrb	r2, [r7, #16]
 80001f8:	2101      	movs	r1, #1
 80001fa:	fa01 f202 	lsl.w	r2, r1, r2
 80001fe:	43d2      	mvns	r2, r2
 8000200:	4611      	mov	r1, r2
 8000202:	4a93      	ldr	r2, [pc, #588]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000204:	400b      	ands	r3, r1
 8000206:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000208:	4b91      	ldr	r3, [pc, #580]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	7d3a      	ldrb	r2, [r7, #20]
 800020e:	2101      	movs	r1, #1
 8000210:	fa01 f202 	lsl.w	r2, r1, r2
 8000214:	43d2      	mvns	r2, r2
 8000216:	4611      	mov	r1, r2
 8000218:	4a8d      	ldr	r2, [pc, #564]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800021a:	400b      	ands	r3, r1
 800021c:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
		}

     break;
 800021e:	e289      	b.n	8000734 <MGPIO_voidSetPAMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 8000220:	79bb      	ldrb	r3, [r7, #6]
 8000222:	2b01      	cmp	r3, #1
 8000224:	d12b      	bne.n	800027e <MGPIO_voidSetPAMode_CRL+0xfa>
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000226:	4b8a      	ldr	r3, [pc, #552]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	797a      	ldrb	r2, [r7, #5]
 800022c:	2101      	movs	r1, #1
 800022e:	fa01 f202 	lsl.w	r2, r1, r2
 8000232:	43d2      	mvns	r2, r2
 8000234:	4611      	mov	r1, r2
 8000236:	4a86      	ldr	r2, [pc, #536]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000238:	400b      	ands	r3, r1
 800023a:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 800023c:	4b84      	ldr	r3, [pc, #528]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	793a      	ldrb	r2, [r7, #4]
 8000242:	2101      	movs	r1, #1
 8000244:	fa01 f202 	lsl.w	r2, r1, r2
 8000248:	43d2      	mvns	r2, r2
 800024a:	4611      	mov	r1, r2
 800024c:	4a80      	ldr	r2, [pc, #512]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800024e:	400b      	ands	r3, r1
 8000250:	6013      	str	r3, [r2, #0]
    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000252:	4b7f      	ldr	r3, [pc, #508]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	7c3a      	ldrb	r2, [r7, #16]
 8000258:	2101      	movs	r1, #1
 800025a:	fa01 f202 	lsl.w	r2, r1, r2
 800025e:	4611      	mov	r1, r2
 8000260:	4a7b      	ldr	r2, [pc, #492]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000262:	430b      	orrs	r3, r1
 8000264:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000266:	4b7a      	ldr	r3, [pc, #488]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	7d3a      	ldrb	r2, [r7, #20]
 800026c:	2101      	movs	r1, #1
 800026e:	fa01 f202 	lsl.w	r2, r1, r2
 8000272:	43d2      	mvns	r2, r2
 8000274:	4611      	mov	r1, r2
 8000276:	4a76      	ldr	r2, [pc, #472]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000278:	400b      	ands	r3, r1
 800027a:	6013      	str	r3, [r2, #0]
     break;
 800027c:	e25a      	b.n	8000734 <MGPIO_voidSetPAMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 800027e:	79bb      	ldrb	r3, [r7, #6]
 8000280:	2b02      	cmp	r3, #2
 8000282:	f040 8257 	bne.w	8000734 <MGPIO_voidSetPAMode_CRL+0x5b0>
    		CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000286:	4b72      	ldr	r3, [pc, #456]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	797a      	ldrb	r2, [r7, #5]
 800028c:	2101      	movs	r1, #1
 800028e:	fa01 f202 	lsl.w	r2, r1, r2
 8000292:	43d2      	mvns	r2, r2
 8000294:	4611      	mov	r1, r2
 8000296:	4a6e      	ldr	r2, [pc, #440]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000298:	400b      	ands	r3, r1
 800029a:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 800029c:	4b6c      	ldr	r3, [pc, #432]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	793a      	ldrb	r2, [r7, #4]
 80002a2:	2101      	movs	r1, #1
 80002a4:	fa01 f202 	lsl.w	r2, r1, r2
 80002a8:	43d2      	mvns	r2, r2
 80002aa:	4611      	mov	r1, r2
 80002ac:	4a68      	ldr	r2, [pc, #416]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80002ae:	400b      	ands	r3, r1
 80002b0:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80002b2:	4b67      	ldr	r3, [pc, #412]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	7c3a      	ldrb	r2, [r7, #16]
 80002b8:	2101      	movs	r1, #1
 80002ba:	fa01 f202 	lsl.w	r2, r1, r2
 80002be:	43d2      	mvns	r2, r2
 80002c0:	4611      	mov	r1, r2
 80002c2:	4a63      	ldr	r2, [pc, #396]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80002c4:	400b      	ands	r3, r1
 80002c6:	6013      	str	r3, [r2, #0]
    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 80002c8:	4b61      	ldr	r3, [pc, #388]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	7d3a      	ldrb	r2, [r7, #20]
 80002ce:	2101      	movs	r1, #1
 80002d0:	fa01 f202 	lsl.w	r2, r1, r2
 80002d4:	4611      	mov	r1, r2
 80002d6:	4a5e      	ldr	r2, [pc, #376]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80002d8:	430b      	orrs	r3, r1
 80002da:	6013      	str	r3, [r2, #0]
     break;
 80002dc:	e22a      	b.n	8000734 <MGPIO_voidSetPAMode_CRL+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80002de:	79bb      	ldrb	r3, [r7, #6]
 80002e0:	2b03      	cmp	r3, #3
 80002e2:	d12b      	bne.n	800033c <MGPIO_voidSetPAMode_CRL+0x1b8>
    	{
    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80002e4:	4b5a      	ldr	r3, [pc, #360]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	797a      	ldrb	r2, [r7, #5]
 80002ea:	2101      	movs	r1, #1
 80002ec:	fa01 f202 	lsl.w	r2, r1, r2
 80002f0:	4611      	mov	r1, r2
 80002f2:	4a57      	ldr	r2, [pc, #348]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80002f4:	430b      	orrs	r3, r1
 80002f6:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80002f8:	4b55      	ldr	r3, [pc, #340]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	793a      	ldrb	r2, [r7, #4]
 80002fe:	2101      	movs	r1, #1
 8000300:	fa01 f202 	lsl.w	r2, r1, r2
 8000304:	43d2      	mvns	r2, r2
 8000306:	4611      	mov	r1, r2
 8000308:	4a51      	ldr	r2, [pc, #324]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800030a:	400b      	ands	r3, r1
 800030c:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 800030e:	4b50      	ldr	r3, [pc, #320]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	7c3a      	ldrb	r2, [r7, #16]
 8000314:	2101      	movs	r1, #1
 8000316:	fa01 f202 	lsl.w	r2, r1, r2
 800031a:	43d2      	mvns	r2, r2
 800031c:	4611      	mov	r1, r2
 800031e:	4a4c      	ldr	r2, [pc, #304]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000320:	400b      	ands	r3, r1
 8000322:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000324:	4b4a      	ldr	r3, [pc, #296]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	7d3a      	ldrb	r2, [r7, #20]
 800032a:	2101      	movs	r1, #1
 800032c:	fa01 f202 	lsl.w	r2, r1, r2
 8000330:	43d2      	mvns	r2, r2
 8000332:	4611      	mov	r1, r2
 8000334:	4a46      	ldr	r2, [pc, #280]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000336:	400b      	ands	r3, r1
 8000338:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);


    	}

    break;
 800033a:	e1fd      	b.n	8000738 <MGPIO_voidSetPAMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 800033c:	79bb      	ldrb	r3, [r7, #6]
 800033e:	2b04      	cmp	r3, #4
 8000340:	d12a      	bne.n	8000398 <MGPIO_voidSetPAMode_CRL+0x214>
    		SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000342:	4b43      	ldr	r3, [pc, #268]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	797a      	ldrb	r2, [r7, #5]
 8000348:	2101      	movs	r1, #1
 800034a:	fa01 f202 	lsl.w	r2, r1, r2
 800034e:	4611      	mov	r1, r2
 8000350:	4a3f      	ldr	r2, [pc, #252]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000352:	430b      	orrs	r3, r1
 8000354:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000356:	4b3e      	ldr	r3, [pc, #248]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	793a      	ldrb	r2, [r7, #4]
 800035c:	2101      	movs	r1, #1
 800035e:	fa01 f202 	lsl.w	r2, r1, r2
 8000362:	43d2      	mvns	r2, r2
 8000364:	4611      	mov	r1, r2
 8000366:	4a3a      	ldr	r2, [pc, #232]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000368:	400b      	ands	r3, r1
 800036a:	6013      	str	r3, [r2, #0]
    		SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 800036c:	4b38      	ldr	r3, [pc, #224]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	7c3a      	ldrb	r2, [r7, #16]
 8000372:	2101      	movs	r1, #1
 8000374:	fa01 f202 	lsl.w	r2, r1, r2
 8000378:	4611      	mov	r1, r2
 800037a:	4a35      	ldr	r2, [pc, #212]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800037c:	430b      	orrs	r3, r1
 800037e:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000380:	4b33      	ldr	r3, [pc, #204]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	7d3a      	ldrb	r2, [r7, #20]
 8000386:	2101      	movs	r1, #1
 8000388:	fa01 f202 	lsl.w	r2, r1, r2
 800038c:	43d2      	mvns	r2, r2
 800038e:	4611      	mov	r1, r2
 8000390:	4a2f      	ldr	r2, [pc, #188]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000392:	400b      	ands	r3, r1
 8000394:	6013      	str	r3, [r2, #0]
    break;
 8000396:	e1cf      	b.n	8000738 <MGPIO_voidSetPAMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8000398:	79bb      	ldrb	r3, [r7, #6]
 800039a:	2b05      	cmp	r3, #5
 800039c:	d12a      	bne.n	80003f4 <MGPIO_voidSetPAMode_CRL+0x270>
    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 800039e:	4b2c      	ldr	r3, [pc, #176]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	797a      	ldrb	r2, [r7, #5]
 80003a4:	2101      	movs	r1, #1
 80003a6:	fa01 f202 	lsl.w	r2, r1, r2
 80003aa:	4611      	mov	r1, r2
 80003ac:	4a28      	ldr	r2, [pc, #160]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003ae:	430b      	orrs	r3, r1
 80003b0:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80003b2:	4b27      	ldr	r3, [pc, #156]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	793a      	ldrb	r2, [r7, #4]
 80003b8:	2101      	movs	r1, #1
 80003ba:	fa01 f202 	lsl.w	r2, r1, r2
 80003be:	43d2      	mvns	r2, r2
 80003c0:	4611      	mov	r1, r2
 80003c2:	4a23      	ldr	r2, [pc, #140]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003c4:	400b      	ands	r3, r1
 80003c6:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80003c8:	4b21      	ldr	r3, [pc, #132]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	7c3a      	ldrb	r2, [r7, #16]
 80003ce:	2101      	movs	r1, #1
 80003d0:	fa01 f202 	lsl.w	r2, r1, r2
 80003d4:	43d2      	mvns	r2, r2
 80003d6:	4611      	mov	r1, r2
 80003d8:	4a1d      	ldr	r2, [pc, #116]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003da:	400b      	ands	r3, r1
 80003dc:	6013      	str	r3, [r2, #0]
    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 80003de:	4b1c      	ldr	r3, [pc, #112]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	7d3a      	ldrb	r2, [r7, #20]
 80003e4:	2101      	movs	r1, #1
 80003e6:	fa01 f202 	lsl.w	r2, r1, r2
 80003ea:	4611      	mov	r1, r2
 80003ec:	4a18      	ldr	r2, [pc, #96]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003ee:	430b      	orrs	r3, r1
 80003f0:	6013      	str	r3, [r2, #0]
    break;
 80003f2:	e1a1      	b.n	8000738 <MGPIO_voidSetPAMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 80003f4:	79bb      	ldrb	r3, [r7, #6]
 80003f6:	2b06      	cmp	r3, #6
 80003f8:	f040 819e 	bne.w	8000738 <MGPIO_voidSetPAMode_CRL+0x5b4>
    		  SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80003fc:	4b14      	ldr	r3, [pc, #80]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	797a      	ldrb	r2, [r7, #5]
 8000402:	2101      	movs	r1, #1
 8000404:	fa01 f202 	lsl.w	r2, r1, r2
 8000408:	4611      	mov	r1, r2
 800040a:	4a11      	ldr	r2, [pc, #68]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800040c:	430b      	orrs	r3, r1
 800040e:	6013      	str	r3, [r2, #0]
    		  CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000410:	4b0f      	ldr	r3, [pc, #60]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	793a      	ldrb	r2, [r7, #4]
 8000416:	2101      	movs	r1, #1
 8000418:	fa01 f202 	lsl.w	r2, r1, r2
 800041c:	43d2      	mvns	r2, r2
 800041e:	4611      	mov	r1, r2
 8000420:	4a0b      	ldr	r2, [pc, #44]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000422:	400b      	ands	r3, r1
 8000424:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000426:	4b0a      	ldr	r3, [pc, #40]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	7c3a      	ldrb	r2, [r7, #16]
 800042c:	2101      	movs	r1, #1
 800042e:	fa01 f202 	lsl.w	r2, r1, r2
 8000432:	4611      	mov	r1, r2
 8000434:	4a06      	ldr	r2, [pc, #24]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000436:	430b      	orrs	r3, r1
 8000438:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 800043a:	4b05      	ldr	r3, [pc, #20]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	7d3a      	ldrb	r2, [r7, #20]
 8000440:	2101      	movs	r1, #1
 8000442:	fa01 f202 	lsl.w	r2, r1, r2
 8000446:	4611      	mov	r1, r2
 8000448:	4a01      	ldr	r2, [pc, #4]	; (8000450 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800044a:	430b      	orrs	r3, r1
 800044c:	6013      	str	r3, [r2, #0]
    break;
 800044e:	e173      	b.n	8000738 <MGPIO_voidSetPAMode_CRL+0x5b4>
 8000450:	40010800 	.word	0x40010800
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8000454:	79bb      	ldrb	r3, [r7, #6]
 8000456:	2b03      	cmp	r3, #3
 8000458:	d12b      	bne.n	80004b2 <MGPIO_voidSetPAMode_CRL+0x32e>
    	    	{

    	            CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 800045a:	4b9f      	ldr	r3, [pc, #636]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	797a      	ldrb	r2, [r7, #5]
 8000460:	2101      	movs	r1, #1
 8000462:	fa01 f202 	lsl.w	r2, r1, r2
 8000466:	43d2      	mvns	r2, r2
 8000468:	4611      	mov	r1, r2
 800046a:	4a9b      	ldr	r2, [pc, #620]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 800046c:	400b      	ands	r3, r1
 800046e:	6013      	str	r3, [r2, #0]
    	            SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000470:	4b99      	ldr	r3, [pc, #612]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	793a      	ldrb	r2, [r7, #4]
 8000476:	2101      	movs	r1, #1
 8000478:	fa01 f202 	lsl.w	r2, r1, r2
 800047c:	4611      	mov	r1, r2
 800047e:	4a96      	ldr	r2, [pc, #600]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000480:	430b      	orrs	r3, r1
 8000482:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000484:	4b94      	ldr	r3, [pc, #592]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	7c3a      	ldrb	r2, [r7, #16]
 800048a:	2101      	movs	r1, #1
 800048c:	fa01 f202 	lsl.w	r2, r1, r2
 8000490:	43d2      	mvns	r2, r2
 8000492:	4611      	mov	r1, r2
 8000494:	4a90      	ldr	r2, [pc, #576]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000496:	400b      	ands	r3, r1
 8000498:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 800049a:	4b8f      	ldr	r3, [pc, #572]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	7d3a      	ldrb	r2, [r7, #20]
 80004a0:	2101      	movs	r1, #1
 80004a2:	fa01 f202 	lsl.w	r2, r1, r2
 80004a6:	43d2      	mvns	r2, r2
 80004a8:	4611      	mov	r1, r2
 80004aa:	4a8b      	ldr	r2, [pc, #556]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80004ac:	400b      	ands	r3, r1
 80004ae:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
    	    	}


     break;
 80004b0:	e144      	b.n	800073c <MGPIO_voidSetPAMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 80004b2:	79bb      	ldrb	r3, [r7, #6]
 80004b4:	2b04      	cmp	r3, #4
 80004b6:	d12a      	bne.n	800050e <MGPIO_voidSetPAMode_CRL+0x38a>
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80004b8:	4b87      	ldr	r3, [pc, #540]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	797a      	ldrb	r2, [r7, #5]
 80004be:	2101      	movs	r1, #1
 80004c0:	fa01 f202 	lsl.w	r2, r1, r2
 80004c4:	43d2      	mvns	r2, r2
 80004c6:	4611      	mov	r1, r2
 80004c8:	4a83      	ldr	r2, [pc, #524]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80004ca:	400b      	ands	r3, r1
 80004cc:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80004ce:	4b82      	ldr	r3, [pc, #520]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	793a      	ldrb	r2, [r7, #4]
 80004d4:	2101      	movs	r1, #1
 80004d6:	fa01 f202 	lsl.w	r2, r1, r2
 80004da:	4611      	mov	r1, r2
 80004dc:	4a7e      	ldr	r2, [pc, #504]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80004de:	430b      	orrs	r3, r1
 80004e0:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80004e2:	4b7d      	ldr	r3, [pc, #500]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	7c3a      	ldrb	r2, [r7, #16]
 80004e8:	2101      	movs	r1, #1
 80004ea:	fa01 f202 	lsl.w	r2, r1, r2
 80004ee:	4611      	mov	r1, r2
 80004f0:	4a79      	ldr	r2, [pc, #484]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80004f2:	430b      	orrs	r3, r1
 80004f4:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 80004f6:	4b78      	ldr	r3, [pc, #480]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	7d3a      	ldrb	r2, [r7, #20]
 80004fc:	2101      	movs	r1, #1
 80004fe:	fa01 f202 	lsl.w	r2, r1, r2
 8000502:	43d2      	mvns	r2, r2
 8000504:	4611      	mov	r1, r2
 8000506:	4a74      	ldr	r2, [pc, #464]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000508:	400b      	ands	r3, r1
 800050a:	6013      	str	r3, [r2, #0]
     break;
 800050c:	e116      	b.n	800073c <MGPIO_voidSetPAMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 800050e:	79bb      	ldrb	r3, [r7, #6]
 8000510:	2b05      	cmp	r3, #5
 8000512:	d12a      	bne.n	800056a <MGPIO_voidSetPAMode_CRL+0x3e6>
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000514:	4b70      	ldr	r3, [pc, #448]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	797a      	ldrb	r2, [r7, #5]
 800051a:	2101      	movs	r1, #1
 800051c:	fa01 f202 	lsl.w	r2, r1, r2
 8000520:	43d2      	mvns	r2, r2
 8000522:	4611      	mov	r1, r2
 8000524:	4a6c      	ldr	r2, [pc, #432]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000526:	400b      	ands	r3, r1
 8000528:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 800052a:	4b6b      	ldr	r3, [pc, #428]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	793a      	ldrb	r2, [r7, #4]
 8000530:	2101      	movs	r1, #1
 8000532:	fa01 f202 	lsl.w	r2, r1, r2
 8000536:	4611      	mov	r1, r2
 8000538:	4a67      	ldr	r2, [pc, #412]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 800053a:	430b      	orrs	r3, r1
 800053c:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 800053e:	4b66      	ldr	r3, [pc, #408]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	7c3a      	ldrb	r2, [r7, #16]
 8000544:	2101      	movs	r1, #1
 8000546:	fa01 f202 	lsl.w	r2, r1, r2
 800054a:	43d2      	mvns	r2, r2
 800054c:	4611      	mov	r1, r2
 800054e:	4a62      	ldr	r2, [pc, #392]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000550:	400b      	ands	r3, r1
 8000552:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000554:	4b60      	ldr	r3, [pc, #384]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	7d3a      	ldrb	r2, [r7, #20]
 800055a:	2101      	movs	r1, #1
 800055c:	fa01 f202 	lsl.w	r2, r1, r2
 8000560:	4611      	mov	r1, r2
 8000562:	4a5d      	ldr	r2, [pc, #372]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000564:	430b      	orrs	r3, r1
 8000566:	6013      	str	r3, [r2, #0]
     break;
 8000568:	e0e8      	b.n	800073c <MGPIO_voidSetPAMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 800056a:	79bb      	ldrb	r3, [r7, #6]
 800056c:	2b06      	cmp	r3, #6
 800056e:	f040 80e5 	bne.w	800073c <MGPIO_voidSetPAMode_CRL+0x5b8>
    	    		CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000572:	4b59      	ldr	r3, [pc, #356]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	797a      	ldrb	r2, [r7, #5]
 8000578:	2101      	movs	r1, #1
 800057a:	fa01 f202 	lsl.w	r2, r1, r2
 800057e:	43d2      	mvns	r2, r2
 8000580:	4611      	mov	r1, r2
 8000582:	4a55      	ldr	r2, [pc, #340]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000584:	400b      	ands	r3, r1
 8000586:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000588:	4b53      	ldr	r3, [pc, #332]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	793a      	ldrb	r2, [r7, #4]
 800058e:	2101      	movs	r1, #1
 8000590:	fa01 f202 	lsl.w	r2, r1, r2
 8000594:	4611      	mov	r1, r2
 8000596:	4a50      	ldr	r2, [pc, #320]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000598:	430b      	orrs	r3, r1
 800059a:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 800059c:	4b4e      	ldr	r3, [pc, #312]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	7c3a      	ldrb	r2, [r7, #16]
 80005a2:	2101      	movs	r1, #1
 80005a4:	fa01 f202 	lsl.w	r2, r1, r2
 80005a8:	4611      	mov	r1, r2
 80005aa:	4a4b      	ldr	r2, [pc, #300]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005ac:	430b      	orrs	r3, r1
 80005ae:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 80005b0:	4b49      	ldr	r3, [pc, #292]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	7d3a      	ldrb	r2, [r7, #20]
 80005b6:	2101      	movs	r1, #1
 80005b8:	fa01 f202 	lsl.w	r2, r1, r2
 80005bc:	4611      	mov	r1, r2
 80005be:	4a46      	ldr	r2, [pc, #280]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005c0:	430b      	orrs	r3, r1
 80005c2:	6013      	str	r3, [r2, #0]
     break;
 80005c4:	e0ba      	b.n	800073c <MGPIO_voidSetPAMode_CRL+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80005c6:	79bb      	ldrb	r3, [r7, #6]
 80005c8:	2b03      	cmp	r3, #3
 80005ca:	d12a      	bne.n	8000622 <MGPIO_voidSetPAMode_CRL+0x49e>
    	    	{
    		      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80005cc:	4b42      	ldr	r3, [pc, #264]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	797a      	ldrb	r2, [r7, #5]
 80005d2:	2101      	movs	r1, #1
 80005d4:	fa01 f202 	lsl.w	r2, r1, r2
 80005d8:	4611      	mov	r1, r2
 80005da:	4a3f      	ldr	r2, [pc, #252]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005dc:	430b      	orrs	r3, r1
 80005de:	6013      	str	r3, [r2, #0]
    		      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80005e0:	4b3d      	ldr	r3, [pc, #244]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	793a      	ldrb	r2, [r7, #4]
 80005e6:	2101      	movs	r1, #1
 80005e8:	fa01 f202 	lsl.w	r2, r1, r2
 80005ec:	4611      	mov	r1, r2
 80005ee:	4a3a      	ldr	r2, [pc, #232]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005f0:	430b      	orrs	r3, r1
 80005f2:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80005f4:	4b38      	ldr	r3, [pc, #224]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	7c3a      	ldrb	r2, [r7, #16]
 80005fa:	2101      	movs	r1, #1
 80005fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000600:	43d2      	mvns	r2, r2
 8000602:	4611      	mov	r1, r2
 8000604:	4a34      	ldr	r2, [pc, #208]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000606:	400b      	ands	r3, r1
 8000608:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 800060a:	4b33      	ldr	r3, [pc, #204]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	7d3a      	ldrb	r2, [r7, #20]
 8000610:	2101      	movs	r1, #1
 8000612:	fa01 f202 	lsl.w	r2, r1, r2
 8000616:	43d2      	mvns	r2, r2
 8000618:	4611      	mov	r1, r2
 800061a:	4a2f      	ldr	r2, [pc, #188]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 800061c:	400b      	ands	r3, r1
 800061e:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
    	    	}

     break;
 8000620:	e08e      	b.n	8000740 <MGPIO_voidSetPAMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8000622:	79bb      	ldrb	r3, [r7, #6]
 8000624:	2b04      	cmp	r3, #4
 8000626:	d129      	bne.n	800067c <MGPIO_voidSetPAMode_CRL+0x4f8>
    	    		   SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000628:	4b2b      	ldr	r3, [pc, #172]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	797a      	ldrb	r2, [r7, #5]
 800062e:	2101      	movs	r1, #1
 8000630:	fa01 f202 	lsl.w	r2, r1, r2
 8000634:	4611      	mov	r1, r2
 8000636:	4a28      	ldr	r2, [pc, #160]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000638:	430b      	orrs	r3, r1
 800063a:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 800063c:	4b26      	ldr	r3, [pc, #152]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	793a      	ldrb	r2, [r7, #4]
 8000642:	2101      	movs	r1, #1
 8000644:	fa01 f202 	lsl.w	r2, r1, r2
 8000648:	4611      	mov	r1, r2
 800064a:	4a23      	ldr	r2, [pc, #140]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 800064c:	430b      	orrs	r3, r1
 800064e:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000650:	4b21      	ldr	r3, [pc, #132]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	7c3a      	ldrb	r2, [r7, #16]
 8000656:	2101      	movs	r1, #1
 8000658:	fa01 f202 	lsl.w	r2, r1, r2
 800065c:	4611      	mov	r1, r2
 800065e:	4a1e      	ldr	r2, [pc, #120]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000660:	430b      	orrs	r3, r1
 8000662:	6013      	str	r3, [r2, #0]
    	    		   CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000664:	4b1c      	ldr	r3, [pc, #112]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	7d3a      	ldrb	r2, [r7, #20]
 800066a:	2101      	movs	r1, #1
 800066c:	fa01 f202 	lsl.w	r2, r1, r2
 8000670:	43d2      	mvns	r2, r2
 8000672:	4611      	mov	r1, r2
 8000674:	4a18      	ldr	r2, [pc, #96]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000676:	400b      	ands	r3, r1
 8000678:	6013      	str	r3, [r2, #0]
     break;
 800067a:	e061      	b.n	8000740 <MGPIO_voidSetPAMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 800067c:	79bb      	ldrb	r3, [r7, #6]
 800067e:	2b05      	cmp	r3, #5
 8000680:	d12c      	bne.n	80006dc <MGPIO_voidSetPAMode_CRL+0x558>
    	    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000682:	4b15      	ldr	r3, [pc, #84]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	797a      	ldrb	r2, [r7, #5]
 8000688:	2101      	movs	r1, #1
 800068a:	fa01 f202 	lsl.w	r2, r1, r2
 800068e:	4611      	mov	r1, r2
 8000690:	4a11      	ldr	r2, [pc, #68]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000692:	430b      	orrs	r3, r1
 8000694:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000696:	4b10      	ldr	r3, [pc, #64]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	793a      	ldrb	r2, [r7, #4]
 800069c:	2101      	movs	r1, #1
 800069e:	fa01 f202 	lsl.w	r2, r1, r2
 80006a2:	4611      	mov	r1, r2
 80006a4:	4a0c      	ldr	r2, [pc, #48]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006a6:	430b      	orrs	r3, r1
 80006a8:	6013      	str	r3, [r2, #0]
    	    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80006aa:	4b0b      	ldr	r3, [pc, #44]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	7c3a      	ldrb	r2, [r7, #16]
 80006b0:	2101      	movs	r1, #1
 80006b2:	fa01 f202 	lsl.w	r2, r1, r2
 80006b6:	43d2      	mvns	r2, r2
 80006b8:	4611      	mov	r1, r2
 80006ba:	4a07      	ldr	r2, [pc, #28]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006bc:	400b      	ands	r3, r1
 80006be:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 80006c0:	4b05      	ldr	r3, [pc, #20]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	7d3a      	ldrb	r2, [r7, #20]
 80006c6:	2101      	movs	r1, #1
 80006c8:	fa01 f202 	lsl.w	r2, r1, r2
 80006cc:	4611      	mov	r1, r2
 80006ce:	4a02      	ldr	r2, [pc, #8]	; (80006d8 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006d0:	430b      	orrs	r3, r1
 80006d2:	6013      	str	r3, [r2, #0]
     break;
 80006d4:	e034      	b.n	8000740 <MGPIO_voidSetPAMode_CRL+0x5bc>
 80006d6:	bf00      	nop
 80006d8:	40010800 	.word	0x40010800
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 80006dc:	79bb      	ldrb	r3, [r7, #6]
 80006de:	2b06      	cmp	r3, #6
 80006e0:	d12e      	bne.n	8000740 <MGPIO_voidSetPAMode_CRL+0x5bc>
    	    		SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80006e2:	4b1a      	ldr	r3, [pc, #104]	; (800074c <MGPIO_voidSetPAMode_CRL+0x5c8>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	797a      	ldrb	r2, [r7, #5]
 80006e8:	2101      	movs	r1, #1
 80006ea:	fa01 f202 	lsl.w	r2, r1, r2
 80006ee:	4611      	mov	r1, r2
 80006f0:	4a16      	ldr	r2, [pc, #88]	; (800074c <MGPIO_voidSetPAMode_CRL+0x5c8>)
 80006f2:	430b      	orrs	r3, r1
 80006f4:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80006f6:	4b15      	ldr	r3, [pc, #84]	; (800074c <MGPIO_voidSetPAMode_CRL+0x5c8>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	793a      	ldrb	r2, [r7, #4]
 80006fc:	2101      	movs	r1, #1
 80006fe:	fa01 f202 	lsl.w	r2, r1, r2
 8000702:	4611      	mov	r1, r2
 8000704:	4a11      	ldr	r2, [pc, #68]	; (800074c <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000706:	430b      	orrs	r3, r1
 8000708:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 800070a:	4b10      	ldr	r3, [pc, #64]	; (800074c <MGPIO_voidSetPAMode_CRL+0x5c8>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	7c3a      	ldrb	r2, [r7, #16]
 8000710:	2101      	movs	r1, #1
 8000712:	fa01 f202 	lsl.w	r2, r1, r2
 8000716:	4611      	mov	r1, r2
 8000718:	4a0c      	ldr	r2, [pc, #48]	; (800074c <MGPIO_voidSetPAMode_CRL+0x5c8>)
 800071a:	430b      	orrs	r3, r1
 800071c:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 800071e:	4b0b      	ldr	r3, [pc, #44]	; (800074c <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	7d3a      	ldrb	r2, [r7, #20]
 8000724:	2101      	movs	r1, #1
 8000726:	fa01 f202 	lsl.w	r2, r1, r2
 800072a:	4611      	mov	r1, r2
 800072c:	4a07      	ldr	r2, [pc, #28]	; (800074c <MGPIO_voidSetPAMode_CRL+0x5c8>)
 800072e:	430b      	orrs	r3, r1
 8000730:	6013      	str	r3, [r2, #0]
     break;
 8000732:	e005      	b.n	8000740 <MGPIO_voidSetPAMode_CRL+0x5bc>
     break;
 8000734:	bf00      	nop
 8000736:	e004      	b.n	8000742 <MGPIO_voidSetPAMode_CRL+0x5be>
    break;
 8000738:	bf00      	nop
 800073a:	e002      	b.n	8000742 <MGPIO_voidSetPAMode_CRL+0x5be>
     break;
 800073c:	bf00      	nop
 800073e:	e000      	b.n	8000742 <MGPIO_voidSetPAMode_CRL+0x5be>
     break;
 8000740:	bf00      	nop
  }

}
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bc90      	pop	{r4, r7}
 800074a:	4770      	bx	lr
 800074c:	40010800 	.word	0x40010800

08000750 <MGPIO_voidSetPAMode_CRH>:


static void MGPIO_voidSetPAMode_CRH(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRH_BITS MGPIO_ModeBit0,MGPIOX_CRH_BITS MGPIO_ModeBit1,MGPIOX_CRH_BITS MGPIO_ConfigBit0,MGPIOX_CRH_BITS MGPIO_ConfigBit1)
{
 8000750:	b490      	push	{r4, r7}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	4604      	mov	r4, r0
 8000758:	4608      	mov	r0, r1
 800075a:	4611      	mov	r1, r2
 800075c:	461a      	mov	r2, r3
 800075e:	4623      	mov	r3, r4
 8000760:	71fb      	strb	r3, [r7, #7]
 8000762:	4603      	mov	r3, r0
 8000764:	71bb      	strb	r3, [r7, #6]
 8000766:	460b      	mov	r3, r1
 8000768:	717b      	strb	r3, [r7, #5]
 800076a:	4613      	mov	r3, r2
 800076c:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 800076e:	79fb      	ldrb	r3, [r7, #7]
 8000770:	2b03      	cmp	r3, #3
 8000772:	f200 82cc 	bhi.w	8000d0e <MGPIO_voidSetPAMode_CRH+0x5be>
 8000776:	a201      	add	r2, pc, #4	; (adr r2, 800077c <MGPIO_voidSetPAMode_CRH+0x2c>)
 8000778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800077c:	0800078d 	.word	0x0800078d
 8000780:	080008ab 	.word	0x080008ab
 8000784:	08000a21 	.word	0x08000a21
 8000788:	08000b93 	.word	0x08000b93
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 800078c:	79bb      	ldrb	r3, [r7, #6]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d12c      	bne.n	80007ec <MGPIO_voidSetPAMode_CRH+0x9c>
    	{
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000792:	4ba2      	ldr	r3, [pc, #648]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000794:	685b      	ldr	r3, [r3, #4]
 8000796:	797a      	ldrb	r2, [r7, #5]
 8000798:	2101      	movs	r1, #1
 800079a:	fa01 f202 	lsl.w	r2, r1, r2
 800079e:	43d2      	mvns	r2, r2
 80007a0:	4611      	mov	r1, r2
 80007a2:	4a9e      	ldr	r2, [pc, #632]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80007a4:	400b      	ands	r3, r1
 80007a6:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 80007a8:	4b9c      	ldr	r3, [pc, #624]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80007aa:	685b      	ldr	r3, [r3, #4]
 80007ac:	793a      	ldrb	r2, [r7, #4]
 80007ae:	2101      	movs	r1, #1
 80007b0:	fa01 f202 	lsl.w	r2, r1, r2
 80007b4:	43d2      	mvns	r2, r2
 80007b6:	4611      	mov	r1, r2
 80007b8:	4a98      	ldr	r2, [pc, #608]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80007ba:	400b      	ands	r3, r1
 80007bc:	6053      	str	r3, [r2, #4]
             CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 80007be:	4b97      	ldr	r3, [pc, #604]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	7c3a      	ldrb	r2, [r7, #16]
 80007c4:	2101      	movs	r1, #1
 80007c6:	fa01 f202 	lsl.w	r2, r1, r2
 80007ca:	43d2      	mvns	r2, r2
 80007cc:	4611      	mov	r1, r2
 80007ce:	4a93      	ldr	r2, [pc, #588]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80007d0:	400b      	ands	r3, r1
 80007d2:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 80007d4:	4b91      	ldr	r3, [pc, #580]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80007d6:	685b      	ldr	r3, [r3, #4]
 80007d8:	7d3a      	ldrb	r2, [r7, #20]
 80007da:	2101      	movs	r1, #1
 80007dc:	fa01 f202 	lsl.w	r2, r1, r2
 80007e0:	43d2      	mvns	r2, r2
 80007e2:	4611      	mov	r1, r2
 80007e4:	4a8d      	ldr	r2, [pc, #564]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80007e6:	400b      	ands	r3, r1
 80007e8:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
		}

     break;
 80007ea:	e289      	b.n	8000d00 <MGPIO_voidSetPAMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 80007ec:	79bb      	ldrb	r3, [r7, #6]
 80007ee:	2b01      	cmp	r3, #1
 80007f0:	d12b      	bne.n	800084a <MGPIO_voidSetPAMode_CRH+0xfa>
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 80007f2:	4b8a      	ldr	r3, [pc, #552]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80007f4:	685b      	ldr	r3, [r3, #4]
 80007f6:	797a      	ldrb	r2, [r7, #5]
 80007f8:	2101      	movs	r1, #1
 80007fa:	fa01 f202 	lsl.w	r2, r1, r2
 80007fe:	43d2      	mvns	r2, r2
 8000800:	4611      	mov	r1, r2
 8000802:	4a86      	ldr	r2, [pc, #536]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000804:	400b      	ands	r3, r1
 8000806:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000808:	4b84      	ldr	r3, [pc, #528]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 800080a:	685b      	ldr	r3, [r3, #4]
 800080c:	793a      	ldrb	r2, [r7, #4]
 800080e:	2101      	movs	r1, #1
 8000810:	fa01 f202 	lsl.w	r2, r1, r2
 8000814:	43d2      	mvns	r2, r2
 8000816:	4611      	mov	r1, r2
 8000818:	4a80      	ldr	r2, [pc, #512]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 800081a:	400b      	ands	r3, r1
 800081c:	6053      	str	r3, [r2, #4]
    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 800081e:	4b7f      	ldr	r3, [pc, #508]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	7c3a      	ldrb	r2, [r7, #16]
 8000824:	2101      	movs	r1, #1
 8000826:	fa01 f202 	lsl.w	r2, r1, r2
 800082a:	4611      	mov	r1, r2
 800082c:	4a7b      	ldr	r2, [pc, #492]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 800082e:	430b      	orrs	r3, r1
 8000830:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000832:	4b7a      	ldr	r3, [pc, #488]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000834:	685b      	ldr	r3, [r3, #4]
 8000836:	7d3a      	ldrb	r2, [r7, #20]
 8000838:	2101      	movs	r1, #1
 800083a:	fa01 f202 	lsl.w	r2, r1, r2
 800083e:	43d2      	mvns	r2, r2
 8000840:	4611      	mov	r1, r2
 8000842:	4a76      	ldr	r2, [pc, #472]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000844:	400b      	ands	r3, r1
 8000846:	6053      	str	r3, [r2, #4]
     break;
 8000848:	e25a      	b.n	8000d00 <MGPIO_voidSetPAMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 800084a:	79bb      	ldrb	r3, [r7, #6]
 800084c:	2b02      	cmp	r3, #2
 800084e:	f040 8257 	bne.w	8000d00 <MGPIO_voidSetPAMode_CRH+0x5b0>
    		CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000852:	4b72      	ldr	r3, [pc, #456]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000854:	685b      	ldr	r3, [r3, #4]
 8000856:	797a      	ldrb	r2, [r7, #5]
 8000858:	2101      	movs	r1, #1
 800085a:	fa01 f202 	lsl.w	r2, r1, r2
 800085e:	43d2      	mvns	r2, r2
 8000860:	4611      	mov	r1, r2
 8000862:	4a6e      	ldr	r2, [pc, #440]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000864:	400b      	ands	r3, r1
 8000866:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000868:	4b6c      	ldr	r3, [pc, #432]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	793a      	ldrb	r2, [r7, #4]
 800086e:	2101      	movs	r1, #1
 8000870:	fa01 f202 	lsl.w	r2, r1, r2
 8000874:	43d2      	mvns	r2, r2
 8000876:	4611      	mov	r1, r2
 8000878:	4a68      	ldr	r2, [pc, #416]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 800087a:	400b      	ands	r3, r1
 800087c:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 800087e:	4b67      	ldr	r3, [pc, #412]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000880:	685b      	ldr	r3, [r3, #4]
 8000882:	7c3a      	ldrb	r2, [r7, #16]
 8000884:	2101      	movs	r1, #1
 8000886:	fa01 f202 	lsl.w	r2, r1, r2
 800088a:	43d2      	mvns	r2, r2
 800088c:	4611      	mov	r1, r2
 800088e:	4a63      	ldr	r2, [pc, #396]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000890:	400b      	ands	r3, r1
 8000892:	6053      	str	r3, [r2, #4]
    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000894:	4b61      	ldr	r3, [pc, #388]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	7d3a      	ldrb	r2, [r7, #20]
 800089a:	2101      	movs	r1, #1
 800089c:	fa01 f202 	lsl.w	r2, r1, r2
 80008a0:	4611      	mov	r1, r2
 80008a2:	4a5e      	ldr	r2, [pc, #376]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008a4:	430b      	orrs	r3, r1
 80008a6:	6053      	str	r3, [r2, #4]
     break;
 80008a8:	e22a      	b.n	8000d00 <MGPIO_voidSetPAMode_CRH+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80008aa:	79bb      	ldrb	r3, [r7, #6]
 80008ac:	2b03      	cmp	r3, #3
 80008ae:	d12b      	bne.n	8000908 <MGPIO_voidSetPAMode_CRH+0x1b8>
    	{
    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 80008b0:	4b5a      	ldr	r3, [pc, #360]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	797a      	ldrb	r2, [r7, #5]
 80008b6:	2101      	movs	r1, #1
 80008b8:	fa01 f202 	lsl.w	r2, r1, r2
 80008bc:	4611      	mov	r1, r2
 80008be:	4a57      	ldr	r2, [pc, #348]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008c0:	430b      	orrs	r3, r1
 80008c2:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 80008c4:	4b55      	ldr	r3, [pc, #340]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	793a      	ldrb	r2, [r7, #4]
 80008ca:	2101      	movs	r1, #1
 80008cc:	fa01 f202 	lsl.w	r2, r1, r2
 80008d0:	43d2      	mvns	r2, r2
 80008d2:	4611      	mov	r1, r2
 80008d4:	4a51      	ldr	r2, [pc, #324]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008d6:	400b      	ands	r3, r1
 80008d8:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 80008da:	4b50      	ldr	r3, [pc, #320]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	7c3a      	ldrb	r2, [r7, #16]
 80008e0:	2101      	movs	r1, #1
 80008e2:	fa01 f202 	lsl.w	r2, r1, r2
 80008e6:	43d2      	mvns	r2, r2
 80008e8:	4611      	mov	r1, r2
 80008ea:	4a4c      	ldr	r2, [pc, #304]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008ec:	400b      	ands	r3, r1
 80008ee:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 80008f0:	4b4a      	ldr	r3, [pc, #296]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	7d3a      	ldrb	r2, [r7, #20]
 80008f6:	2101      	movs	r1, #1
 80008f8:	fa01 f202 	lsl.w	r2, r1, r2
 80008fc:	43d2      	mvns	r2, r2
 80008fe:	4611      	mov	r1, r2
 8000900:	4a46      	ldr	r2, [pc, #280]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000902:	400b      	ands	r3, r1
 8000904:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);


    	}

    break;
 8000906:	e1fd      	b.n	8000d04 <MGPIO_voidSetPAMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8000908:	79bb      	ldrb	r3, [r7, #6]
 800090a:	2b04      	cmp	r3, #4
 800090c:	d12a      	bne.n	8000964 <MGPIO_voidSetPAMode_CRH+0x214>
    		SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 800090e:	4b43      	ldr	r3, [pc, #268]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	797a      	ldrb	r2, [r7, #5]
 8000914:	2101      	movs	r1, #1
 8000916:	fa01 f202 	lsl.w	r2, r1, r2
 800091a:	4611      	mov	r1, r2
 800091c:	4a3f      	ldr	r2, [pc, #252]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 800091e:	430b      	orrs	r3, r1
 8000920:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000922:	4b3e      	ldr	r3, [pc, #248]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	793a      	ldrb	r2, [r7, #4]
 8000928:	2101      	movs	r1, #1
 800092a:	fa01 f202 	lsl.w	r2, r1, r2
 800092e:	43d2      	mvns	r2, r2
 8000930:	4611      	mov	r1, r2
 8000932:	4a3a      	ldr	r2, [pc, #232]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000934:	400b      	ands	r3, r1
 8000936:	6053      	str	r3, [r2, #4]
    		SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000938:	4b38      	ldr	r3, [pc, #224]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	7c3a      	ldrb	r2, [r7, #16]
 800093e:	2101      	movs	r1, #1
 8000940:	fa01 f202 	lsl.w	r2, r1, r2
 8000944:	4611      	mov	r1, r2
 8000946:	4a35      	ldr	r2, [pc, #212]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000948:	430b      	orrs	r3, r1
 800094a:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 800094c:	4b33      	ldr	r3, [pc, #204]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	7d3a      	ldrb	r2, [r7, #20]
 8000952:	2101      	movs	r1, #1
 8000954:	fa01 f202 	lsl.w	r2, r1, r2
 8000958:	43d2      	mvns	r2, r2
 800095a:	4611      	mov	r1, r2
 800095c:	4a2f      	ldr	r2, [pc, #188]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 800095e:	400b      	ands	r3, r1
 8000960:	6053      	str	r3, [r2, #4]
    break;
 8000962:	e1cf      	b.n	8000d04 <MGPIO_voidSetPAMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8000964:	79bb      	ldrb	r3, [r7, #6]
 8000966:	2b05      	cmp	r3, #5
 8000968:	d12a      	bne.n	80009c0 <MGPIO_voidSetPAMode_CRH+0x270>
    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 800096a:	4b2c      	ldr	r3, [pc, #176]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	797a      	ldrb	r2, [r7, #5]
 8000970:	2101      	movs	r1, #1
 8000972:	fa01 f202 	lsl.w	r2, r1, r2
 8000976:	4611      	mov	r1, r2
 8000978:	4a28      	ldr	r2, [pc, #160]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 800097a:	430b      	orrs	r3, r1
 800097c:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 800097e:	4b27      	ldr	r3, [pc, #156]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	793a      	ldrb	r2, [r7, #4]
 8000984:	2101      	movs	r1, #1
 8000986:	fa01 f202 	lsl.w	r2, r1, r2
 800098a:	43d2      	mvns	r2, r2
 800098c:	4611      	mov	r1, r2
 800098e:	4a23      	ldr	r2, [pc, #140]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000990:	400b      	ands	r3, r1
 8000992:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000994:	4b21      	ldr	r3, [pc, #132]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000996:	685b      	ldr	r3, [r3, #4]
 8000998:	7c3a      	ldrb	r2, [r7, #16]
 800099a:	2101      	movs	r1, #1
 800099c:	fa01 f202 	lsl.w	r2, r1, r2
 80009a0:	43d2      	mvns	r2, r2
 80009a2:	4611      	mov	r1, r2
 80009a4:	4a1d      	ldr	r2, [pc, #116]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009a6:	400b      	ands	r3, r1
 80009a8:	6053      	str	r3, [r2, #4]
    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 80009aa:	4b1c      	ldr	r3, [pc, #112]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009ac:	685b      	ldr	r3, [r3, #4]
 80009ae:	7d3a      	ldrb	r2, [r7, #20]
 80009b0:	2101      	movs	r1, #1
 80009b2:	fa01 f202 	lsl.w	r2, r1, r2
 80009b6:	4611      	mov	r1, r2
 80009b8:	4a18      	ldr	r2, [pc, #96]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009ba:	430b      	orrs	r3, r1
 80009bc:	6053      	str	r3, [r2, #4]
    break;
 80009be:	e1a1      	b.n	8000d04 <MGPIO_voidSetPAMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 80009c0:	79bb      	ldrb	r3, [r7, #6]
 80009c2:	2b06      	cmp	r3, #6
 80009c4:	f040 819e 	bne.w	8000d04 <MGPIO_voidSetPAMode_CRH+0x5b4>
    		  SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 80009c8:	4b14      	ldr	r3, [pc, #80]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	797a      	ldrb	r2, [r7, #5]
 80009ce:	2101      	movs	r1, #1
 80009d0:	fa01 f202 	lsl.w	r2, r1, r2
 80009d4:	4611      	mov	r1, r2
 80009d6:	4a11      	ldr	r2, [pc, #68]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009d8:	430b      	orrs	r3, r1
 80009da:	6053      	str	r3, [r2, #4]
    		  CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 80009dc:	4b0f      	ldr	r3, [pc, #60]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009de:	685b      	ldr	r3, [r3, #4]
 80009e0:	793a      	ldrb	r2, [r7, #4]
 80009e2:	2101      	movs	r1, #1
 80009e4:	fa01 f202 	lsl.w	r2, r1, r2
 80009e8:	43d2      	mvns	r2, r2
 80009ea:	4611      	mov	r1, r2
 80009ec:	4a0b      	ldr	r2, [pc, #44]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009ee:	400b      	ands	r3, r1
 80009f0:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 80009f2:	4b0a      	ldr	r3, [pc, #40]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	7c3a      	ldrb	r2, [r7, #16]
 80009f8:	2101      	movs	r1, #1
 80009fa:	fa01 f202 	lsl.w	r2, r1, r2
 80009fe:	4611      	mov	r1, r2
 8000a00:	4a06      	ldr	r2, [pc, #24]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a02:	430b      	orrs	r3, r1
 8000a04:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000a06:	4b05      	ldr	r3, [pc, #20]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a08:	685b      	ldr	r3, [r3, #4]
 8000a0a:	7d3a      	ldrb	r2, [r7, #20]
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	fa01 f202 	lsl.w	r2, r1, r2
 8000a12:	4611      	mov	r1, r2
 8000a14:	4a01      	ldr	r2, [pc, #4]	; (8000a1c <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a16:	430b      	orrs	r3, r1
 8000a18:	6053      	str	r3, [r2, #4]
    break;
 8000a1a:	e173      	b.n	8000d04 <MGPIO_voidSetPAMode_CRH+0x5b4>
 8000a1c:	40010800 	.word	0x40010800
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8000a20:	79bb      	ldrb	r3, [r7, #6]
 8000a22:	2b03      	cmp	r3, #3
 8000a24:	d12b      	bne.n	8000a7e <MGPIO_voidSetPAMode_CRH+0x32e>
    	    	{

    	            CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000a26:	4b9f      	ldr	r3, [pc, #636]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000a28:	685b      	ldr	r3, [r3, #4]
 8000a2a:	797a      	ldrb	r2, [r7, #5]
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	fa01 f202 	lsl.w	r2, r1, r2
 8000a32:	43d2      	mvns	r2, r2
 8000a34:	4611      	mov	r1, r2
 8000a36:	4a9b      	ldr	r2, [pc, #620]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000a38:	400b      	ands	r3, r1
 8000a3a:	6053      	str	r3, [r2, #4]
    	            SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000a3c:	4b99      	ldr	r3, [pc, #612]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000a3e:	685b      	ldr	r3, [r3, #4]
 8000a40:	793a      	ldrb	r2, [r7, #4]
 8000a42:	2101      	movs	r1, #1
 8000a44:	fa01 f202 	lsl.w	r2, r1, r2
 8000a48:	4611      	mov	r1, r2
 8000a4a:	4a96      	ldr	r2, [pc, #600]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000a4c:	430b      	orrs	r3, r1
 8000a4e:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000a50:	4b94      	ldr	r3, [pc, #592]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	7c3a      	ldrb	r2, [r7, #16]
 8000a56:	2101      	movs	r1, #1
 8000a58:	fa01 f202 	lsl.w	r2, r1, r2
 8000a5c:	43d2      	mvns	r2, r2
 8000a5e:	4611      	mov	r1, r2
 8000a60:	4a90      	ldr	r2, [pc, #576]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000a62:	400b      	ands	r3, r1
 8000a64:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000a66:	4b8f      	ldr	r3, [pc, #572]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	7d3a      	ldrb	r2, [r7, #20]
 8000a6c:	2101      	movs	r1, #1
 8000a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8000a72:	43d2      	mvns	r2, r2
 8000a74:	4611      	mov	r1, r2
 8000a76:	4a8b      	ldr	r2, [pc, #556]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000a78:	400b      	ands	r3, r1
 8000a7a:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
    	    	}


     break;
 8000a7c:	e144      	b.n	8000d08 <MGPIO_voidSetPAMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8000a7e:	79bb      	ldrb	r3, [r7, #6]
 8000a80:	2b04      	cmp	r3, #4
 8000a82:	d12a      	bne.n	8000ada <MGPIO_voidSetPAMode_CRH+0x38a>
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000a84:	4b87      	ldr	r3, [pc, #540]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	797a      	ldrb	r2, [r7, #5]
 8000a8a:	2101      	movs	r1, #1
 8000a8c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a90:	43d2      	mvns	r2, r2
 8000a92:	4611      	mov	r1, r2
 8000a94:	4a83      	ldr	r2, [pc, #524]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000a96:	400b      	ands	r3, r1
 8000a98:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000a9a:	4b82      	ldr	r3, [pc, #520]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	793a      	ldrb	r2, [r7, #4]
 8000aa0:	2101      	movs	r1, #1
 8000aa2:	fa01 f202 	lsl.w	r2, r1, r2
 8000aa6:	4611      	mov	r1, r2
 8000aa8:	4a7e      	ldr	r2, [pc, #504]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000aaa:	430b      	orrs	r3, r1
 8000aac:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000aae:	4b7d      	ldr	r3, [pc, #500]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	7c3a      	ldrb	r2, [r7, #16]
 8000ab4:	2101      	movs	r1, #1
 8000ab6:	fa01 f202 	lsl.w	r2, r1, r2
 8000aba:	4611      	mov	r1, r2
 8000abc:	4a79      	ldr	r2, [pc, #484]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000abe:	430b      	orrs	r3, r1
 8000ac0:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000ac2:	4b78      	ldr	r3, [pc, #480]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	7d3a      	ldrb	r2, [r7, #20]
 8000ac8:	2101      	movs	r1, #1
 8000aca:	fa01 f202 	lsl.w	r2, r1, r2
 8000ace:	43d2      	mvns	r2, r2
 8000ad0:	4611      	mov	r1, r2
 8000ad2:	4a74      	ldr	r2, [pc, #464]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000ad4:	400b      	ands	r3, r1
 8000ad6:	6053      	str	r3, [r2, #4]
     break;
 8000ad8:	e116      	b.n	8000d08 <MGPIO_voidSetPAMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8000ada:	79bb      	ldrb	r3, [r7, #6]
 8000adc:	2b05      	cmp	r3, #5
 8000ade:	d12a      	bne.n	8000b36 <MGPIO_voidSetPAMode_CRH+0x3e6>
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000ae0:	4b70      	ldr	r3, [pc, #448]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	797a      	ldrb	r2, [r7, #5]
 8000ae6:	2101      	movs	r1, #1
 8000ae8:	fa01 f202 	lsl.w	r2, r1, r2
 8000aec:	43d2      	mvns	r2, r2
 8000aee:	4611      	mov	r1, r2
 8000af0:	4a6c      	ldr	r2, [pc, #432]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000af2:	400b      	ands	r3, r1
 8000af4:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000af6:	4b6b      	ldr	r3, [pc, #428]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	793a      	ldrb	r2, [r7, #4]
 8000afc:	2101      	movs	r1, #1
 8000afe:	fa01 f202 	lsl.w	r2, r1, r2
 8000b02:	4611      	mov	r1, r2
 8000b04:	4a67      	ldr	r2, [pc, #412]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b06:	430b      	orrs	r3, r1
 8000b08:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000b0a:	4b66      	ldr	r3, [pc, #408]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	7c3a      	ldrb	r2, [r7, #16]
 8000b10:	2101      	movs	r1, #1
 8000b12:	fa01 f202 	lsl.w	r2, r1, r2
 8000b16:	43d2      	mvns	r2, r2
 8000b18:	4611      	mov	r1, r2
 8000b1a:	4a62      	ldr	r2, [pc, #392]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b1c:	400b      	ands	r3, r1
 8000b1e:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000b20:	4b60      	ldr	r3, [pc, #384]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	7d3a      	ldrb	r2, [r7, #20]
 8000b26:	2101      	movs	r1, #1
 8000b28:	fa01 f202 	lsl.w	r2, r1, r2
 8000b2c:	4611      	mov	r1, r2
 8000b2e:	4a5d      	ldr	r2, [pc, #372]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b30:	430b      	orrs	r3, r1
 8000b32:	6053      	str	r3, [r2, #4]
     break;
 8000b34:	e0e8      	b.n	8000d08 <MGPIO_voidSetPAMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8000b36:	79bb      	ldrb	r3, [r7, #6]
 8000b38:	2b06      	cmp	r3, #6
 8000b3a:	f040 80e5 	bne.w	8000d08 <MGPIO_voidSetPAMode_CRH+0x5b8>
    	    		CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000b3e:	4b59      	ldr	r3, [pc, #356]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	797a      	ldrb	r2, [r7, #5]
 8000b44:	2101      	movs	r1, #1
 8000b46:	fa01 f202 	lsl.w	r2, r1, r2
 8000b4a:	43d2      	mvns	r2, r2
 8000b4c:	4611      	mov	r1, r2
 8000b4e:	4a55      	ldr	r2, [pc, #340]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b50:	400b      	ands	r3, r1
 8000b52:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000b54:	4b53      	ldr	r3, [pc, #332]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	793a      	ldrb	r2, [r7, #4]
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	fa01 f202 	lsl.w	r2, r1, r2
 8000b60:	4611      	mov	r1, r2
 8000b62:	4a50      	ldr	r2, [pc, #320]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b64:	430b      	orrs	r3, r1
 8000b66:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000b68:	4b4e      	ldr	r3, [pc, #312]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	7c3a      	ldrb	r2, [r7, #16]
 8000b6e:	2101      	movs	r1, #1
 8000b70:	fa01 f202 	lsl.w	r2, r1, r2
 8000b74:	4611      	mov	r1, r2
 8000b76:	4a4b      	ldr	r2, [pc, #300]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b78:	430b      	orrs	r3, r1
 8000b7a:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000b7c:	4b49      	ldr	r3, [pc, #292]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	7d3a      	ldrb	r2, [r7, #20]
 8000b82:	2101      	movs	r1, #1
 8000b84:	fa01 f202 	lsl.w	r2, r1, r2
 8000b88:	4611      	mov	r1, r2
 8000b8a:	4a46      	ldr	r2, [pc, #280]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b8c:	430b      	orrs	r3, r1
 8000b8e:	6053      	str	r3, [r2, #4]
     break;
 8000b90:	e0ba      	b.n	8000d08 <MGPIO_voidSetPAMode_CRH+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8000b92:	79bb      	ldrb	r3, [r7, #6]
 8000b94:	2b03      	cmp	r3, #3
 8000b96:	d12a      	bne.n	8000bee <MGPIO_voidSetPAMode_CRH+0x49e>
    	    	{
    		      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000b98:	4b42      	ldr	r3, [pc, #264]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	797a      	ldrb	r2, [r7, #5]
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ba4:	4611      	mov	r1, r2
 8000ba6:	4a3f      	ldr	r2, [pc, #252]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000ba8:	430b      	orrs	r3, r1
 8000baa:	6053      	str	r3, [r2, #4]
    		      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000bac:	4b3d      	ldr	r3, [pc, #244]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	793a      	ldrb	r2, [r7, #4]
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	fa01 f202 	lsl.w	r2, r1, r2
 8000bb8:	4611      	mov	r1, r2
 8000bba:	4a3a      	ldr	r2, [pc, #232]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000bbc:	430b      	orrs	r3, r1
 8000bbe:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000bc0:	4b38      	ldr	r3, [pc, #224]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	7c3a      	ldrb	r2, [r7, #16]
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	fa01 f202 	lsl.w	r2, r1, r2
 8000bcc:	43d2      	mvns	r2, r2
 8000bce:	4611      	mov	r1, r2
 8000bd0:	4a34      	ldr	r2, [pc, #208]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000bd2:	400b      	ands	r3, r1
 8000bd4:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000bd6:	4b33      	ldr	r3, [pc, #204]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	7d3a      	ldrb	r2, [r7, #20]
 8000bdc:	2101      	movs	r1, #1
 8000bde:	fa01 f202 	lsl.w	r2, r1, r2
 8000be2:	43d2      	mvns	r2, r2
 8000be4:	4611      	mov	r1, r2
 8000be6:	4a2f      	ldr	r2, [pc, #188]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000be8:	400b      	ands	r3, r1
 8000bea:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
    	    	}

     break;
 8000bec:	e08e      	b.n	8000d0c <MGPIO_voidSetPAMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8000bee:	79bb      	ldrb	r3, [r7, #6]
 8000bf0:	2b04      	cmp	r3, #4
 8000bf2:	d129      	bne.n	8000c48 <MGPIO_voidSetPAMode_CRH+0x4f8>
    	    		   SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000bf4:	4b2b      	ldr	r3, [pc, #172]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	797a      	ldrb	r2, [r7, #5]
 8000bfa:	2101      	movs	r1, #1
 8000bfc:	fa01 f202 	lsl.w	r2, r1, r2
 8000c00:	4611      	mov	r1, r2
 8000c02:	4a28      	ldr	r2, [pc, #160]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c04:	430b      	orrs	r3, r1
 8000c06:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000c08:	4b26      	ldr	r3, [pc, #152]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	793a      	ldrb	r2, [r7, #4]
 8000c0e:	2101      	movs	r1, #1
 8000c10:	fa01 f202 	lsl.w	r2, r1, r2
 8000c14:	4611      	mov	r1, r2
 8000c16:	4a23      	ldr	r2, [pc, #140]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c18:	430b      	orrs	r3, r1
 8000c1a:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000c1c:	4b21      	ldr	r3, [pc, #132]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	7c3a      	ldrb	r2, [r7, #16]
 8000c22:	2101      	movs	r1, #1
 8000c24:	fa01 f202 	lsl.w	r2, r1, r2
 8000c28:	4611      	mov	r1, r2
 8000c2a:	4a1e      	ldr	r2, [pc, #120]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c2c:	430b      	orrs	r3, r1
 8000c2e:	6053      	str	r3, [r2, #4]
    	    		   CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000c30:	4b1c      	ldr	r3, [pc, #112]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	7d3a      	ldrb	r2, [r7, #20]
 8000c36:	2101      	movs	r1, #1
 8000c38:	fa01 f202 	lsl.w	r2, r1, r2
 8000c3c:	43d2      	mvns	r2, r2
 8000c3e:	4611      	mov	r1, r2
 8000c40:	4a18      	ldr	r2, [pc, #96]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c42:	400b      	ands	r3, r1
 8000c44:	6053      	str	r3, [r2, #4]
     break;
 8000c46:	e061      	b.n	8000d0c <MGPIO_voidSetPAMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8000c48:	79bb      	ldrb	r3, [r7, #6]
 8000c4a:	2b05      	cmp	r3, #5
 8000c4c:	d12c      	bne.n	8000ca8 <MGPIO_voidSetPAMode_CRH+0x558>
    	    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000c4e:	4b15      	ldr	r3, [pc, #84]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	797a      	ldrb	r2, [r7, #5]
 8000c54:	2101      	movs	r1, #1
 8000c56:	fa01 f202 	lsl.w	r2, r1, r2
 8000c5a:	4611      	mov	r1, r2
 8000c5c:	4a11      	ldr	r2, [pc, #68]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c5e:	430b      	orrs	r3, r1
 8000c60:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000c62:	4b10      	ldr	r3, [pc, #64]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	793a      	ldrb	r2, [r7, #4]
 8000c68:	2101      	movs	r1, #1
 8000c6a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c6e:	4611      	mov	r1, r2
 8000c70:	4a0c      	ldr	r2, [pc, #48]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c72:	430b      	orrs	r3, r1
 8000c74:	6053      	str	r3, [r2, #4]
    	    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000c76:	4b0b      	ldr	r3, [pc, #44]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	7c3a      	ldrb	r2, [r7, #16]
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c82:	43d2      	mvns	r2, r2
 8000c84:	4611      	mov	r1, r2
 8000c86:	4a07      	ldr	r2, [pc, #28]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c88:	400b      	ands	r3, r1
 8000c8a:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000c8c:	4b05      	ldr	r3, [pc, #20]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	7d3a      	ldrb	r2, [r7, #20]
 8000c92:	2101      	movs	r1, #1
 8000c94:	fa01 f202 	lsl.w	r2, r1, r2
 8000c98:	4611      	mov	r1, r2
 8000c9a:	4a02      	ldr	r2, [pc, #8]	; (8000ca4 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c9c:	430b      	orrs	r3, r1
 8000c9e:	6053      	str	r3, [r2, #4]
     break;
 8000ca0:	e034      	b.n	8000d0c <MGPIO_voidSetPAMode_CRH+0x5bc>
 8000ca2:	bf00      	nop
 8000ca4:	40010800 	.word	0x40010800
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8000ca8:	79bb      	ldrb	r3, [r7, #6]
 8000caa:	2b06      	cmp	r3, #6
 8000cac:	d12e      	bne.n	8000d0c <MGPIO_voidSetPAMode_CRH+0x5bc>
    	    		SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000cae:	4b1a      	ldr	r3, [pc, #104]	; (8000d18 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	797a      	ldrb	r2, [r7, #5]
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	fa01 f202 	lsl.w	r2, r1, r2
 8000cba:	4611      	mov	r1, r2
 8000cbc:	4a16      	ldr	r2, [pc, #88]	; (8000d18 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000cbe:	430b      	orrs	r3, r1
 8000cc0:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000cc2:	4b15      	ldr	r3, [pc, #84]	; (8000d18 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	793a      	ldrb	r2, [r7, #4]
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fa01 f202 	lsl.w	r2, r1, r2
 8000cce:	4611      	mov	r1, r2
 8000cd0:	4a11      	ldr	r2, [pc, #68]	; (8000d18 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000cd2:	430b      	orrs	r3, r1
 8000cd4:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000cd6:	4b10      	ldr	r3, [pc, #64]	; (8000d18 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	7c3a      	ldrb	r2, [r7, #16]
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fa01 f202 	lsl.w	r2, r1, r2
 8000ce2:	4611      	mov	r1, r2
 8000ce4:	4a0c      	ldr	r2, [pc, #48]	; (8000d18 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000ce6:	430b      	orrs	r3, r1
 8000ce8:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000cea:	4b0b      	ldr	r3, [pc, #44]	; (8000d18 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	7d3a      	ldrb	r2, [r7, #20]
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fa01 f202 	lsl.w	r2, r1, r2
 8000cf6:	4611      	mov	r1, r2
 8000cf8:	4a07      	ldr	r2, [pc, #28]	; (8000d18 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000cfa:	430b      	orrs	r3, r1
 8000cfc:	6053      	str	r3, [r2, #4]
     break;
 8000cfe:	e005      	b.n	8000d0c <MGPIO_voidSetPAMode_CRH+0x5bc>
     break;
 8000d00:	bf00      	nop
 8000d02:	e004      	b.n	8000d0e <MGPIO_voidSetPAMode_CRH+0x5be>
    break;
 8000d04:	bf00      	nop
 8000d06:	e002      	b.n	8000d0e <MGPIO_voidSetPAMode_CRH+0x5be>
     break;
 8000d08:	bf00      	nop
 8000d0a:	e000      	b.n	8000d0e <MGPIO_voidSetPAMode_CRH+0x5be>
     break;
 8000d0c:	bf00      	nop
  }

}
 8000d0e:	bf00      	nop
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bc90      	pop	{r4, r7}
 8000d16:	4770      	bx	lr
 8000d18:	40010800 	.word	0x40010800

08000d1c <MGPIO_voidSetPApinDirection>:

static void MGPIO_voidSetPApinDirection(PIN_T MGPIO_pinPINID,MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af02      	add	r7, sp, #8
 8000d22:	4603      	mov	r3, r0
 8000d24:	71fb      	strb	r3, [r7, #7]
 8000d26:	460b      	mov	r3, r1
 8000d28:	71bb      	strb	r3, [r7, #6]
 8000d2a:	4613      	mov	r3, r2
 8000d2c:	717b      	strb	r3, [r7, #5]
  switch (MGPIO_pinPINID)
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	2b0f      	cmp	r3, #15
 8000d32:	f200 80d3 	bhi.w	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
 8000d36:	a201      	add	r2, pc, #4	; (adr r2, 8000d3c <MGPIO_voidSetPApinDirection+0x20>)
 8000d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d3c:	08000d7d 	.word	0x08000d7d
 8000d40:	08000d93 	.word	0x08000d93
 8000d44:	08000da9 	.word	0x08000da9
 8000d48:	08000dbf 	.word	0x08000dbf
 8000d4c:	08000dd5 	.word	0x08000dd5
 8000d50:	08000deb 	.word	0x08000deb
 8000d54:	08000e01 	.word	0x08000e01
 8000d58:	08000e17 	.word	0x08000e17
 8000d5c:	08000e2d 	.word	0x08000e2d
 8000d60:	08000e43 	.word	0x08000e43
 8000d64:	08000e59 	.word	0x08000e59
 8000d68:	08000e6f 	.word	0x08000e6f
 8000d6c:	08000e85 	.word	0x08000e85
 8000d70:	08000e9b 	.word	0x08000e9b
 8000d74:	08000eb1 	.word	0x08000eb1
 8000d78:	08000ec7 	.word	0x08000ec7
  {
    case PIN0 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE0_0_CRL,MODE0_1_CRL,CNF0_0_CRL,CNF0_1_CRL);
 8000d7c:	7979      	ldrb	r1, [r7, #5]
 8000d7e:	79b8      	ldrb	r0, [r7, #6]
 8000d80:	2303      	movs	r3, #3
 8000d82:	9301      	str	r3, [sp, #4]
 8000d84:	2302      	movs	r3, #2
 8000d86:	9300      	str	r3, [sp, #0]
 8000d88:	2301      	movs	r3, #1
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	f7ff f9fa 	bl	8000184 <MGPIO_voidSetPAMode_CRL>
          break;
 8000d90:	e0a4      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN1 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE1_0_CRL,MODE1_1_CRL,CNF1_0_CRL,CNF1_1_CRL);
 8000d92:	7979      	ldrb	r1, [r7, #5]
 8000d94:	79b8      	ldrb	r0, [r7, #6]
 8000d96:	2307      	movs	r3, #7
 8000d98:	9301      	str	r3, [sp, #4]
 8000d9a:	2306      	movs	r3, #6
 8000d9c:	9300      	str	r3, [sp, #0]
 8000d9e:	2305      	movs	r3, #5
 8000da0:	2204      	movs	r2, #4
 8000da2:	f7ff f9ef 	bl	8000184 <MGPIO_voidSetPAMode_CRL>
            break;
 8000da6:	e099      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN2 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE2_0_CRL,MODE2_1_CRL,CNF2_0_CRL,CNF2_1_CRL);
 8000da8:	7979      	ldrb	r1, [r7, #5]
 8000daa:	79b8      	ldrb	r0, [r7, #6]
 8000dac:	230b      	movs	r3, #11
 8000dae:	9301      	str	r3, [sp, #4]
 8000db0:	230a      	movs	r3, #10
 8000db2:	9300      	str	r3, [sp, #0]
 8000db4:	2309      	movs	r3, #9
 8000db6:	2208      	movs	r2, #8
 8000db8:	f7ff f9e4 	bl	8000184 <MGPIO_voidSetPAMode_CRL>
            break;
 8000dbc:	e08e      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN3 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE3_0_CRL,MODE3_1_CRL,CNF3_0_CRL,CNF3_1_CRL);
 8000dbe:	7979      	ldrb	r1, [r7, #5]
 8000dc0:	79b8      	ldrb	r0, [r7, #6]
 8000dc2:	230f      	movs	r3, #15
 8000dc4:	9301      	str	r3, [sp, #4]
 8000dc6:	230e      	movs	r3, #14
 8000dc8:	9300      	str	r3, [sp, #0]
 8000dca:	230d      	movs	r3, #13
 8000dcc:	220c      	movs	r2, #12
 8000dce:	f7ff f9d9 	bl	8000184 <MGPIO_voidSetPAMode_CRL>
            break;
 8000dd2:	e083      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN4 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE4_0_CRL,MODE4_1_CRL,CNF4_0_CRL,CNF4_1_CRL);
 8000dd4:	7979      	ldrb	r1, [r7, #5]
 8000dd6:	79b8      	ldrb	r0, [r7, #6]
 8000dd8:	2313      	movs	r3, #19
 8000dda:	9301      	str	r3, [sp, #4]
 8000ddc:	2312      	movs	r3, #18
 8000dde:	9300      	str	r3, [sp, #0]
 8000de0:	2311      	movs	r3, #17
 8000de2:	2210      	movs	r2, #16
 8000de4:	f7ff f9ce 	bl	8000184 <MGPIO_voidSetPAMode_CRL>
          break;
 8000de8:	e078      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN5 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE5_0_CRL,MODE5_1_CRL,CNF5_0_CRL,CNF5_1_CRL);
 8000dea:	7979      	ldrb	r1, [r7, #5]
 8000dec:	79b8      	ldrb	r0, [r7, #6]
 8000dee:	2317      	movs	r3, #23
 8000df0:	9301      	str	r3, [sp, #4]
 8000df2:	2316      	movs	r3, #22
 8000df4:	9300      	str	r3, [sp, #0]
 8000df6:	2315      	movs	r3, #21
 8000df8:	2214      	movs	r2, #20
 8000dfa:	f7ff f9c3 	bl	8000184 <MGPIO_voidSetPAMode_CRL>
          break;
 8000dfe:	e06d      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN6 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE6_0_CRL,MODE6_1_CRL,CNF6_0_CRL,CNF6_1_CRL);
 8000e00:	7979      	ldrb	r1, [r7, #5]
 8000e02:	79b8      	ldrb	r0, [r7, #6]
 8000e04:	231b      	movs	r3, #27
 8000e06:	9301      	str	r3, [sp, #4]
 8000e08:	231a      	movs	r3, #26
 8000e0a:	9300      	str	r3, [sp, #0]
 8000e0c:	2319      	movs	r3, #25
 8000e0e:	2218      	movs	r2, #24
 8000e10:	f7ff f9b8 	bl	8000184 <MGPIO_voidSetPAMode_CRL>
          break;
 8000e14:	e062      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN7 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE7_0_CRL,MODE7_1_CRL,CNF7_0_CRL,CNF7_1_CRL);
 8000e16:	7979      	ldrb	r1, [r7, #5]
 8000e18:	79b8      	ldrb	r0, [r7, #6]
 8000e1a:	231f      	movs	r3, #31
 8000e1c:	9301      	str	r3, [sp, #4]
 8000e1e:	231e      	movs	r3, #30
 8000e20:	9300      	str	r3, [sp, #0]
 8000e22:	231d      	movs	r3, #29
 8000e24:	221c      	movs	r2, #28
 8000e26:	f7ff f9ad 	bl	8000184 <MGPIO_voidSetPAMode_CRL>
          break;
 8000e2a:	e057      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN8 :
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE8_0_CRH,MODE8_1_CRH,CNF8_0_CRH,CNF8_1_CRH);
 8000e2c:	7979      	ldrb	r1, [r7, #5]
 8000e2e:	79b8      	ldrb	r0, [r7, #6]
 8000e30:	2303      	movs	r3, #3
 8000e32:	9301      	str	r3, [sp, #4]
 8000e34:	2302      	movs	r3, #2
 8000e36:	9300      	str	r3, [sp, #0]
 8000e38:	2301      	movs	r3, #1
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f7ff fc88 	bl	8000750 <MGPIO_voidSetPAMode_CRH>
          break;
 8000e40:	e04c      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN9 :
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE9_0_CRH,MODE9_1_CRH,CNF9_0_CRH,CNF9_1_CRH);
 8000e42:	7979      	ldrb	r1, [r7, #5]
 8000e44:	79b8      	ldrb	r0, [r7, #6]
 8000e46:	2307      	movs	r3, #7
 8000e48:	9301      	str	r3, [sp, #4]
 8000e4a:	2306      	movs	r3, #6
 8000e4c:	9300      	str	r3, [sp, #0]
 8000e4e:	2305      	movs	r3, #5
 8000e50:	2204      	movs	r2, #4
 8000e52:	f7ff fc7d 	bl	8000750 <MGPIO_voidSetPAMode_CRH>
          break;
 8000e56:	e041      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN10:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE10_0_CRH,MODE10_1_CRH,CNF10_0_CRH,CNF10_1_CRH);
 8000e58:	7979      	ldrb	r1, [r7, #5]
 8000e5a:	79b8      	ldrb	r0, [r7, #6]
 8000e5c:	230b      	movs	r3, #11
 8000e5e:	9301      	str	r3, [sp, #4]
 8000e60:	230a      	movs	r3, #10
 8000e62:	9300      	str	r3, [sp, #0]
 8000e64:	2309      	movs	r3, #9
 8000e66:	2208      	movs	r2, #8
 8000e68:	f7ff fc72 	bl	8000750 <MGPIO_voidSetPAMode_CRH>
            break;
 8000e6c:	e036      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN11:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE11_0_CRH,MODE11_1_CRH,CNF11_0_CRH,CNF11_1_CRH);
 8000e6e:	7979      	ldrb	r1, [r7, #5]
 8000e70:	79b8      	ldrb	r0, [r7, #6]
 8000e72:	230f      	movs	r3, #15
 8000e74:	9301      	str	r3, [sp, #4]
 8000e76:	230e      	movs	r3, #14
 8000e78:	9300      	str	r3, [sp, #0]
 8000e7a:	230d      	movs	r3, #13
 8000e7c:	220c      	movs	r2, #12
 8000e7e:	f7ff fc67 	bl	8000750 <MGPIO_voidSetPAMode_CRH>
          break;
 8000e82:	e02b      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN12:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE12_0_CRH,MODE12_1_CRH,CNF12_0_CRH,CNF12_1_CRH);
 8000e84:	7979      	ldrb	r1, [r7, #5]
 8000e86:	79b8      	ldrb	r0, [r7, #6]
 8000e88:	2313      	movs	r3, #19
 8000e8a:	9301      	str	r3, [sp, #4]
 8000e8c:	2312      	movs	r3, #18
 8000e8e:	9300      	str	r3, [sp, #0]
 8000e90:	2311      	movs	r3, #17
 8000e92:	2210      	movs	r2, #16
 8000e94:	f7ff fc5c 	bl	8000750 <MGPIO_voidSetPAMode_CRH>
          break;
 8000e98:	e020      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN13:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE13_0_CRH,MODE13_1_CRH,CNF13_0_CRH,CNF13_1_CRH);
 8000e9a:	7979      	ldrb	r1, [r7, #5]
 8000e9c:	79b8      	ldrb	r0, [r7, #6]
 8000e9e:	2317      	movs	r3, #23
 8000ea0:	9301      	str	r3, [sp, #4]
 8000ea2:	2316      	movs	r3, #22
 8000ea4:	9300      	str	r3, [sp, #0]
 8000ea6:	2315      	movs	r3, #21
 8000ea8:	2214      	movs	r2, #20
 8000eaa:	f7ff fc51 	bl	8000750 <MGPIO_voidSetPAMode_CRH>
          break;
 8000eae:	e015      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN14:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE14_0_CRH,MODE14_1_CRH,CNF14_0_CRH,CNF14_1_CRH);
 8000eb0:	7979      	ldrb	r1, [r7, #5]
 8000eb2:	79b8      	ldrb	r0, [r7, #6]
 8000eb4:	231b      	movs	r3, #27
 8000eb6:	9301      	str	r3, [sp, #4]
 8000eb8:	231a      	movs	r3, #26
 8000eba:	9300      	str	r3, [sp, #0]
 8000ebc:	2319      	movs	r3, #25
 8000ebe:	2218      	movs	r2, #24
 8000ec0:	f7ff fc46 	bl	8000750 <MGPIO_voidSetPAMode_CRH>
          break;
 8000ec4:	e00a      	b.n	8000edc <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN15:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE15_0_CRH,MODE15_1_CRH,CNF15_0_CRH,CNF15_1_CRH);
 8000ec6:	7979      	ldrb	r1, [r7, #5]
 8000ec8:	79b8      	ldrb	r0, [r7, #6]
 8000eca:	231f      	movs	r3, #31
 8000ecc:	9301      	str	r3, [sp, #4]
 8000ece:	231e      	movs	r3, #30
 8000ed0:	9300      	str	r3, [sp, #0]
 8000ed2:	231d      	movs	r3, #29
 8000ed4:	221c      	movs	r2, #28
 8000ed6:	f7ff fc3b 	bl	8000750 <MGPIO_voidSetPAMode_CRH>
          break;
 8000eda:	bf00      	nop

  }

}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <MGPIO_voidSetPBMode_CRL>:

//////////////////PORTB PIN direction////////////////////

static void MGPIO_voidSetPBMode_CRL(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRL_BITS MGPIO_ModeBit0,MGPIOX_CRL_BITS MGPIO_ModeBit1,MGPIOX_CRL_BITS MGPIO_ConfigBit0,MGPIOX_CRL_BITS MGPIO_ConfigBit1)
{
 8000ee4:	b490      	push	{r4, r7}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4604      	mov	r4, r0
 8000eec:	4608      	mov	r0, r1
 8000eee:	4611      	mov	r1, r2
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	4623      	mov	r3, r4
 8000ef4:	71fb      	strb	r3, [r7, #7]
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	71bb      	strb	r3, [r7, #6]
 8000efa:	460b      	mov	r3, r1
 8000efc:	717b      	strb	r3, [r7, #5]
 8000efe:	4613      	mov	r3, r2
 8000f00:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 8000f02:	79fb      	ldrb	r3, [r7, #7]
 8000f04:	2b03      	cmp	r3, #3
 8000f06:	f200 82cc 	bhi.w	80014a2 <MGPIO_voidSetPBMode_CRL+0x5be>
 8000f0a:	a201      	add	r2, pc, #4	; (adr r2, 8000f10 <MGPIO_voidSetPBMode_CRL+0x2c>)
 8000f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f10:	08000f21 	.word	0x08000f21
 8000f14:	0800103f 	.word	0x0800103f
 8000f18:	080011b5 	.word	0x080011b5
 8000f1c:	08001327 	.word	0x08001327
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 8000f20:	79bb      	ldrb	r3, [r7, #6]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d12c      	bne.n	8000f80 <MGPIO_voidSetPBMode_CRL+0x9c>
    	{
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8000f26:	4ba2      	ldr	r3, [pc, #648]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	797a      	ldrb	r2, [r7, #5]
 8000f2c:	2101      	movs	r1, #1
 8000f2e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f32:	43d2      	mvns	r2, r2
 8000f34:	4611      	mov	r1, r2
 8000f36:	4a9e      	ldr	r2, [pc, #632]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000f38:	400b      	ands	r3, r1
 8000f3a:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8000f3c:	4b9c      	ldr	r3, [pc, #624]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	793a      	ldrb	r2, [r7, #4]
 8000f42:	2101      	movs	r1, #1
 8000f44:	fa01 f202 	lsl.w	r2, r1, r2
 8000f48:	43d2      	mvns	r2, r2
 8000f4a:	4611      	mov	r1, r2
 8000f4c:	4a98      	ldr	r2, [pc, #608]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000f4e:	400b      	ands	r3, r1
 8000f50:	6013      	str	r3, [r2, #0]
             CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8000f52:	4b97      	ldr	r3, [pc, #604]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	7c3a      	ldrb	r2, [r7, #16]
 8000f58:	2101      	movs	r1, #1
 8000f5a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f5e:	43d2      	mvns	r2, r2
 8000f60:	4611      	mov	r1, r2
 8000f62:	4a93      	ldr	r2, [pc, #588]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000f64:	400b      	ands	r3, r1
 8000f66:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8000f68:	4b91      	ldr	r3, [pc, #580]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	7d3a      	ldrb	r2, [r7, #20]
 8000f6e:	2101      	movs	r1, #1
 8000f70:	fa01 f202 	lsl.w	r2, r1, r2
 8000f74:	43d2      	mvns	r2, r2
 8000f76:	4611      	mov	r1, r2
 8000f78:	4a8d      	ldr	r2, [pc, #564]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000f7a:	400b      	ands	r3, r1
 8000f7c:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
		}

     break;
 8000f7e:	e289      	b.n	8001494 <MGPIO_voidSetPBMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 8000f80:	79bb      	ldrb	r3, [r7, #6]
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d12b      	bne.n	8000fde <MGPIO_voidSetPBMode_CRL+0xfa>
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8000f86:	4b8a      	ldr	r3, [pc, #552]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	797a      	ldrb	r2, [r7, #5]
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f92:	43d2      	mvns	r2, r2
 8000f94:	4611      	mov	r1, r2
 8000f96:	4a86      	ldr	r2, [pc, #536]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000f98:	400b      	ands	r3, r1
 8000f9a:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8000f9c:	4b84      	ldr	r3, [pc, #528]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	793a      	ldrb	r2, [r7, #4]
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	fa01 f202 	lsl.w	r2, r1, r2
 8000fa8:	43d2      	mvns	r2, r2
 8000faa:	4611      	mov	r1, r2
 8000fac:	4a80      	ldr	r2, [pc, #512]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000fae:	400b      	ands	r3, r1
 8000fb0:	6013      	str	r3, [r2, #0]
    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8000fb2:	4b7f      	ldr	r3, [pc, #508]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	7c3a      	ldrb	r2, [r7, #16]
 8000fb8:	2101      	movs	r1, #1
 8000fba:	fa01 f202 	lsl.w	r2, r1, r2
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4a7b      	ldr	r2, [pc, #492]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000fc2:	430b      	orrs	r3, r1
 8000fc4:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8000fc6:	4b7a      	ldr	r3, [pc, #488]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	7d3a      	ldrb	r2, [r7, #20]
 8000fcc:	2101      	movs	r1, #1
 8000fce:	fa01 f202 	lsl.w	r2, r1, r2
 8000fd2:	43d2      	mvns	r2, r2
 8000fd4:	4611      	mov	r1, r2
 8000fd6:	4a76      	ldr	r2, [pc, #472]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000fd8:	400b      	ands	r3, r1
 8000fda:	6013      	str	r3, [r2, #0]
     break;
 8000fdc:	e25a      	b.n	8001494 <MGPIO_voidSetPBMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 8000fde:	79bb      	ldrb	r3, [r7, #6]
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	f040 8257 	bne.w	8001494 <MGPIO_voidSetPBMode_CRL+0x5b0>
    		CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8000fe6:	4b72      	ldr	r3, [pc, #456]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	797a      	ldrb	r2, [r7, #5]
 8000fec:	2101      	movs	r1, #1
 8000fee:	fa01 f202 	lsl.w	r2, r1, r2
 8000ff2:	43d2      	mvns	r2, r2
 8000ff4:	4611      	mov	r1, r2
 8000ff6:	4a6e      	ldr	r2, [pc, #440]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000ff8:	400b      	ands	r3, r1
 8000ffa:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8000ffc:	4b6c      	ldr	r3, [pc, #432]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	793a      	ldrb	r2, [r7, #4]
 8001002:	2101      	movs	r1, #1
 8001004:	fa01 f202 	lsl.w	r2, r1, r2
 8001008:	43d2      	mvns	r2, r2
 800100a:	4611      	mov	r1, r2
 800100c:	4a68      	ldr	r2, [pc, #416]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800100e:	400b      	ands	r3, r1
 8001010:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001012:	4b67      	ldr	r3, [pc, #412]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	7c3a      	ldrb	r2, [r7, #16]
 8001018:	2101      	movs	r1, #1
 800101a:	fa01 f202 	lsl.w	r2, r1, r2
 800101e:	43d2      	mvns	r2, r2
 8001020:	4611      	mov	r1, r2
 8001022:	4a63      	ldr	r2, [pc, #396]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001024:	400b      	ands	r3, r1
 8001026:	6013      	str	r3, [r2, #0]
    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001028:	4b61      	ldr	r3, [pc, #388]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	7d3a      	ldrb	r2, [r7, #20]
 800102e:	2101      	movs	r1, #1
 8001030:	fa01 f202 	lsl.w	r2, r1, r2
 8001034:	4611      	mov	r1, r2
 8001036:	4a5e      	ldr	r2, [pc, #376]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001038:	430b      	orrs	r3, r1
 800103a:	6013      	str	r3, [r2, #0]
     break;
 800103c:	e22a      	b.n	8001494 <MGPIO_voidSetPBMode_CRL+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 800103e:	79bb      	ldrb	r3, [r7, #6]
 8001040:	2b03      	cmp	r3, #3
 8001042:	d12b      	bne.n	800109c <MGPIO_voidSetPBMode_CRL+0x1b8>
    	{
    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001044:	4b5a      	ldr	r3, [pc, #360]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	797a      	ldrb	r2, [r7, #5]
 800104a:	2101      	movs	r1, #1
 800104c:	fa01 f202 	lsl.w	r2, r1, r2
 8001050:	4611      	mov	r1, r2
 8001052:	4a57      	ldr	r2, [pc, #348]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001054:	430b      	orrs	r3, r1
 8001056:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001058:	4b55      	ldr	r3, [pc, #340]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	793a      	ldrb	r2, [r7, #4]
 800105e:	2101      	movs	r1, #1
 8001060:	fa01 f202 	lsl.w	r2, r1, r2
 8001064:	43d2      	mvns	r2, r2
 8001066:	4611      	mov	r1, r2
 8001068:	4a51      	ldr	r2, [pc, #324]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800106a:	400b      	ands	r3, r1
 800106c:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 800106e:	4b50      	ldr	r3, [pc, #320]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	7c3a      	ldrb	r2, [r7, #16]
 8001074:	2101      	movs	r1, #1
 8001076:	fa01 f202 	lsl.w	r2, r1, r2
 800107a:	43d2      	mvns	r2, r2
 800107c:	4611      	mov	r1, r2
 800107e:	4a4c      	ldr	r2, [pc, #304]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001080:	400b      	ands	r3, r1
 8001082:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001084:	4b4a      	ldr	r3, [pc, #296]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	7d3a      	ldrb	r2, [r7, #20]
 800108a:	2101      	movs	r1, #1
 800108c:	fa01 f202 	lsl.w	r2, r1, r2
 8001090:	43d2      	mvns	r2, r2
 8001092:	4611      	mov	r1, r2
 8001094:	4a46      	ldr	r2, [pc, #280]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001096:	400b      	ands	r3, r1
 8001098:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);


    	}

    break;
 800109a:	e1fd      	b.n	8001498 <MGPIO_voidSetPBMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 800109c:	79bb      	ldrb	r3, [r7, #6]
 800109e:	2b04      	cmp	r3, #4
 80010a0:	d12a      	bne.n	80010f8 <MGPIO_voidSetPBMode_CRL+0x214>
    		SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80010a2:	4b43      	ldr	r3, [pc, #268]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	797a      	ldrb	r2, [r7, #5]
 80010a8:	2101      	movs	r1, #1
 80010aa:	fa01 f202 	lsl.w	r2, r1, r2
 80010ae:	4611      	mov	r1, r2
 80010b0:	4a3f      	ldr	r2, [pc, #252]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010b2:	430b      	orrs	r3, r1
 80010b4:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80010b6:	4b3e      	ldr	r3, [pc, #248]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	793a      	ldrb	r2, [r7, #4]
 80010bc:	2101      	movs	r1, #1
 80010be:	fa01 f202 	lsl.w	r2, r1, r2
 80010c2:	43d2      	mvns	r2, r2
 80010c4:	4611      	mov	r1, r2
 80010c6:	4a3a      	ldr	r2, [pc, #232]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010c8:	400b      	ands	r3, r1
 80010ca:	6013      	str	r3, [r2, #0]
    		SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80010cc:	4b38      	ldr	r3, [pc, #224]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	7c3a      	ldrb	r2, [r7, #16]
 80010d2:	2101      	movs	r1, #1
 80010d4:	fa01 f202 	lsl.w	r2, r1, r2
 80010d8:	4611      	mov	r1, r2
 80010da:	4a35      	ldr	r2, [pc, #212]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010dc:	430b      	orrs	r3, r1
 80010de:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80010e0:	4b33      	ldr	r3, [pc, #204]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	7d3a      	ldrb	r2, [r7, #20]
 80010e6:	2101      	movs	r1, #1
 80010e8:	fa01 f202 	lsl.w	r2, r1, r2
 80010ec:	43d2      	mvns	r2, r2
 80010ee:	4611      	mov	r1, r2
 80010f0:	4a2f      	ldr	r2, [pc, #188]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010f2:	400b      	ands	r3, r1
 80010f4:	6013      	str	r3, [r2, #0]
    break;
 80010f6:	e1cf      	b.n	8001498 <MGPIO_voidSetPBMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 80010f8:	79bb      	ldrb	r3, [r7, #6]
 80010fa:	2b05      	cmp	r3, #5
 80010fc:	d12a      	bne.n	8001154 <MGPIO_voidSetPBMode_CRL+0x270>
    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80010fe:	4b2c      	ldr	r3, [pc, #176]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	797a      	ldrb	r2, [r7, #5]
 8001104:	2101      	movs	r1, #1
 8001106:	fa01 f202 	lsl.w	r2, r1, r2
 800110a:	4611      	mov	r1, r2
 800110c:	4a28      	ldr	r2, [pc, #160]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800110e:	430b      	orrs	r3, r1
 8001110:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001112:	4b27      	ldr	r3, [pc, #156]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	793a      	ldrb	r2, [r7, #4]
 8001118:	2101      	movs	r1, #1
 800111a:	fa01 f202 	lsl.w	r2, r1, r2
 800111e:	43d2      	mvns	r2, r2
 8001120:	4611      	mov	r1, r2
 8001122:	4a23      	ldr	r2, [pc, #140]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001124:	400b      	ands	r3, r1
 8001126:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001128:	4b21      	ldr	r3, [pc, #132]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	7c3a      	ldrb	r2, [r7, #16]
 800112e:	2101      	movs	r1, #1
 8001130:	fa01 f202 	lsl.w	r2, r1, r2
 8001134:	43d2      	mvns	r2, r2
 8001136:	4611      	mov	r1, r2
 8001138:	4a1d      	ldr	r2, [pc, #116]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800113a:	400b      	ands	r3, r1
 800113c:	6013      	str	r3, [r2, #0]
    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 800113e:	4b1c      	ldr	r3, [pc, #112]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	7d3a      	ldrb	r2, [r7, #20]
 8001144:	2101      	movs	r1, #1
 8001146:	fa01 f202 	lsl.w	r2, r1, r2
 800114a:	4611      	mov	r1, r2
 800114c:	4a18      	ldr	r2, [pc, #96]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800114e:	430b      	orrs	r3, r1
 8001150:	6013      	str	r3, [r2, #0]
    break;
 8001152:	e1a1      	b.n	8001498 <MGPIO_voidSetPBMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8001154:	79bb      	ldrb	r3, [r7, #6]
 8001156:	2b06      	cmp	r3, #6
 8001158:	f040 819e 	bne.w	8001498 <MGPIO_voidSetPBMode_CRL+0x5b4>
    		  SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 800115c:	4b14      	ldr	r3, [pc, #80]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	797a      	ldrb	r2, [r7, #5]
 8001162:	2101      	movs	r1, #1
 8001164:	fa01 f202 	lsl.w	r2, r1, r2
 8001168:	4611      	mov	r1, r2
 800116a:	4a11      	ldr	r2, [pc, #68]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800116c:	430b      	orrs	r3, r1
 800116e:	6013      	str	r3, [r2, #0]
    		  CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	793a      	ldrb	r2, [r7, #4]
 8001176:	2101      	movs	r1, #1
 8001178:	fa01 f202 	lsl.w	r2, r1, r2
 800117c:	43d2      	mvns	r2, r2
 800117e:	4611      	mov	r1, r2
 8001180:	4a0b      	ldr	r2, [pc, #44]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001182:	400b      	ands	r3, r1
 8001184:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001186:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	7c3a      	ldrb	r2, [r7, #16]
 800118c:	2101      	movs	r1, #1
 800118e:	fa01 f202 	lsl.w	r2, r1, r2
 8001192:	4611      	mov	r1, r2
 8001194:	4a06      	ldr	r2, [pc, #24]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001196:	430b      	orrs	r3, r1
 8001198:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 800119a:	4b05      	ldr	r3, [pc, #20]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	7d3a      	ldrb	r2, [r7, #20]
 80011a0:	2101      	movs	r1, #1
 80011a2:	fa01 f202 	lsl.w	r2, r1, r2
 80011a6:	4611      	mov	r1, r2
 80011a8:	4a01      	ldr	r2, [pc, #4]	; (80011b0 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80011aa:	430b      	orrs	r3, r1
 80011ac:	6013      	str	r3, [r2, #0]
    break;
 80011ae:	e173      	b.n	8001498 <MGPIO_voidSetPBMode_CRL+0x5b4>
 80011b0:	40010c00 	.word	0x40010c00
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80011b4:	79bb      	ldrb	r3, [r7, #6]
 80011b6:	2b03      	cmp	r3, #3
 80011b8:	d12b      	bne.n	8001212 <MGPIO_voidSetPBMode_CRL+0x32e>
    	    	{

    	            CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80011ba:	4b9f      	ldr	r3, [pc, #636]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	797a      	ldrb	r2, [r7, #5]
 80011c0:	2101      	movs	r1, #1
 80011c2:	fa01 f202 	lsl.w	r2, r1, r2
 80011c6:	43d2      	mvns	r2, r2
 80011c8:	4611      	mov	r1, r2
 80011ca:	4a9b      	ldr	r2, [pc, #620]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80011cc:	400b      	ands	r3, r1
 80011ce:	6013      	str	r3, [r2, #0]
    	            SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80011d0:	4b99      	ldr	r3, [pc, #612]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	793a      	ldrb	r2, [r7, #4]
 80011d6:	2101      	movs	r1, #1
 80011d8:	fa01 f202 	lsl.w	r2, r1, r2
 80011dc:	4611      	mov	r1, r2
 80011de:	4a96      	ldr	r2, [pc, #600]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80011e0:	430b      	orrs	r3, r1
 80011e2:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80011e4:	4b94      	ldr	r3, [pc, #592]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	7c3a      	ldrb	r2, [r7, #16]
 80011ea:	2101      	movs	r1, #1
 80011ec:	fa01 f202 	lsl.w	r2, r1, r2
 80011f0:	43d2      	mvns	r2, r2
 80011f2:	4611      	mov	r1, r2
 80011f4:	4a90      	ldr	r2, [pc, #576]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80011f6:	400b      	ands	r3, r1
 80011f8:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80011fa:	4b8f      	ldr	r3, [pc, #572]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	7d3a      	ldrb	r2, [r7, #20]
 8001200:	2101      	movs	r1, #1
 8001202:	fa01 f202 	lsl.w	r2, r1, r2
 8001206:	43d2      	mvns	r2, r2
 8001208:	4611      	mov	r1, r2
 800120a:	4a8b      	ldr	r2, [pc, #556]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800120c:	400b      	ands	r3, r1
 800120e:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
    	    	}


     break;
 8001210:	e144      	b.n	800149c <MGPIO_voidSetPBMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8001212:	79bb      	ldrb	r3, [r7, #6]
 8001214:	2b04      	cmp	r3, #4
 8001216:	d12a      	bne.n	800126e <MGPIO_voidSetPBMode_CRL+0x38a>
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001218:	4b87      	ldr	r3, [pc, #540]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	797a      	ldrb	r2, [r7, #5]
 800121e:	2101      	movs	r1, #1
 8001220:	fa01 f202 	lsl.w	r2, r1, r2
 8001224:	43d2      	mvns	r2, r2
 8001226:	4611      	mov	r1, r2
 8001228:	4a83      	ldr	r2, [pc, #524]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800122a:	400b      	ands	r3, r1
 800122c:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 800122e:	4b82      	ldr	r3, [pc, #520]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	793a      	ldrb	r2, [r7, #4]
 8001234:	2101      	movs	r1, #1
 8001236:	fa01 f202 	lsl.w	r2, r1, r2
 800123a:	4611      	mov	r1, r2
 800123c:	4a7e      	ldr	r2, [pc, #504]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800123e:	430b      	orrs	r3, r1
 8001240:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001242:	4b7d      	ldr	r3, [pc, #500]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	7c3a      	ldrb	r2, [r7, #16]
 8001248:	2101      	movs	r1, #1
 800124a:	fa01 f202 	lsl.w	r2, r1, r2
 800124e:	4611      	mov	r1, r2
 8001250:	4a79      	ldr	r2, [pc, #484]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001252:	430b      	orrs	r3, r1
 8001254:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001256:	4b78      	ldr	r3, [pc, #480]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	7d3a      	ldrb	r2, [r7, #20]
 800125c:	2101      	movs	r1, #1
 800125e:	fa01 f202 	lsl.w	r2, r1, r2
 8001262:	43d2      	mvns	r2, r2
 8001264:	4611      	mov	r1, r2
 8001266:	4a74      	ldr	r2, [pc, #464]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001268:	400b      	ands	r3, r1
 800126a:	6013      	str	r3, [r2, #0]
     break;
 800126c:	e116      	b.n	800149c <MGPIO_voidSetPBMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 800126e:	79bb      	ldrb	r3, [r7, #6]
 8001270:	2b05      	cmp	r3, #5
 8001272:	d12a      	bne.n	80012ca <MGPIO_voidSetPBMode_CRL+0x3e6>
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001274:	4b70      	ldr	r3, [pc, #448]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	797a      	ldrb	r2, [r7, #5]
 800127a:	2101      	movs	r1, #1
 800127c:	fa01 f202 	lsl.w	r2, r1, r2
 8001280:	43d2      	mvns	r2, r2
 8001282:	4611      	mov	r1, r2
 8001284:	4a6c      	ldr	r2, [pc, #432]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001286:	400b      	ands	r3, r1
 8001288:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 800128a:	4b6b      	ldr	r3, [pc, #428]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	793a      	ldrb	r2, [r7, #4]
 8001290:	2101      	movs	r1, #1
 8001292:	fa01 f202 	lsl.w	r2, r1, r2
 8001296:	4611      	mov	r1, r2
 8001298:	4a67      	ldr	r2, [pc, #412]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800129a:	430b      	orrs	r3, r1
 800129c:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 800129e:	4b66      	ldr	r3, [pc, #408]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	7c3a      	ldrb	r2, [r7, #16]
 80012a4:	2101      	movs	r1, #1
 80012a6:	fa01 f202 	lsl.w	r2, r1, r2
 80012aa:	43d2      	mvns	r2, r2
 80012ac:	4611      	mov	r1, r2
 80012ae:	4a62      	ldr	r2, [pc, #392]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80012b0:	400b      	ands	r3, r1
 80012b2:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80012b4:	4b60      	ldr	r3, [pc, #384]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	7d3a      	ldrb	r2, [r7, #20]
 80012ba:	2101      	movs	r1, #1
 80012bc:	fa01 f202 	lsl.w	r2, r1, r2
 80012c0:	4611      	mov	r1, r2
 80012c2:	4a5d      	ldr	r2, [pc, #372]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80012c4:	430b      	orrs	r3, r1
 80012c6:	6013      	str	r3, [r2, #0]
     break;
 80012c8:	e0e8      	b.n	800149c <MGPIO_voidSetPBMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 80012ca:	79bb      	ldrb	r3, [r7, #6]
 80012cc:	2b06      	cmp	r3, #6
 80012ce:	f040 80e5 	bne.w	800149c <MGPIO_voidSetPBMode_CRL+0x5b8>
    	    		CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80012d2:	4b59      	ldr	r3, [pc, #356]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	797a      	ldrb	r2, [r7, #5]
 80012d8:	2101      	movs	r1, #1
 80012da:	fa01 f202 	lsl.w	r2, r1, r2
 80012de:	43d2      	mvns	r2, r2
 80012e0:	4611      	mov	r1, r2
 80012e2:	4a55      	ldr	r2, [pc, #340]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80012e4:	400b      	ands	r3, r1
 80012e6:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80012e8:	4b53      	ldr	r3, [pc, #332]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	793a      	ldrb	r2, [r7, #4]
 80012ee:	2101      	movs	r1, #1
 80012f0:	fa01 f202 	lsl.w	r2, r1, r2
 80012f4:	4611      	mov	r1, r2
 80012f6:	4a50      	ldr	r2, [pc, #320]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80012f8:	430b      	orrs	r3, r1
 80012fa:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80012fc:	4b4e      	ldr	r3, [pc, #312]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	7c3a      	ldrb	r2, [r7, #16]
 8001302:	2101      	movs	r1, #1
 8001304:	fa01 f202 	lsl.w	r2, r1, r2
 8001308:	4611      	mov	r1, r2
 800130a:	4a4b      	ldr	r2, [pc, #300]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800130c:	430b      	orrs	r3, r1
 800130e:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001310:	4b49      	ldr	r3, [pc, #292]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	7d3a      	ldrb	r2, [r7, #20]
 8001316:	2101      	movs	r1, #1
 8001318:	fa01 f202 	lsl.w	r2, r1, r2
 800131c:	4611      	mov	r1, r2
 800131e:	4a46      	ldr	r2, [pc, #280]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001320:	430b      	orrs	r3, r1
 8001322:	6013      	str	r3, [r2, #0]
     break;
 8001324:	e0ba      	b.n	800149c <MGPIO_voidSetPBMode_CRL+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8001326:	79bb      	ldrb	r3, [r7, #6]
 8001328:	2b03      	cmp	r3, #3
 800132a:	d12a      	bne.n	8001382 <MGPIO_voidSetPBMode_CRL+0x49e>
    	    	{
    		      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 800132c:	4b42      	ldr	r3, [pc, #264]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	797a      	ldrb	r2, [r7, #5]
 8001332:	2101      	movs	r1, #1
 8001334:	fa01 f202 	lsl.w	r2, r1, r2
 8001338:	4611      	mov	r1, r2
 800133a:	4a3f      	ldr	r2, [pc, #252]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800133c:	430b      	orrs	r3, r1
 800133e:	6013      	str	r3, [r2, #0]
    		      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001340:	4b3d      	ldr	r3, [pc, #244]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	793a      	ldrb	r2, [r7, #4]
 8001346:	2101      	movs	r1, #1
 8001348:	fa01 f202 	lsl.w	r2, r1, r2
 800134c:	4611      	mov	r1, r2
 800134e:	4a3a      	ldr	r2, [pc, #232]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001350:	430b      	orrs	r3, r1
 8001352:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001354:	4b38      	ldr	r3, [pc, #224]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	7c3a      	ldrb	r2, [r7, #16]
 800135a:	2101      	movs	r1, #1
 800135c:	fa01 f202 	lsl.w	r2, r1, r2
 8001360:	43d2      	mvns	r2, r2
 8001362:	4611      	mov	r1, r2
 8001364:	4a34      	ldr	r2, [pc, #208]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001366:	400b      	ands	r3, r1
 8001368:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 800136a:	4b33      	ldr	r3, [pc, #204]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	7d3a      	ldrb	r2, [r7, #20]
 8001370:	2101      	movs	r1, #1
 8001372:	fa01 f202 	lsl.w	r2, r1, r2
 8001376:	43d2      	mvns	r2, r2
 8001378:	4611      	mov	r1, r2
 800137a:	4a2f      	ldr	r2, [pc, #188]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800137c:	400b      	ands	r3, r1
 800137e:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
    	    	}

     break;
 8001380:	e08e      	b.n	80014a0 <MGPIO_voidSetPBMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8001382:	79bb      	ldrb	r3, [r7, #6]
 8001384:	2b04      	cmp	r3, #4
 8001386:	d129      	bne.n	80013dc <MGPIO_voidSetPBMode_CRL+0x4f8>
    	    		   SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001388:	4b2b      	ldr	r3, [pc, #172]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	797a      	ldrb	r2, [r7, #5]
 800138e:	2101      	movs	r1, #1
 8001390:	fa01 f202 	lsl.w	r2, r1, r2
 8001394:	4611      	mov	r1, r2
 8001396:	4a28      	ldr	r2, [pc, #160]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001398:	430b      	orrs	r3, r1
 800139a:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 800139c:	4b26      	ldr	r3, [pc, #152]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	793a      	ldrb	r2, [r7, #4]
 80013a2:	2101      	movs	r1, #1
 80013a4:	fa01 f202 	lsl.w	r2, r1, r2
 80013a8:	4611      	mov	r1, r2
 80013aa:	4a23      	ldr	r2, [pc, #140]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013ac:	430b      	orrs	r3, r1
 80013ae:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80013b0:	4b21      	ldr	r3, [pc, #132]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	7c3a      	ldrb	r2, [r7, #16]
 80013b6:	2101      	movs	r1, #1
 80013b8:	fa01 f202 	lsl.w	r2, r1, r2
 80013bc:	4611      	mov	r1, r2
 80013be:	4a1e      	ldr	r2, [pc, #120]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013c0:	430b      	orrs	r3, r1
 80013c2:	6013      	str	r3, [r2, #0]
    	    		   CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80013c4:	4b1c      	ldr	r3, [pc, #112]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	7d3a      	ldrb	r2, [r7, #20]
 80013ca:	2101      	movs	r1, #1
 80013cc:	fa01 f202 	lsl.w	r2, r1, r2
 80013d0:	43d2      	mvns	r2, r2
 80013d2:	4611      	mov	r1, r2
 80013d4:	4a18      	ldr	r2, [pc, #96]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013d6:	400b      	ands	r3, r1
 80013d8:	6013      	str	r3, [r2, #0]
     break;
 80013da:	e061      	b.n	80014a0 <MGPIO_voidSetPBMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 80013dc:	79bb      	ldrb	r3, [r7, #6]
 80013de:	2b05      	cmp	r3, #5
 80013e0:	d12c      	bne.n	800143c <MGPIO_voidSetPBMode_CRL+0x558>
    	    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80013e2:	4b15      	ldr	r3, [pc, #84]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	797a      	ldrb	r2, [r7, #5]
 80013e8:	2101      	movs	r1, #1
 80013ea:	fa01 f202 	lsl.w	r2, r1, r2
 80013ee:	4611      	mov	r1, r2
 80013f0:	4a11      	ldr	r2, [pc, #68]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013f2:	430b      	orrs	r3, r1
 80013f4:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80013f6:	4b10      	ldr	r3, [pc, #64]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	793a      	ldrb	r2, [r7, #4]
 80013fc:	2101      	movs	r1, #1
 80013fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001402:	4611      	mov	r1, r2
 8001404:	4a0c      	ldr	r2, [pc, #48]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001406:	430b      	orrs	r3, r1
 8001408:	6013      	str	r3, [r2, #0]
    	    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 800140a:	4b0b      	ldr	r3, [pc, #44]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	7c3a      	ldrb	r2, [r7, #16]
 8001410:	2101      	movs	r1, #1
 8001412:	fa01 f202 	lsl.w	r2, r1, r2
 8001416:	43d2      	mvns	r2, r2
 8001418:	4611      	mov	r1, r2
 800141a:	4a07      	ldr	r2, [pc, #28]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 800141c:	400b      	ands	r3, r1
 800141e:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001420:	4b05      	ldr	r3, [pc, #20]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	7d3a      	ldrb	r2, [r7, #20]
 8001426:	2101      	movs	r1, #1
 8001428:	fa01 f202 	lsl.w	r2, r1, r2
 800142c:	4611      	mov	r1, r2
 800142e:	4a02      	ldr	r2, [pc, #8]	; (8001438 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001430:	430b      	orrs	r3, r1
 8001432:	6013      	str	r3, [r2, #0]
     break;
 8001434:	e034      	b.n	80014a0 <MGPIO_voidSetPBMode_CRL+0x5bc>
 8001436:	bf00      	nop
 8001438:	40010c00 	.word	0x40010c00
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 800143c:	79bb      	ldrb	r3, [r7, #6]
 800143e:	2b06      	cmp	r3, #6
 8001440:	d12e      	bne.n	80014a0 <MGPIO_voidSetPBMode_CRL+0x5bc>
    	    		SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001442:	4b1a      	ldr	r3, [pc, #104]	; (80014ac <MGPIO_voidSetPBMode_CRL+0x5c8>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	797a      	ldrb	r2, [r7, #5]
 8001448:	2101      	movs	r1, #1
 800144a:	fa01 f202 	lsl.w	r2, r1, r2
 800144e:	4611      	mov	r1, r2
 8001450:	4a16      	ldr	r2, [pc, #88]	; (80014ac <MGPIO_voidSetPBMode_CRL+0x5c8>)
 8001452:	430b      	orrs	r3, r1
 8001454:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001456:	4b15      	ldr	r3, [pc, #84]	; (80014ac <MGPIO_voidSetPBMode_CRL+0x5c8>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	793a      	ldrb	r2, [r7, #4]
 800145c:	2101      	movs	r1, #1
 800145e:	fa01 f202 	lsl.w	r2, r1, r2
 8001462:	4611      	mov	r1, r2
 8001464:	4a11      	ldr	r2, [pc, #68]	; (80014ac <MGPIO_voidSetPBMode_CRL+0x5c8>)
 8001466:	430b      	orrs	r3, r1
 8001468:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 800146a:	4b10      	ldr	r3, [pc, #64]	; (80014ac <MGPIO_voidSetPBMode_CRL+0x5c8>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	7c3a      	ldrb	r2, [r7, #16]
 8001470:	2101      	movs	r1, #1
 8001472:	fa01 f202 	lsl.w	r2, r1, r2
 8001476:	4611      	mov	r1, r2
 8001478:	4a0c      	ldr	r2, [pc, #48]	; (80014ac <MGPIO_voidSetPBMode_CRL+0x5c8>)
 800147a:	430b      	orrs	r3, r1
 800147c:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 800147e:	4b0b      	ldr	r3, [pc, #44]	; (80014ac <MGPIO_voidSetPBMode_CRL+0x5c8>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	7d3a      	ldrb	r2, [r7, #20]
 8001484:	2101      	movs	r1, #1
 8001486:	fa01 f202 	lsl.w	r2, r1, r2
 800148a:	4611      	mov	r1, r2
 800148c:	4a07      	ldr	r2, [pc, #28]	; (80014ac <MGPIO_voidSetPBMode_CRL+0x5c8>)
 800148e:	430b      	orrs	r3, r1
 8001490:	6013      	str	r3, [r2, #0]
     break;
 8001492:	e005      	b.n	80014a0 <MGPIO_voidSetPBMode_CRL+0x5bc>
     break;
 8001494:	bf00      	nop
 8001496:	e004      	b.n	80014a2 <MGPIO_voidSetPBMode_CRL+0x5be>
    break;
 8001498:	bf00      	nop
 800149a:	e002      	b.n	80014a2 <MGPIO_voidSetPBMode_CRL+0x5be>
     break;
 800149c:	bf00      	nop
 800149e:	e000      	b.n	80014a2 <MGPIO_voidSetPBMode_CRL+0x5be>
     break;
 80014a0:	bf00      	nop
  }

}
 80014a2:	bf00      	nop
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bc90      	pop	{r4, r7}
 80014aa:	4770      	bx	lr
 80014ac:	40010c00 	.word	0x40010c00

080014b0 <MGPIO_voidSetPBMode_CRH>:


static void MGPIO_voidSetPBMode_CRH(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRH_BITS MGPIO_ModeBit0,MGPIOX_CRH_BITS MGPIO_ModeBit1,MGPIOX_CRH_BITS MGPIO_ConfigBit0,MGPIOX_CRH_BITS MGPIO_ConfigBit1)
{
 80014b0:	b490      	push	{r4, r7}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4604      	mov	r4, r0
 80014b8:	4608      	mov	r0, r1
 80014ba:	4611      	mov	r1, r2
 80014bc:	461a      	mov	r2, r3
 80014be:	4623      	mov	r3, r4
 80014c0:	71fb      	strb	r3, [r7, #7]
 80014c2:	4603      	mov	r3, r0
 80014c4:	71bb      	strb	r3, [r7, #6]
 80014c6:	460b      	mov	r3, r1
 80014c8:	717b      	strb	r3, [r7, #5]
 80014ca:	4613      	mov	r3, r2
 80014cc:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	2b03      	cmp	r3, #3
 80014d2:	f200 82cc 	bhi.w	8001a6e <MGPIO_voidSetPBMode_CRH+0x5be>
 80014d6:	a201      	add	r2, pc, #4	; (adr r2, 80014dc <MGPIO_voidSetPBMode_CRH+0x2c>)
 80014d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014dc:	080014ed 	.word	0x080014ed
 80014e0:	0800160b 	.word	0x0800160b
 80014e4:	08001781 	.word	0x08001781
 80014e8:	080018f3 	.word	0x080018f3
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 80014ec:	79bb      	ldrb	r3, [r7, #6]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d12c      	bne.n	800154c <MGPIO_voidSetPBMode_CRH+0x9c>
    	{
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 80014f2:	4ba2      	ldr	r3, [pc, #648]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	797a      	ldrb	r2, [r7, #5]
 80014f8:	2101      	movs	r1, #1
 80014fa:	fa01 f202 	lsl.w	r2, r1, r2
 80014fe:	43d2      	mvns	r2, r2
 8001500:	4611      	mov	r1, r2
 8001502:	4a9e      	ldr	r2, [pc, #632]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001504:	400b      	ands	r3, r1
 8001506:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001508:	4b9c      	ldr	r3, [pc, #624]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	793a      	ldrb	r2, [r7, #4]
 800150e:	2101      	movs	r1, #1
 8001510:	fa01 f202 	lsl.w	r2, r1, r2
 8001514:	43d2      	mvns	r2, r2
 8001516:	4611      	mov	r1, r2
 8001518:	4a98      	ldr	r2, [pc, #608]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800151a:	400b      	ands	r3, r1
 800151c:	6053      	str	r3, [r2, #4]
             CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 800151e:	4b97      	ldr	r3, [pc, #604]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	7c3a      	ldrb	r2, [r7, #16]
 8001524:	2101      	movs	r1, #1
 8001526:	fa01 f202 	lsl.w	r2, r1, r2
 800152a:	43d2      	mvns	r2, r2
 800152c:	4611      	mov	r1, r2
 800152e:	4a93      	ldr	r2, [pc, #588]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001530:	400b      	ands	r3, r1
 8001532:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001534:	4b91      	ldr	r3, [pc, #580]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	7d3a      	ldrb	r2, [r7, #20]
 800153a:	2101      	movs	r1, #1
 800153c:	fa01 f202 	lsl.w	r2, r1, r2
 8001540:	43d2      	mvns	r2, r2
 8001542:	4611      	mov	r1, r2
 8001544:	4a8d      	ldr	r2, [pc, #564]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001546:	400b      	ands	r3, r1
 8001548:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
		}

     break;
 800154a:	e289      	b.n	8001a60 <MGPIO_voidSetPBMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 800154c:	79bb      	ldrb	r3, [r7, #6]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d12b      	bne.n	80015aa <MGPIO_voidSetPBMode_CRH+0xfa>
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001552:	4b8a      	ldr	r3, [pc, #552]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	797a      	ldrb	r2, [r7, #5]
 8001558:	2101      	movs	r1, #1
 800155a:	fa01 f202 	lsl.w	r2, r1, r2
 800155e:	43d2      	mvns	r2, r2
 8001560:	4611      	mov	r1, r2
 8001562:	4a86      	ldr	r2, [pc, #536]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001564:	400b      	ands	r3, r1
 8001566:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001568:	4b84      	ldr	r3, [pc, #528]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	793a      	ldrb	r2, [r7, #4]
 800156e:	2101      	movs	r1, #1
 8001570:	fa01 f202 	lsl.w	r2, r1, r2
 8001574:	43d2      	mvns	r2, r2
 8001576:	4611      	mov	r1, r2
 8001578:	4a80      	ldr	r2, [pc, #512]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800157a:	400b      	ands	r3, r1
 800157c:	6053      	str	r3, [r2, #4]
    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 800157e:	4b7f      	ldr	r3, [pc, #508]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	7c3a      	ldrb	r2, [r7, #16]
 8001584:	2101      	movs	r1, #1
 8001586:	fa01 f202 	lsl.w	r2, r1, r2
 800158a:	4611      	mov	r1, r2
 800158c:	4a7b      	ldr	r2, [pc, #492]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800158e:	430b      	orrs	r3, r1
 8001590:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001592:	4b7a      	ldr	r3, [pc, #488]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	7d3a      	ldrb	r2, [r7, #20]
 8001598:	2101      	movs	r1, #1
 800159a:	fa01 f202 	lsl.w	r2, r1, r2
 800159e:	43d2      	mvns	r2, r2
 80015a0:	4611      	mov	r1, r2
 80015a2:	4a76      	ldr	r2, [pc, #472]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80015a4:	400b      	ands	r3, r1
 80015a6:	6053      	str	r3, [r2, #4]
     break;
 80015a8:	e25a      	b.n	8001a60 <MGPIO_voidSetPBMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 80015aa:	79bb      	ldrb	r3, [r7, #6]
 80015ac:	2b02      	cmp	r3, #2
 80015ae:	f040 8257 	bne.w	8001a60 <MGPIO_voidSetPBMode_CRH+0x5b0>
    		CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 80015b2:	4b72      	ldr	r3, [pc, #456]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	797a      	ldrb	r2, [r7, #5]
 80015b8:	2101      	movs	r1, #1
 80015ba:	fa01 f202 	lsl.w	r2, r1, r2
 80015be:	43d2      	mvns	r2, r2
 80015c0:	4611      	mov	r1, r2
 80015c2:	4a6e      	ldr	r2, [pc, #440]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80015c4:	400b      	ands	r3, r1
 80015c6:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 80015c8:	4b6c      	ldr	r3, [pc, #432]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	793a      	ldrb	r2, [r7, #4]
 80015ce:	2101      	movs	r1, #1
 80015d0:	fa01 f202 	lsl.w	r2, r1, r2
 80015d4:	43d2      	mvns	r2, r2
 80015d6:	4611      	mov	r1, r2
 80015d8:	4a68      	ldr	r2, [pc, #416]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80015da:	400b      	ands	r3, r1
 80015dc:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 80015de:	4b67      	ldr	r3, [pc, #412]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	7c3a      	ldrb	r2, [r7, #16]
 80015e4:	2101      	movs	r1, #1
 80015e6:	fa01 f202 	lsl.w	r2, r1, r2
 80015ea:	43d2      	mvns	r2, r2
 80015ec:	4611      	mov	r1, r2
 80015ee:	4a63      	ldr	r2, [pc, #396]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80015f0:	400b      	ands	r3, r1
 80015f2:	6053      	str	r3, [r2, #4]
    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 80015f4:	4b61      	ldr	r3, [pc, #388]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	7d3a      	ldrb	r2, [r7, #20]
 80015fa:	2101      	movs	r1, #1
 80015fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001600:	4611      	mov	r1, r2
 8001602:	4a5e      	ldr	r2, [pc, #376]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001604:	430b      	orrs	r3, r1
 8001606:	6053      	str	r3, [r2, #4]
     break;
 8001608:	e22a      	b.n	8001a60 <MGPIO_voidSetPBMode_CRH+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 800160a:	79bb      	ldrb	r3, [r7, #6]
 800160c:	2b03      	cmp	r3, #3
 800160e:	d12b      	bne.n	8001668 <MGPIO_voidSetPBMode_CRH+0x1b8>
    	{
    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001610:	4b5a      	ldr	r3, [pc, #360]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	797a      	ldrb	r2, [r7, #5]
 8001616:	2101      	movs	r1, #1
 8001618:	fa01 f202 	lsl.w	r2, r1, r2
 800161c:	4611      	mov	r1, r2
 800161e:	4a57      	ldr	r2, [pc, #348]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001620:	430b      	orrs	r3, r1
 8001622:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001624:	4b55      	ldr	r3, [pc, #340]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	793a      	ldrb	r2, [r7, #4]
 800162a:	2101      	movs	r1, #1
 800162c:	fa01 f202 	lsl.w	r2, r1, r2
 8001630:	43d2      	mvns	r2, r2
 8001632:	4611      	mov	r1, r2
 8001634:	4a51      	ldr	r2, [pc, #324]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001636:	400b      	ands	r3, r1
 8001638:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 800163a:	4b50      	ldr	r3, [pc, #320]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	7c3a      	ldrb	r2, [r7, #16]
 8001640:	2101      	movs	r1, #1
 8001642:	fa01 f202 	lsl.w	r2, r1, r2
 8001646:	43d2      	mvns	r2, r2
 8001648:	4611      	mov	r1, r2
 800164a:	4a4c      	ldr	r2, [pc, #304]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800164c:	400b      	ands	r3, r1
 800164e:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001650:	4b4a      	ldr	r3, [pc, #296]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	7d3a      	ldrb	r2, [r7, #20]
 8001656:	2101      	movs	r1, #1
 8001658:	fa01 f202 	lsl.w	r2, r1, r2
 800165c:	43d2      	mvns	r2, r2
 800165e:	4611      	mov	r1, r2
 8001660:	4a46      	ldr	r2, [pc, #280]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001662:	400b      	ands	r3, r1
 8001664:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);


    	}

    break;
 8001666:	e1fd      	b.n	8001a64 <MGPIO_voidSetPBMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8001668:	79bb      	ldrb	r3, [r7, #6]
 800166a:	2b04      	cmp	r3, #4
 800166c:	d12a      	bne.n	80016c4 <MGPIO_voidSetPBMode_CRH+0x214>
    		SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 800166e:	4b43      	ldr	r3, [pc, #268]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	797a      	ldrb	r2, [r7, #5]
 8001674:	2101      	movs	r1, #1
 8001676:	fa01 f202 	lsl.w	r2, r1, r2
 800167a:	4611      	mov	r1, r2
 800167c:	4a3f      	ldr	r2, [pc, #252]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800167e:	430b      	orrs	r3, r1
 8001680:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001682:	4b3e      	ldr	r3, [pc, #248]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	793a      	ldrb	r2, [r7, #4]
 8001688:	2101      	movs	r1, #1
 800168a:	fa01 f202 	lsl.w	r2, r1, r2
 800168e:	43d2      	mvns	r2, r2
 8001690:	4611      	mov	r1, r2
 8001692:	4a3a      	ldr	r2, [pc, #232]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001694:	400b      	ands	r3, r1
 8001696:	6053      	str	r3, [r2, #4]
    		SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001698:	4b38      	ldr	r3, [pc, #224]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	7c3a      	ldrb	r2, [r7, #16]
 800169e:	2101      	movs	r1, #1
 80016a0:	fa01 f202 	lsl.w	r2, r1, r2
 80016a4:	4611      	mov	r1, r2
 80016a6:	4a35      	ldr	r2, [pc, #212]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016a8:	430b      	orrs	r3, r1
 80016aa:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 80016ac:	4b33      	ldr	r3, [pc, #204]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	7d3a      	ldrb	r2, [r7, #20]
 80016b2:	2101      	movs	r1, #1
 80016b4:	fa01 f202 	lsl.w	r2, r1, r2
 80016b8:	43d2      	mvns	r2, r2
 80016ba:	4611      	mov	r1, r2
 80016bc:	4a2f      	ldr	r2, [pc, #188]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016be:	400b      	ands	r3, r1
 80016c0:	6053      	str	r3, [r2, #4]
    break;
 80016c2:	e1cf      	b.n	8001a64 <MGPIO_voidSetPBMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 80016c4:	79bb      	ldrb	r3, [r7, #6]
 80016c6:	2b05      	cmp	r3, #5
 80016c8:	d12a      	bne.n	8001720 <MGPIO_voidSetPBMode_CRH+0x270>
    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 80016ca:	4b2c      	ldr	r3, [pc, #176]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	797a      	ldrb	r2, [r7, #5]
 80016d0:	2101      	movs	r1, #1
 80016d2:	fa01 f202 	lsl.w	r2, r1, r2
 80016d6:	4611      	mov	r1, r2
 80016d8:	4a28      	ldr	r2, [pc, #160]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016da:	430b      	orrs	r3, r1
 80016dc:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 80016de:	4b27      	ldr	r3, [pc, #156]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	793a      	ldrb	r2, [r7, #4]
 80016e4:	2101      	movs	r1, #1
 80016e6:	fa01 f202 	lsl.w	r2, r1, r2
 80016ea:	43d2      	mvns	r2, r2
 80016ec:	4611      	mov	r1, r2
 80016ee:	4a23      	ldr	r2, [pc, #140]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016f0:	400b      	ands	r3, r1
 80016f2:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 80016f4:	4b21      	ldr	r3, [pc, #132]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	7c3a      	ldrb	r2, [r7, #16]
 80016fa:	2101      	movs	r1, #1
 80016fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001700:	43d2      	mvns	r2, r2
 8001702:	4611      	mov	r1, r2
 8001704:	4a1d      	ldr	r2, [pc, #116]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001706:	400b      	ands	r3, r1
 8001708:	6053      	str	r3, [r2, #4]
    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 800170a:	4b1c      	ldr	r3, [pc, #112]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	7d3a      	ldrb	r2, [r7, #20]
 8001710:	2101      	movs	r1, #1
 8001712:	fa01 f202 	lsl.w	r2, r1, r2
 8001716:	4611      	mov	r1, r2
 8001718:	4a18      	ldr	r2, [pc, #96]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800171a:	430b      	orrs	r3, r1
 800171c:	6053      	str	r3, [r2, #4]
    break;
 800171e:	e1a1      	b.n	8001a64 <MGPIO_voidSetPBMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8001720:	79bb      	ldrb	r3, [r7, #6]
 8001722:	2b06      	cmp	r3, #6
 8001724:	f040 819e 	bne.w	8001a64 <MGPIO_voidSetPBMode_CRH+0x5b4>
    		  SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001728:	4b14      	ldr	r3, [pc, #80]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	797a      	ldrb	r2, [r7, #5]
 800172e:	2101      	movs	r1, #1
 8001730:	fa01 f202 	lsl.w	r2, r1, r2
 8001734:	4611      	mov	r1, r2
 8001736:	4a11      	ldr	r2, [pc, #68]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001738:	430b      	orrs	r3, r1
 800173a:	6053      	str	r3, [r2, #4]
    		  CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 800173c:	4b0f      	ldr	r3, [pc, #60]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	793a      	ldrb	r2, [r7, #4]
 8001742:	2101      	movs	r1, #1
 8001744:	fa01 f202 	lsl.w	r2, r1, r2
 8001748:	43d2      	mvns	r2, r2
 800174a:	4611      	mov	r1, r2
 800174c:	4a0b      	ldr	r2, [pc, #44]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800174e:	400b      	ands	r3, r1
 8001750:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001752:	4b0a      	ldr	r3, [pc, #40]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	7c3a      	ldrb	r2, [r7, #16]
 8001758:	2101      	movs	r1, #1
 800175a:	fa01 f202 	lsl.w	r2, r1, r2
 800175e:	4611      	mov	r1, r2
 8001760:	4a06      	ldr	r2, [pc, #24]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001762:	430b      	orrs	r3, r1
 8001764:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001766:	4b05      	ldr	r3, [pc, #20]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	7d3a      	ldrb	r2, [r7, #20]
 800176c:	2101      	movs	r1, #1
 800176e:	fa01 f202 	lsl.w	r2, r1, r2
 8001772:	4611      	mov	r1, r2
 8001774:	4a01      	ldr	r2, [pc, #4]	; (800177c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001776:	430b      	orrs	r3, r1
 8001778:	6053      	str	r3, [r2, #4]
    break;
 800177a:	e173      	b.n	8001a64 <MGPIO_voidSetPBMode_CRH+0x5b4>
 800177c:	40010c00 	.word	0x40010c00
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8001780:	79bb      	ldrb	r3, [r7, #6]
 8001782:	2b03      	cmp	r3, #3
 8001784:	d12b      	bne.n	80017de <MGPIO_voidSetPBMode_CRH+0x32e>
    	    	{

    	            CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001786:	4b9f      	ldr	r3, [pc, #636]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	797a      	ldrb	r2, [r7, #5]
 800178c:	2101      	movs	r1, #1
 800178e:	fa01 f202 	lsl.w	r2, r1, r2
 8001792:	43d2      	mvns	r2, r2
 8001794:	4611      	mov	r1, r2
 8001796:	4a9b      	ldr	r2, [pc, #620]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001798:	400b      	ands	r3, r1
 800179a:	6053      	str	r3, [r2, #4]
    	            SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 800179c:	4b99      	ldr	r3, [pc, #612]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	793a      	ldrb	r2, [r7, #4]
 80017a2:	2101      	movs	r1, #1
 80017a4:	fa01 f202 	lsl.w	r2, r1, r2
 80017a8:	4611      	mov	r1, r2
 80017aa:	4a96      	ldr	r2, [pc, #600]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80017ac:	430b      	orrs	r3, r1
 80017ae:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 80017b0:	4b94      	ldr	r3, [pc, #592]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	7c3a      	ldrb	r2, [r7, #16]
 80017b6:	2101      	movs	r1, #1
 80017b8:	fa01 f202 	lsl.w	r2, r1, r2
 80017bc:	43d2      	mvns	r2, r2
 80017be:	4611      	mov	r1, r2
 80017c0:	4a90      	ldr	r2, [pc, #576]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80017c2:	400b      	ands	r3, r1
 80017c4:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 80017c6:	4b8f      	ldr	r3, [pc, #572]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	7d3a      	ldrb	r2, [r7, #20]
 80017cc:	2101      	movs	r1, #1
 80017ce:	fa01 f202 	lsl.w	r2, r1, r2
 80017d2:	43d2      	mvns	r2, r2
 80017d4:	4611      	mov	r1, r2
 80017d6:	4a8b      	ldr	r2, [pc, #556]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80017d8:	400b      	ands	r3, r1
 80017da:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
    	    	}


     break;
 80017dc:	e144      	b.n	8001a68 <MGPIO_voidSetPBMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 80017de:	79bb      	ldrb	r3, [r7, #6]
 80017e0:	2b04      	cmp	r3, #4
 80017e2:	d12a      	bne.n	800183a <MGPIO_voidSetPBMode_CRH+0x38a>
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 80017e4:	4b87      	ldr	r3, [pc, #540]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	797a      	ldrb	r2, [r7, #5]
 80017ea:	2101      	movs	r1, #1
 80017ec:	fa01 f202 	lsl.w	r2, r1, r2
 80017f0:	43d2      	mvns	r2, r2
 80017f2:	4611      	mov	r1, r2
 80017f4:	4a83      	ldr	r2, [pc, #524]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80017f6:	400b      	ands	r3, r1
 80017f8:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 80017fa:	4b82      	ldr	r3, [pc, #520]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	793a      	ldrb	r2, [r7, #4]
 8001800:	2101      	movs	r1, #1
 8001802:	fa01 f202 	lsl.w	r2, r1, r2
 8001806:	4611      	mov	r1, r2
 8001808:	4a7e      	ldr	r2, [pc, #504]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 800180a:	430b      	orrs	r3, r1
 800180c:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 800180e:	4b7d      	ldr	r3, [pc, #500]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	7c3a      	ldrb	r2, [r7, #16]
 8001814:	2101      	movs	r1, #1
 8001816:	fa01 f202 	lsl.w	r2, r1, r2
 800181a:	4611      	mov	r1, r2
 800181c:	4a79      	ldr	r2, [pc, #484]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 800181e:	430b      	orrs	r3, r1
 8001820:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001822:	4b78      	ldr	r3, [pc, #480]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	7d3a      	ldrb	r2, [r7, #20]
 8001828:	2101      	movs	r1, #1
 800182a:	fa01 f202 	lsl.w	r2, r1, r2
 800182e:	43d2      	mvns	r2, r2
 8001830:	4611      	mov	r1, r2
 8001832:	4a74      	ldr	r2, [pc, #464]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001834:	400b      	ands	r3, r1
 8001836:	6053      	str	r3, [r2, #4]
     break;
 8001838:	e116      	b.n	8001a68 <MGPIO_voidSetPBMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 800183a:	79bb      	ldrb	r3, [r7, #6]
 800183c:	2b05      	cmp	r3, #5
 800183e:	d12a      	bne.n	8001896 <MGPIO_voidSetPBMode_CRH+0x3e6>
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001840:	4b70      	ldr	r3, [pc, #448]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	797a      	ldrb	r2, [r7, #5]
 8001846:	2101      	movs	r1, #1
 8001848:	fa01 f202 	lsl.w	r2, r1, r2
 800184c:	43d2      	mvns	r2, r2
 800184e:	4611      	mov	r1, r2
 8001850:	4a6c      	ldr	r2, [pc, #432]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001852:	400b      	ands	r3, r1
 8001854:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001856:	4b6b      	ldr	r3, [pc, #428]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	793a      	ldrb	r2, [r7, #4]
 800185c:	2101      	movs	r1, #1
 800185e:	fa01 f202 	lsl.w	r2, r1, r2
 8001862:	4611      	mov	r1, r2
 8001864:	4a67      	ldr	r2, [pc, #412]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001866:	430b      	orrs	r3, r1
 8001868:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 800186a:	4b66      	ldr	r3, [pc, #408]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	7c3a      	ldrb	r2, [r7, #16]
 8001870:	2101      	movs	r1, #1
 8001872:	fa01 f202 	lsl.w	r2, r1, r2
 8001876:	43d2      	mvns	r2, r2
 8001878:	4611      	mov	r1, r2
 800187a:	4a62      	ldr	r2, [pc, #392]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 800187c:	400b      	ands	r3, r1
 800187e:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001880:	4b60      	ldr	r3, [pc, #384]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	7d3a      	ldrb	r2, [r7, #20]
 8001886:	2101      	movs	r1, #1
 8001888:	fa01 f202 	lsl.w	r2, r1, r2
 800188c:	4611      	mov	r1, r2
 800188e:	4a5d      	ldr	r2, [pc, #372]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001890:	430b      	orrs	r3, r1
 8001892:	6053      	str	r3, [r2, #4]
     break;
 8001894:	e0e8      	b.n	8001a68 <MGPIO_voidSetPBMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8001896:	79bb      	ldrb	r3, [r7, #6]
 8001898:	2b06      	cmp	r3, #6
 800189a:	f040 80e5 	bne.w	8001a68 <MGPIO_voidSetPBMode_CRH+0x5b8>
    	    		CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 800189e:	4b59      	ldr	r3, [pc, #356]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	797a      	ldrb	r2, [r7, #5]
 80018a4:	2101      	movs	r1, #1
 80018a6:	fa01 f202 	lsl.w	r2, r1, r2
 80018aa:	43d2      	mvns	r2, r2
 80018ac:	4611      	mov	r1, r2
 80018ae:	4a55      	ldr	r2, [pc, #340]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018b0:	400b      	ands	r3, r1
 80018b2:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 80018b4:	4b53      	ldr	r3, [pc, #332]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	793a      	ldrb	r2, [r7, #4]
 80018ba:	2101      	movs	r1, #1
 80018bc:	fa01 f202 	lsl.w	r2, r1, r2
 80018c0:	4611      	mov	r1, r2
 80018c2:	4a50      	ldr	r2, [pc, #320]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018c4:	430b      	orrs	r3, r1
 80018c6:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 80018c8:	4b4e      	ldr	r3, [pc, #312]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	7c3a      	ldrb	r2, [r7, #16]
 80018ce:	2101      	movs	r1, #1
 80018d0:	fa01 f202 	lsl.w	r2, r1, r2
 80018d4:	4611      	mov	r1, r2
 80018d6:	4a4b      	ldr	r2, [pc, #300]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018d8:	430b      	orrs	r3, r1
 80018da:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 80018dc:	4b49      	ldr	r3, [pc, #292]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	7d3a      	ldrb	r2, [r7, #20]
 80018e2:	2101      	movs	r1, #1
 80018e4:	fa01 f202 	lsl.w	r2, r1, r2
 80018e8:	4611      	mov	r1, r2
 80018ea:	4a46      	ldr	r2, [pc, #280]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018ec:	430b      	orrs	r3, r1
 80018ee:	6053      	str	r3, [r2, #4]
     break;
 80018f0:	e0ba      	b.n	8001a68 <MGPIO_voidSetPBMode_CRH+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80018f2:	79bb      	ldrb	r3, [r7, #6]
 80018f4:	2b03      	cmp	r3, #3
 80018f6:	d12a      	bne.n	800194e <MGPIO_voidSetPBMode_CRH+0x49e>
    	    	{
    		      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 80018f8:	4b42      	ldr	r3, [pc, #264]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	797a      	ldrb	r2, [r7, #5]
 80018fe:	2101      	movs	r1, #1
 8001900:	fa01 f202 	lsl.w	r2, r1, r2
 8001904:	4611      	mov	r1, r2
 8001906:	4a3f      	ldr	r2, [pc, #252]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001908:	430b      	orrs	r3, r1
 800190a:	6053      	str	r3, [r2, #4]
    		      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 800190c:	4b3d      	ldr	r3, [pc, #244]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	793a      	ldrb	r2, [r7, #4]
 8001912:	2101      	movs	r1, #1
 8001914:	fa01 f202 	lsl.w	r2, r1, r2
 8001918:	4611      	mov	r1, r2
 800191a:	4a3a      	ldr	r2, [pc, #232]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 800191c:	430b      	orrs	r3, r1
 800191e:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001920:	4b38      	ldr	r3, [pc, #224]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	7c3a      	ldrb	r2, [r7, #16]
 8001926:	2101      	movs	r1, #1
 8001928:	fa01 f202 	lsl.w	r2, r1, r2
 800192c:	43d2      	mvns	r2, r2
 800192e:	4611      	mov	r1, r2
 8001930:	4a34      	ldr	r2, [pc, #208]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001932:	400b      	ands	r3, r1
 8001934:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001936:	4b33      	ldr	r3, [pc, #204]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	7d3a      	ldrb	r2, [r7, #20]
 800193c:	2101      	movs	r1, #1
 800193e:	fa01 f202 	lsl.w	r2, r1, r2
 8001942:	43d2      	mvns	r2, r2
 8001944:	4611      	mov	r1, r2
 8001946:	4a2f      	ldr	r2, [pc, #188]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001948:	400b      	ands	r3, r1
 800194a:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
    	    	}

     break;
 800194c:	e08e      	b.n	8001a6c <MGPIO_voidSetPBMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 800194e:	79bb      	ldrb	r3, [r7, #6]
 8001950:	2b04      	cmp	r3, #4
 8001952:	d129      	bne.n	80019a8 <MGPIO_voidSetPBMode_CRH+0x4f8>
    	    		   SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001954:	4b2b      	ldr	r3, [pc, #172]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	797a      	ldrb	r2, [r7, #5]
 800195a:	2101      	movs	r1, #1
 800195c:	fa01 f202 	lsl.w	r2, r1, r2
 8001960:	4611      	mov	r1, r2
 8001962:	4a28      	ldr	r2, [pc, #160]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001964:	430b      	orrs	r3, r1
 8001966:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001968:	4b26      	ldr	r3, [pc, #152]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	793a      	ldrb	r2, [r7, #4]
 800196e:	2101      	movs	r1, #1
 8001970:	fa01 f202 	lsl.w	r2, r1, r2
 8001974:	4611      	mov	r1, r2
 8001976:	4a23      	ldr	r2, [pc, #140]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001978:	430b      	orrs	r3, r1
 800197a:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 800197c:	4b21      	ldr	r3, [pc, #132]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	7c3a      	ldrb	r2, [r7, #16]
 8001982:	2101      	movs	r1, #1
 8001984:	fa01 f202 	lsl.w	r2, r1, r2
 8001988:	4611      	mov	r1, r2
 800198a:	4a1e      	ldr	r2, [pc, #120]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 800198c:	430b      	orrs	r3, r1
 800198e:	6053      	str	r3, [r2, #4]
    	    		   CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001990:	4b1c      	ldr	r3, [pc, #112]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	7d3a      	ldrb	r2, [r7, #20]
 8001996:	2101      	movs	r1, #1
 8001998:	fa01 f202 	lsl.w	r2, r1, r2
 800199c:	43d2      	mvns	r2, r2
 800199e:	4611      	mov	r1, r2
 80019a0:	4a18      	ldr	r2, [pc, #96]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019a2:	400b      	ands	r3, r1
 80019a4:	6053      	str	r3, [r2, #4]
     break;
 80019a6:	e061      	b.n	8001a6c <MGPIO_voidSetPBMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 80019a8:	79bb      	ldrb	r3, [r7, #6]
 80019aa:	2b05      	cmp	r3, #5
 80019ac:	d12c      	bne.n	8001a08 <MGPIO_voidSetPBMode_CRH+0x558>
    	    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 80019ae:	4b15      	ldr	r3, [pc, #84]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	797a      	ldrb	r2, [r7, #5]
 80019b4:	2101      	movs	r1, #1
 80019b6:	fa01 f202 	lsl.w	r2, r1, r2
 80019ba:	4611      	mov	r1, r2
 80019bc:	4a11      	ldr	r2, [pc, #68]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019be:	430b      	orrs	r3, r1
 80019c0:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 80019c2:	4b10      	ldr	r3, [pc, #64]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	793a      	ldrb	r2, [r7, #4]
 80019c8:	2101      	movs	r1, #1
 80019ca:	fa01 f202 	lsl.w	r2, r1, r2
 80019ce:	4611      	mov	r1, r2
 80019d0:	4a0c      	ldr	r2, [pc, #48]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019d2:	430b      	orrs	r3, r1
 80019d4:	6053      	str	r3, [r2, #4]
    	    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 80019d6:	4b0b      	ldr	r3, [pc, #44]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	7c3a      	ldrb	r2, [r7, #16]
 80019dc:	2101      	movs	r1, #1
 80019de:	fa01 f202 	lsl.w	r2, r1, r2
 80019e2:	43d2      	mvns	r2, r2
 80019e4:	4611      	mov	r1, r2
 80019e6:	4a07      	ldr	r2, [pc, #28]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019e8:	400b      	ands	r3, r1
 80019ea:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 80019ec:	4b05      	ldr	r3, [pc, #20]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	7d3a      	ldrb	r2, [r7, #20]
 80019f2:	2101      	movs	r1, #1
 80019f4:	fa01 f202 	lsl.w	r2, r1, r2
 80019f8:	4611      	mov	r1, r2
 80019fa:	4a02      	ldr	r2, [pc, #8]	; (8001a04 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019fc:	430b      	orrs	r3, r1
 80019fe:	6053      	str	r3, [r2, #4]
     break;
 8001a00:	e034      	b.n	8001a6c <MGPIO_voidSetPBMode_CRH+0x5bc>
 8001a02:	bf00      	nop
 8001a04:	40010c00 	.word	0x40010c00
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8001a08:	79bb      	ldrb	r3, [r7, #6]
 8001a0a:	2b06      	cmp	r3, #6
 8001a0c:	d12e      	bne.n	8001a6c <MGPIO_voidSetPBMode_CRH+0x5bc>
    	    		SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001a0e:	4b1a      	ldr	r3, [pc, #104]	; (8001a78 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	797a      	ldrb	r2, [r7, #5]
 8001a14:	2101      	movs	r1, #1
 8001a16:	fa01 f202 	lsl.w	r2, r1, r2
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	4a16      	ldr	r2, [pc, #88]	; (8001a78 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001a1e:	430b      	orrs	r3, r1
 8001a20:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001a22:	4b15      	ldr	r3, [pc, #84]	; (8001a78 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	793a      	ldrb	r2, [r7, #4]
 8001a28:	2101      	movs	r1, #1
 8001a2a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a2e:	4611      	mov	r1, r2
 8001a30:	4a11      	ldr	r2, [pc, #68]	; (8001a78 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001a32:	430b      	orrs	r3, r1
 8001a34:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001a36:	4b10      	ldr	r3, [pc, #64]	; (8001a78 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	7c3a      	ldrb	r2, [r7, #16]
 8001a3c:	2101      	movs	r1, #1
 8001a3e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a42:	4611      	mov	r1, r2
 8001a44:	4a0c      	ldr	r2, [pc, #48]	; (8001a78 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001a46:	430b      	orrs	r3, r1
 8001a48:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	7d3a      	ldrb	r2, [r7, #20]
 8001a50:	2101      	movs	r1, #1
 8001a52:	fa01 f202 	lsl.w	r2, r1, r2
 8001a56:	4611      	mov	r1, r2
 8001a58:	4a07      	ldr	r2, [pc, #28]	; (8001a78 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001a5a:	430b      	orrs	r3, r1
 8001a5c:	6053      	str	r3, [r2, #4]
     break;
 8001a5e:	e005      	b.n	8001a6c <MGPIO_voidSetPBMode_CRH+0x5bc>
     break;
 8001a60:	bf00      	nop
 8001a62:	e004      	b.n	8001a6e <MGPIO_voidSetPBMode_CRH+0x5be>
    break;
 8001a64:	bf00      	nop
 8001a66:	e002      	b.n	8001a6e <MGPIO_voidSetPBMode_CRH+0x5be>
     break;
 8001a68:	bf00      	nop
 8001a6a:	e000      	b.n	8001a6e <MGPIO_voidSetPBMode_CRH+0x5be>
     break;
 8001a6c:	bf00      	nop
  }

}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc90      	pop	{r4, r7}
 8001a76:	4770      	bx	lr
 8001a78:	40010c00 	.word	0x40010c00

08001a7c <MGPIO_voidSetPBpinDirection>:

static void MGPIO_voidSetPBpinDirection(PIN_T MGPIO_pinPINID,MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af02      	add	r7, sp, #8
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
 8001a86:	460b      	mov	r3, r1
 8001a88:	71bb      	strb	r3, [r7, #6]
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	717b      	strb	r3, [r7, #5]
  switch (MGPIO_pinPINID)
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	2b0f      	cmp	r3, #15
 8001a92:	f200 80d3 	bhi.w	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
 8001a96:	a201      	add	r2, pc, #4	; (adr r2, 8001a9c <MGPIO_voidSetPBpinDirection+0x20>)
 8001a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a9c:	08001add 	.word	0x08001add
 8001aa0:	08001af3 	.word	0x08001af3
 8001aa4:	08001b09 	.word	0x08001b09
 8001aa8:	08001b1f 	.word	0x08001b1f
 8001aac:	08001b35 	.word	0x08001b35
 8001ab0:	08001b4b 	.word	0x08001b4b
 8001ab4:	08001b61 	.word	0x08001b61
 8001ab8:	08001b77 	.word	0x08001b77
 8001abc:	08001b8d 	.word	0x08001b8d
 8001ac0:	08001ba3 	.word	0x08001ba3
 8001ac4:	08001bb9 	.word	0x08001bb9
 8001ac8:	08001bcf 	.word	0x08001bcf
 8001acc:	08001be5 	.word	0x08001be5
 8001ad0:	08001bfb 	.word	0x08001bfb
 8001ad4:	08001c11 	.word	0x08001c11
 8001ad8:	08001c27 	.word	0x08001c27
  {
    case PIN0 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE0_0_CRL,MODE0_1_CRL,CNF0_0_CRL,CNF0_1_CRL);
 8001adc:	7979      	ldrb	r1, [r7, #5]
 8001ade:	79b8      	ldrb	r0, [r7, #6]
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	9301      	str	r3, [sp, #4]
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	2301      	movs	r3, #1
 8001aea:	2200      	movs	r2, #0
 8001aec:	f7ff f9fa 	bl	8000ee4 <MGPIO_voidSetPBMode_CRL>
          break;
 8001af0:	e0a4      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN1 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE1_0_CRL,MODE1_1_CRL,CNF1_0_CRL,CNF1_1_CRL);
 8001af2:	7979      	ldrb	r1, [r7, #5]
 8001af4:	79b8      	ldrb	r0, [r7, #6]
 8001af6:	2307      	movs	r3, #7
 8001af8:	9301      	str	r3, [sp, #4]
 8001afa:	2306      	movs	r3, #6
 8001afc:	9300      	str	r3, [sp, #0]
 8001afe:	2305      	movs	r3, #5
 8001b00:	2204      	movs	r2, #4
 8001b02:	f7ff f9ef 	bl	8000ee4 <MGPIO_voidSetPBMode_CRL>
            break;
 8001b06:	e099      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN2 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE2_0_CRL,MODE2_1_CRL,CNF2_0_CRL,CNF2_1_CRL);
 8001b08:	7979      	ldrb	r1, [r7, #5]
 8001b0a:	79b8      	ldrb	r0, [r7, #6]
 8001b0c:	230b      	movs	r3, #11
 8001b0e:	9301      	str	r3, [sp, #4]
 8001b10:	230a      	movs	r3, #10
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	2309      	movs	r3, #9
 8001b16:	2208      	movs	r2, #8
 8001b18:	f7ff f9e4 	bl	8000ee4 <MGPIO_voidSetPBMode_CRL>
            break;
 8001b1c:	e08e      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN3 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE3_0_CRL,MODE3_1_CRL,CNF3_0_CRL,CNF3_1_CRL);
 8001b1e:	7979      	ldrb	r1, [r7, #5]
 8001b20:	79b8      	ldrb	r0, [r7, #6]
 8001b22:	230f      	movs	r3, #15
 8001b24:	9301      	str	r3, [sp, #4]
 8001b26:	230e      	movs	r3, #14
 8001b28:	9300      	str	r3, [sp, #0]
 8001b2a:	230d      	movs	r3, #13
 8001b2c:	220c      	movs	r2, #12
 8001b2e:	f7ff f9d9 	bl	8000ee4 <MGPIO_voidSetPBMode_CRL>
            break;
 8001b32:	e083      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN4 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE4_0_CRL,MODE4_1_CRL,CNF4_0_CRL,CNF4_1_CRL);
 8001b34:	7979      	ldrb	r1, [r7, #5]
 8001b36:	79b8      	ldrb	r0, [r7, #6]
 8001b38:	2313      	movs	r3, #19
 8001b3a:	9301      	str	r3, [sp, #4]
 8001b3c:	2312      	movs	r3, #18
 8001b3e:	9300      	str	r3, [sp, #0]
 8001b40:	2311      	movs	r3, #17
 8001b42:	2210      	movs	r2, #16
 8001b44:	f7ff f9ce 	bl	8000ee4 <MGPIO_voidSetPBMode_CRL>
          break;
 8001b48:	e078      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN5 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE5_0_CRL,MODE5_1_CRL,CNF5_0_CRL,CNF5_1_CRL);
 8001b4a:	7979      	ldrb	r1, [r7, #5]
 8001b4c:	79b8      	ldrb	r0, [r7, #6]
 8001b4e:	2317      	movs	r3, #23
 8001b50:	9301      	str	r3, [sp, #4]
 8001b52:	2316      	movs	r3, #22
 8001b54:	9300      	str	r3, [sp, #0]
 8001b56:	2315      	movs	r3, #21
 8001b58:	2214      	movs	r2, #20
 8001b5a:	f7ff f9c3 	bl	8000ee4 <MGPIO_voidSetPBMode_CRL>
          break;
 8001b5e:	e06d      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN6 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE6_0_CRL,MODE6_1_CRL,CNF6_0_CRL,CNF6_1_CRL);
 8001b60:	7979      	ldrb	r1, [r7, #5]
 8001b62:	79b8      	ldrb	r0, [r7, #6]
 8001b64:	231b      	movs	r3, #27
 8001b66:	9301      	str	r3, [sp, #4]
 8001b68:	231a      	movs	r3, #26
 8001b6a:	9300      	str	r3, [sp, #0]
 8001b6c:	2319      	movs	r3, #25
 8001b6e:	2218      	movs	r2, #24
 8001b70:	f7ff f9b8 	bl	8000ee4 <MGPIO_voidSetPBMode_CRL>
          break;
 8001b74:	e062      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN7 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE7_0_CRL,MODE7_1_CRL,CNF7_0_CRL,CNF7_1_CRL);
 8001b76:	7979      	ldrb	r1, [r7, #5]
 8001b78:	79b8      	ldrb	r0, [r7, #6]
 8001b7a:	231f      	movs	r3, #31
 8001b7c:	9301      	str	r3, [sp, #4]
 8001b7e:	231e      	movs	r3, #30
 8001b80:	9300      	str	r3, [sp, #0]
 8001b82:	231d      	movs	r3, #29
 8001b84:	221c      	movs	r2, #28
 8001b86:	f7ff f9ad 	bl	8000ee4 <MGPIO_voidSetPBMode_CRL>
          break;
 8001b8a:	e057      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN8 :
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE8_0_CRH,MODE8_1_CRH,CNF8_0_CRH,CNF8_1_CRH);
 8001b8c:	7979      	ldrb	r1, [r7, #5]
 8001b8e:	79b8      	ldrb	r0, [r7, #6]
 8001b90:	2303      	movs	r3, #3
 8001b92:	9301      	str	r3, [sp, #4]
 8001b94:	2302      	movs	r3, #2
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	2301      	movs	r3, #1
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f7ff fc88 	bl	80014b0 <MGPIO_voidSetPBMode_CRH>
          break;
 8001ba0:	e04c      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN9 :
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE9_0_CRH,MODE9_1_CRH,CNF9_0_CRH,CNF9_1_CRH);
 8001ba2:	7979      	ldrb	r1, [r7, #5]
 8001ba4:	79b8      	ldrb	r0, [r7, #6]
 8001ba6:	2307      	movs	r3, #7
 8001ba8:	9301      	str	r3, [sp, #4]
 8001baa:	2306      	movs	r3, #6
 8001bac:	9300      	str	r3, [sp, #0]
 8001bae:	2305      	movs	r3, #5
 8001bb0:	2204      	movs	r2, #4
 8001bb2:	f7ff fc7d 	bl	80014b0 <MGPIO_voidSetPBMode_CRH>
          break;
 8001bb6:	e041      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN10:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE10_0_CRH,MODE10_1_CRH,CNF10_0_CRH,CNF10_1_CRH);
 8001bb8:	7979      	ldrb	r1, [r7, #5]
 8001bba:	79b8      	ldrb	r0, [r7, #6]
 8001bbc:	230b      	movs	r3, #11
 8001bbe:	9301      	str	r3, [sp, #4]
 8001bc0:	230a      	movs	r3, #10
 8001bc2:	9300      	str	r3, [sp, #0]
 8001bc4:	2309      	movs	r3, #9
 8001bc6:	2208      	movs	r2, #8
 8001bc8:	f7ff fc72 	bl	80014b0 <MGPIO_voidSetPBMode_CRH>
            break;
 8001bcc:	e036      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN11:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE11_0_CRH,MODE11_1_CRH,CNF11_0_CRH,CNF11_1_CRH);
 8001bce:	7979      	ldrb	r1, [r7, #5]
 8001bd0:	79b8      	ldrb	r0, [r7, #6]
 8001bd2:	230f      	movs	r3, #15
 8001bd4:	9301      	str	r3, [sp, #4]
 8001bd6:	230e      	movs	r3, #14
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	230d      	movs	r3, #13
 8001bdc:	220c      	movs	r2, #12
 8001bde:	f7ff fc67 	bl	80014b0 <MGPIO_voidSetPBMode_CRH>
          break;
 8001be2:	e02b      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN12:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE12_0_CRH,MODE12_1_CRH,CNF12_0_CRH,CNF12_1_CRH);
 8001be4:	7979      	ldrb	r1, [r7, #5]
 8001be6:	79b8      	ldrb	r0, [r7, #6]
 8001be8:	2313      	movs	r3, #19
 8001bea:	9301      	str	r3, [sp, #4]
 8001bec:	2312      	movs	r3, #18
 8001bee:	9300      	str	r3, [sp, #0]
 8001bf0:	2311      	movs	r3, #17
 8001bf2:	2210      	movs	r2, #16
 8001bf4:	f7ff fc5c 	bl	80014b0 <MGPIO_voidSetPBMode_CRH>
          break;
 8001bf8:	e020      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN13:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE13_0_CRH,MODE13_1_CRH,CNF13_0_CRH,CNF13_1_CRH);
 8001bfa:	7979      	ldrb	r1, [r7, #5]
 8001bfc:	79b8      	ldrb	r0, [r7, #6]
 8001bfe:	2317      	movs	r3, #23
 8001c00:	9301      	str	r3, [sp, #4]
 8001c02:	2316      	movs	r3, #22
 8001c04:	9300      	str	r3, [sp, #0]
 8001c06:	2315      	movs	r3, #21
 8001c08:	2214      	movs	r2, #20
 8001c0a:	f7ff fc51 	bl	80014b0 <MGPIO_voidSetPBMode_CRH>
          break;
 8001c0e:	e015      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN14:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE14_0_CRH,MODE14_1_CRH,CNF14_0_CRH,CNF14_1_CRH);
 8001c10:	7979      	ldrb	r1, [r7, #5]
 8001c12:	79b8      	ldrb	r0, [r7, #6]
 8001c14:	231b      	movs	r3, #27
 8001c16:	9301      	str	r3, [sp, #4]
 8001c18:	231a      	movs	r3, #26
 8001c1a:	9300      	str	r3, [sp, #0]
 8001c1c:	2319      	movs	r3, #25
 8001c1e:	2218      	movs	r2, #24
 8001c20:	f7ff fc46 	bl	80014b0 <MGPIO_voidSetPBMode_CRH>
          break;
 8001c24:	e00a      	b.n	8001c3c <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN15:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE15_0_CRH,MODE15_1_CRH,CNF15_0_CRH,CNF15_1_CRH);
 8001c26:	7979      	ldrb	r1, [r7, #5]
 8001c28:	79b8      	ldrb	r0, [r7, #6]
 8001c2a:	231f      	movs	r3, #31
 8001c2c:	9301      	str	r3, [sp, #4]
 8001c2e:	231e      	movs	r3, #30
 8001c30:	9300      	str	r3, [sp, #0]
 8001c32:	231d      	movs	r3, #29
 8001c34:	221c      	movs	r2, #28
 8001c36:	f7ff fc3b 	bl	80014b0 <MGPIO_voidSetPBMode_CRH>
          break;
 8001c3a:	bf00      	nop

  }

}
 8001c3c:	bf00      	nop
 8001c3e:	3708      	adds	r7, #8
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <MGPIO_voidSetPCMode_CRL>:

////////////////PORTC PIN direction////////////////////


static void MGPIO_voidSetPCMode_CRL(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRL_BITS MGPIO_ModeBit0,MGPIOX_CRL_BITS MGPIO_ModeBit1,MGPIOX_CRL_BITS MGPIO_ConfigBit0,MGPIOX_CRL_BITS MGPIO_ConfigBit1)
{
 8001c44:	b490      	push	{r4, r7}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4604      	mov	r4, r0
 8001c4c:	4608      	mov	r0, r1
 8001c4e:	4611      	mov	r1, r2
 8001c50:	461a      	mov	r2, r3
 8001c52:	4623      	mov	r3, r4
 8001c54:	71fb      	strb	r3, [r7, #7]
 8001c56:	4603      	mov	r3, r0
 8001c58:	71bb      	strb	r3, [r7, #6]
 8001c5a:	460b      	mov	r3, r1
 8001c5c:	717b      	strb	r3, [r7, #5]
 8001c5e:	4613      	mov	r3, r2
 8001c60:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	2b03      	cmp	r3, #3
 8001c66:	f200 82cc 	bhi.w	8002202 <MGPIO_voidSetPCMode_CRL+0x5be>
 8001c6a:	a201      	add	r2, pc, #4	; (adr r2, 8001c70 <MGPIO_voidSetPCMode_CRL+0x2c>)
 8001c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c70:	08001c81 	.word	0x08001c81
 8001c74:	08001d9f 	.word	0x08001d9f
 8001c78:	08001f15 	.word	0x08001f15
 8001c7c:	08002087 	.word	0x08002087
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 8001c80:	79bb      	ldrb	r3, [r7, #6]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d12c      	bne.n	8001ce0 <MGPIO_voidSetPCMode_CRL+0x9c>
    	{
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001c86:	4ba2      	ldr	r3, [pc, #648]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	797a      	ldrb	r2, [r7, #5]
 8001c8c:	2101      	movs	r1, #1
 8001c8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001c92:	43d2      	mvns	r2, r2
 8001c94:	4611      	mov	r1, r2
 8001c96:	4a9e      	ldr	r2, [pc, #632]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001c98:	400b      	ands	r3, r1
 8001c9a:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001c9c:	4b9c      	ldr	r3, [pc, #624]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	793a      	ldrb	r2, [r7, #4]
 8001ca2:	2101      	movs	r1, #1
 8001ca4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ca8:	43d2      	mvns	r2, r2
 8001caa:	4611      	mov	r1, r2
 8001cac:	4a98      	ldr	r2, [pc, #608]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001cae:	400b      	ands	r3, r1
 8001cb0:	6013      	str	r3, [r2, #0]
             CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001cb2:	4b97      	ldr	r3, [pc, #604]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	7c3a      	ldrb	r2, [r7, #16]
 8001cb8:	2101      	movs	r1, #1
 8001cba:	fa01 f202 	lsl.w	r2, r1, r2
 8001cbe:	43d2      	mvns	r2, r2
 8001cc0:	4611      	mov	r1, r2
 8001cc2:	4a93      	ldr	r2, [pc, #588]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001cc4:	400b      	ands	r3, r1
 8001cc6:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001cc8:	4b91      	ldr	r3, [pc, #580]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	7d3a      	ldrb	r2, [r7, #20]
 8001cce:	2101      	movs	r1, #1
 8001cd0:	fa01 f202 	lsl.w	r2, r1, r2
 8001cd4:	43d2      	mvns	r2, r2
 8001cd6:	4611      	mov	r1, r2
 8001cd8:	4a8d      	ldr	r2, [pc, #564]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001cda:	400b      	ands	r3, r1
 8001cdc:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
		}

     break;
 8001cde:	e289      	b.n	80021f4 <MGPIO_voidSetPCMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 8001ce0:	79bb      	ldrb	r3, [r7, #6]
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d12b      	bne.n	8001d3e <MGPIO_voidSetPCMode_CRL+0xfa>
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001ce6:	4b8a      	ldr	r3, [pc, #552]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	797a      	ldrb	r2, [r7, #5]
 8001cec:	2101      	movs	r1, #1
 8001cee:	fa01 f202 	lsl.w	r2, r1, r2
 8001cf2:	43d2      	mvns	r2, r2
 8001cf4:	4611      	mov	r1, r2
 8001cf6:	4a86      	ldr	r2, [pc, #536]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001cf8:	400b      	ands	r3, r1
 8001cfa:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001cfc:	4b84      	ldr	r3, [pc, #528]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	793a      	ldrb	r2, [r7, #4]
 8001d02:	2101      	movs	r1, #1
 8001d04:	fa01 f202 	lsl.w	r2, r1, r2
 8001d08:	43d2      	mvns	r2, r2
 8001d0a:	4611      	mov	r1, r2
 8001d0c:	4a80      	ldr	r2, [pc, #512]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001d0e:	400b      	ands	r3, r1
 8001d10:	6013      	str	r3, [r2, #0]
    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001d12:	4b7f      	ldr	r3, [pc, #508]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	7c3a      	ldrb	r2, [r7, #16]
 8001d18:	2101      	movs	r1, #1
 8001d1a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d1e:	4611      	mov	r1, r2
 8001d20:	4a7b      	ldr	r2, [pc, #492]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001d22:	430b      	orrs	r3, r1
 8001d24:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001d26:	4b7a      	ldr	r3, [pc, #488]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	7d3a      	ldrb	r2, [r7, #20]
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d32:	43d2      	mvns	r2, r2
 8001d34:	4611      	mov	r1, r2
 8001d36:	4a76      	ldr	r2, [pc, #472]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001d38:	400b      	ands	r3, r1
 8001d3a:	6013      	str	r3, [r2, #0]
     break;
 8001d3c:	e25a      	b.n	80021f4 <MGPIO_voidSetPCMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 8001d3e:	79bb      	ldrb	r3, [r7, #6]
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	f040 8257 	bne.w	80021f4 <MGPIO_voidSetPCMode_CRL+0x5b0>
    		CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001d46:	4b72      	ldr	r3, [pc, #456]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	797a      	ldrb	r2, [r7, #5]
 8001d4c:	2101      	movs	r1, #1
 8001d4e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d52:	43d2      	mvns	r2, r2
 8001d54:	4611      	mov	r1, r2
 8001d56:	4a6e      	ldr	r2, [pc, #440]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001d58:	400b      	ands	r3, r1
 8001d5a:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001d5c:	4b6c      	ldr	r3, [pc, #432]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	793a      	ldrb	r2, [r7, #4]
 8001d62:	2101      	movs	r1, #1
 8001d64:	fa01 f202 	lsl.w	r2, r1, r2
 8001d68:	43d2      	mvns	r2, r2
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	4a68      	ldr	r2, [pc, #416]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001d6e:	400b      	ands	r3, r1
 8001d70:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001d72:	4b67      	ldr	r3, [pc, #412]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	7c3a      	ldrb	r2, [r7, #16]
 8001d78:	2101      	movs	r1, #1
 8001d7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d7e:	43d2      	mvns	r2, r2
 8001d80:	4611      	mov	r1, r2
 8001d82:	4a63      	ldr	r2, [pc, #396]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001d84:	400b      	ands	r3, r1
 8001d86:	6013      	str	r3, [r2, #0]
    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001d88:	4b61      	ldr	r3, [pc, #388]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	7d3a      	ldrb	r2, [r7, #20]
 8001d8e:	2101      	movs	r1, #1
 8001d90:	fa01 f202 	lsl.w	r2, r1, r2
 8001d94:	4611      	mov	r1, r2
 8001d96:	4a5e      	ldr	r2, [pc, #376]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001d98:	430b      	orrs	r3, r1
 8001d9a:	6013      	str	r3, [r2, #0]
     break;
 8001d9c:	e22a      	b.n	80021f4 <MGPIO_voidSetPCMode_CRL+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8001d9e:	79bb      	ldrb	r3, [r7, #6]
 8001da0:	2b03      	cmp	r3, #3
 8001da2:	d12b      	bne.n	8001dfc <MGPIO_voidSetPCMode_CRL+0x1b8>
    	{
    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001da4:	4b5a      	ldr	r3, [pc, #360]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	797a      	ldrb	r2, [r7, #5]
 8001daa:	2101      	movs	r1, #1
 8001dac:	fa01 f202 	lsl.w	r2, r1, r2
 8001db0:	4611      	mov	r1, r2
 8001db2:	4a57      	ldr	r2, [pc, #348]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001db4:	430b      	orrs	r3, r1
 8001db6:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001db8:	4b55      	ldr	r3, [pc, #340]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	793a      	ldrb	r2, [r7, #4]
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	fa01 f202 	lsl.w	r2, r1, r2
 8001dc4:	43d2      	mvns	r2, r2
 8001dc6:	4611      	mov	r1, r2
 8001dc8:	4a51      	ldr	r2, [pc, #324]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001dca:	400b      	ands	r3, r1
 8001dcc:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001dce:	4b50      	ldr	r3, [pc, #320]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	7c3a      	ldrb	r2, [r7, #16]
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8001dda:	43d2      	mvns	r2, r2
 8001ddc:	4611      	mov	r1, r2
 8001dde:	4a4c      	ldr	r2, [pc, #304]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001de0:	400b      	ands	r3, r1
 8001de2:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001de4:	4b4a      	ldr	r3, [pc, #296]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	7d3a      	ldrb	r2, [r7, #20]
 8001dea:	2101      	movs	r1, #1
 8001dec:	fa01 f202 	lsl.w	r2, r1, r2
 8001df0:	43d2      	mvns	r2, r2
 8001df2:	4611      	mov	r1, r2
 8001df4:	4a46      	ldr	r2, [pc, #280]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001df6:	400b      	ands	r3, r1
 8001df8:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);


    	}

    break;
 8001dfa:	e1fd      	b.n	80021f8 <MGPIO_voidSetPCMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8001dfc:	79bb      	ldrb	r3, [r7, #6]
 8001dfe:	2b04      	cmp	r3, #4
 8001e00:	d12a      	bne.n	8001e58 <MGPIO_voidSetPCMode_CRL+0x214>
    		SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001e02:	4b43      	ldr	r3, [pc, #268]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	797a      	ldrb	r2, [r7, #5]
 8001e08:	2101      	movs	r1, #1
 8001e0a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e0e:	4611      	mov	r1, r2
 8001e10:	4a3f      	ldr	r2, [pc, #252]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e12:	430b      	orrs	r3, r1
 8001e14:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001e16:	4b3e      	ldr	r3, [pc, #248]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	793a      	ldrb	r2, [r7, #4]
 8001e1c:	2101      	movs	r1, #1
 8001e1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e22:	43d2      	mvns	r2, r2
 8001e24:	4611      	mov	r1, r2
 8001e26:	4a3a      	ldr	r2, [pc, #232]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e28:	400b      	ands	r3, r1
 8001e2a:	6013      	str	r3, [r2, #0]
    		SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001e2c:	4b38      	ldr	r3, [pc, #224]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	7c3a      	ldrb	r2, [r7, #16]
 8001e32:	2101      	movs	r1, #1
 8001e34:	fa01 f202 	lsl.w	r2, r1, r2
 8001e38:	4611      	mov	r1, r2
 8001e3a:	4a35      	ldr	r2, [pc, #212]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e3c:	430b      	orrs	r3, r1
 8001e3e:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001e40:	4b33      	ldr	r3, [pc, #204]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	7d3a      	ldrb	r2, [r7, #20]
 8001e46:	2101      	movs	r1, #1
 8001e48:	fa01 f202 	lsl.w	r2, r1, r2
 8001e4c:	43d2      	mvns	r2, r2
 8001e4e:	4611      	mov	r1, r2
 8001e50:	4a2f      	ldr	r2, [pc, #188]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e52:	400b      	ands	r3, r1
 8001e54:	6013      	str	r3, [r2, #0]
    break;
 8001e56:	e1cf      	b.n	80021f8 <MGPIO_voidSetPCMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8001e58:	79bb      	ldrb	r3, [r7, #6]
 8001e5a:	2b05      	cmp	r3, #5
 8001e5c:	d12a      	bne.n	8001eb4 <MGPIO_voidSetPCMode_CRL+0x270>
    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001e5e:	4b2c      	ldr	r3, [pc, #176]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	797a      	ldrb	r2, [r7, #5]
 8001e64:	2101      	movs	r1, #1
 8001e66:	fa01 f202 	lsl.w	r2, r1, r2
 8001e6a:	4611      	mov	r1, r2
 8001e6c:	4a28      	ldr	r2, [pc, #160]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e6e:	430b      	orrs	r3, r1
 8001e70:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001e72:	4b27      	ldr	r3, [pc, #156]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	793a      	ldrb	r2, [r7, #4]
 8001e78:	2101      	movs	r1, #1
 8001e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e7e:	43d2      	mvns	r2, r2
 8001e80:	4611      	mov	r1, r2
 8001e82:	4a23      	ldr	r2, [pc, #140]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e84:	400b      	ands	r3, r1
 8001e86:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001e88:	4b21      	ldr	r3, [pc, #132]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	7c3a      	ldrb	r2, [r7, #16]
 8001e8e:	2101      	movs	r1, #1
 8001e90:	fa01 f202 	lsl.w	r2, r1, r2
 8001e94:	43d2      	mvns	r2, r2
 8001e96:	4611      	mov	r1, r2
 8001e98:	4a1d      	ldr	r2, [pc, #116]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e9a:	400b      	ands	r3, r1
 8001e9c:	6013      	str	r3, [r2, #0]
    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001e9e:	4b1c      	ldr	r3, [pc, #112]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	7d3a      	ldrb	r2, [r7, #20]
 8001ea4:	2101      	movs	r1, #1
 8001ea6:	fa01 f202 	lsl.w	r2, r1, r2
 8001eaa:	4611      	mov	r1, r2
 8001eac:	4a18      	ldr	r2, [pc, #96]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001eae:	430b      	orrs	r3, r1
 8001eb0:	6013      	str	r3, [r2, #0]
    break;
 8001eb2:	e1a1      	b.n	80021f8 <MGPIO_voidSetPCMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8001eb4:	79bb      	ldrb	r3, [r7, #6]
 8001eb6:	2b06      	cmp	r3, #6
 8001eb8:	f040 819e 	bne.w	80021f8 <MGPIO_voidSetPCMode_CRL+0x5b4>
    		  SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001ebc:	4b14      	ldr	r3, [pc, #80]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	797a      	ldrb	r2, [r7, #5]
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ec8:	4611      	mov	r1, r2
 8001eca:	4a11      	ldr	r2, [pc, #68]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ecc:	430b      	orrs	r3, r1
 8001ece:	6013      	str	r3, [r2, #0]
    		  CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001ed0:	4b0f      	ldr	r3, [pc, #60]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	793a      	ldrb	r2, [r7, #4]
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	fa01 f202 	lsl.w	r2, r1, r2
 8001edc:	43d2      	mvns	r2, r2
 8001ede:	4611      	mov	r1, r2
 8001ee0:	4a0b      	ldr	r2, [pc, #44]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ee2:	400b      	ands	r3, r1
 8001ee4:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	7c3a      	ldrb	r2, [r7, #16]
 8001eec:	2101      	movs	r1, #1
 8001eee:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef2:	4611      	mov	r1, r2
 8001ef4:	4a06      	ldr	r2, [pc, #24]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ef6:	430b      	orrs	r3, r1
 8001ef8:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001efa:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	7d3a      	ldrb	r2, [r7, #20]
 8001f00:	2101      	movs	r1, #1
 8001f02:	fa01 f202 	lsl.w	r2, r1, r2
 8001f06:	4611      	mov	r1, r2
 8001f08:	4a01      	ldr	r2, [pc, #4]	; (8001f10 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001f0a:	430b      	orrs	r3, r1
 8001f0c:	6013      	str	r3, [r2, #0]
    break;
 8001f0e:	e173      	b.n	80021f8 <MGPIO_voidSetPCMode_CRL+0x5b4>
 8001f10:	40011000 	.word	0x40011000
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8001f14:	79bb      	ldrb	r3, [r7, #6]
 8001f16:	2b03      	cmp	r3, #3
 8001f18:	d12b      	bne.n	8001f72 <MGPIO_voidSetPCMode_CRL+0x32e>
    	    	{

    	            CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001f1a:	4b9f      	ldr	r3, [pc, #636]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	797a      	ldrb	r2, [r7, #5]
 8001f20:	2101      	movs	r1, #1
 8001f22:	fa01 f202 	lsl.w	r2, r1, r2
 8001f26:	43d2      	mvns	r2, r2
 8001f28:	4611      	mov	r1, r2
 8001f2a:	4a9b      	ldr	r2, [pc, #620]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001f2c:	400b      	ands	r3, r1
 8001f2e:	6013      	str	r3, [r2, #0]
    	            SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001f30:	4b99      	ldr	r3, [pc, #612]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	793a      	ldrb	r2, [r7, #4]
 8001f36:	2101      	movs	r1, #1
 8001f38:	fa01 f202 	lsl.w	r2, r1, r2
 8001f3c:	4611      	mov	r1, r2
 8001f3e:	4a96      	ldr	r2, [pc, #600]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001f40:	430b      	orrs	r3, r1
 8001f42:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001f44:	4b94      	ldr	r3, [pc, #592]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	7c3a      	ldrb	r2, [r7, #16]
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	fa01 f202 	lsl.w	r2, r1, r2
 8001f50:	43d2      	mvns	r2, r2
 8001f52:	4611      	mov	r1, r2
 8001f54:	4a90      	ldr	r2, [pc, #576]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001f56:	400b      	ands	r3, r1
 8001f58:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001f5a:	4b8f      	ldr	r3, [pc, #572]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	7d3a      	ldrb	r2, [r7, #20]
 8001f60:	2101      	movs	r1, #1
 8001f62:	fa01 f202 	lsl.w	r2, r1, r2
 8001f66:	43d2      	mvns	r2, r2
 8001f68:	4611      	mov	r1, r2
 8001f6a:	4a8b      	ldr	r2, [pc, #556]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001f6c:	400b      	ands	r3, r1
 8001f6e:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
    	    	}


     break;
 8001f70:	e144      	b.n	80021fc <MGPIO_voidSetPCMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8001f72:	79bb      	ldrb	r3, [r7, #6]
 8001f74:	2b04      	cmp	r3, #4
 8001f76:	d12a      	bne.n	8001fce <MGPIO_voidSetPCMode_CRL+0x38a>
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001f78:	4b87      	ldr	r3, [pc, #540]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	797a      	ldrb	r2, [r7, #5]
 8001f7e:	2101      	movs	r1, #1
 8001f80:	fa01 f202 	lsl.w	r2, r1, r2
 8001f84:	43d2      	mvns	r2, r2
 8001f86:	4611      	mov	r1, r2
 8001f88:	4a83      	ldr	r2, [pc, #524]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001f8a:	400b      	ands	r3, r1
 8001f8c:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001f8e:	4b82      	ldr	r3, [pc, #520]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	793a      	ldrb	r2, [r7, #4]
 8001f94:	2101      	movs	r1, #1
 8001f96:	fa01 f202 	lsl.w	r2, r1, r2
 8001f9a:	4611      	mov	r1, r2
 8001f9c:	4a7e      	ldr	r2, [pc, #504]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001f9e:	430b      	orrs	r3, r1
 8001fa0:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001fa2:	4b7d      	ldr	r3, [pc, #500]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	7c3a      	ldrb	r2, [r7, #16]
 8001fa8:	2101      	movs	r1, #1
 8001faa:	fa01 f202 	lsl.w	r2, r1, r2
 8001fae:	4611      	mov	r1, r2
 8001fb0:	4a79      	ldr	r2, [pc, #484]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001fb2:	430b      	orrs	r3, r1
 8001fb4:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001fb6:	4b78      	ldr	r3, [pc, #480]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	7d3a      	ldrb	r2, [r7, #20]
 8001fbc:	2101      	movs	r1, #1
 8001fbe:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc2:	43d2      	mvns	r2, r2
 8001fc4:	4611      	mov	r1, r2
 8001fc6:	4a74      	ldr	r2, [pc, #464]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001fc8:	400b      	ands	r3, r1
 8001fca:	6013      	str	r3, [r2, #0]
     break;
 8001fcc:	e116      	b.n	80021fc <MGPIO_voidSetPCMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8001fce:	79bb      	ldrb	r3, [r7, #6]
 8001fd0:	2b05      	cmp	r3, #5
 8001fd2:	d12a      	bne.n	800202a <MGPIO_voidSetPCMode_CRL+0x3e6>
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001fd4:	4b70      	ldr	r3, [pc, #448]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	797a      	ldrb	r2, [r7, #5]
 8001fda:	2101      	movs	r1, #1
 8001fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8001fe0:	43d2      	mvns	r2, r2
 8001fe2:	4611      	mov	r1, r2
 8001fe4:	4a6c      	ldr	r2, [pc, #432]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001fe6:	400b      	ands	r3, r1
 8001fe8:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001fea:	4b6b      	ldr	r3, [pc, #428]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	793a      	ldrb	r2, [r7, #4]
 8001ff0:	2101      	movs	r1, #1
 8001ff2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff6:	4611      	mov	r1, r2
 8001ff8:	4a67      	ldr	r2, [pc, #412]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8001ffa:	430b      	orrs	r3, r1
 8001ffc:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001ffe:	4b66      	ldr	r3, [pc, #408]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	7c3a      	ldrb	r2, [r7, #16]
 8002004:	2101      	movs	r1, #1
 8002006:	fa01 f202 	lsl.w	r2, r1, r2
 800200a:	43d2      	mvns	r2, r2
 800200c:	4611      	mov	r1, r2
 800200e:	4a62      	ldr	r2, [pc, #392]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002010:	400b      	ands	r3, r1
 8002012:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8002014:	4b60      	ldr	r3, [pc, #384]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	7d3a      	ldrb	r2, [r7, #20]
 800201a:	2101      	movs	r1, #1
 800201c:	fa01 f202 	lsl.w	r2, r1, r2
 8002020:	4611      	mov	r1, r2
 8002022:	4a5d      	ldr	r2, [pc, #372]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002024:	430b      	orrs	r3, r1
 8002026:	6013      	str	r3, [r2, #0]
     break;
 8002028:	e0e8      	b.n	80021fc <MGPIO_voidSetPCMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 800202a:	79bb      	ldrb	r3, [r7, #6]
 800202c:	2b06      	cmp	r3, #6
 800202e:	f040 80e5 	bne.w	80021fc <MGPIO_voidSetPCMode_CRL+0x5b8>
    	    		CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8002032:	4b59      	ldr	r3, [pc, #356]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	797a      	ldrb	r2, [r7, #5]
 8002038:	2101      	movs	r1, #1
 800203a:	fa01 f202 	lsl.w	r2, r1, r2
 800203e:	43d2      	mvns	r2, r2
 8002040:	4611      	mov	r1, r2
 8002042:	4a55      	ldr	r2, [pc, #340]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002044:	400b      	ands	r3, r1
 8002046:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8002048:	4b53      	ldr	r3, [pc, #332]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	793a      	ldrb	r2, [r7, #4]
 800204e:	2101      	movs	r1, #1
 8002050:	fa01 f202 	lsl.w	r2, r1, r2
 8002054:	4611      	mov	r1, r2
 8002056:	4a50      	ldr	r2, [pc, #320]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002058:	430b      	orrs	r3, r1
 800205a:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 800205c:	4b4e      	ldr	r3, [pc, #312]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	7c3a      	ldrb	r2, [r7, #16]
 8002062:	2101      	movs	r1, #1
 8002064:	fa01 f202 	lsl.w	r2, r1, r2
 8002068:	4611      	mov	r1, r2
 800206a:	4a4b      	ldr	r2, [pc, #300]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 800206c:	430b      	orrs	r3, r1
 800206e:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8002070:	4b49      	ldr	r3, [pc, #292]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	7d3a      	ldrb	r2, [r7, #20]
 8002076:	2101      	movs	r1, #1
 8002078:	fa01 f202 	lsl.w	r2, r1, r2
 800207c:	4611      	mov	r1, r2
 800207e:	4a46      	ldr	r2, [pc, #280]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002080:	430b      	orrs	r3, r1
 8002082:	6013      	str	r3, [r2, #0]
     break;
 8002084:	e0ba      	b.n	80021fc <MGPIO_voidSetPCMode_CRL+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8002086:	79bb      	ldrb	r3, [r7, #6]
 8002088:	2b03      	cmp	r3, #3
 800208a:	d12a      	bne.n	80020e2 <MGPIO_voidSetPCMode_CRL+0x49e>
    	    	{
    		      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 800208c:	4b42      	ldr	r3, [pc, #264]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	797a      	ldrb	r2, [r7, #5]
 8002092:	2101      	movs	r1, #1
 8002094:	fa01 f202 	lsl.w	r2, r1, r2
 8002098:	4611      	mov	r1, r2
 800209a:	4a3f      	ldr	r2, [pc, #252]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 800209c:	430b      	orrs	r3, r1
 800209e:	6013      	str	r3, [r2, #0]
    		      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 80020a0:	4b3d      	ldr	r3, [pc, #244]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	793a      	ldrb	r2, [r7, #4]
 80020a6:	2101      	movs	r1, #1
 80020a8:	fa01 f202 	lsl.w	r2, r1, r2
 80020ac:	4611      	mov	r1, r2
 80020ae:	4a3a      	ldr	r2, [pc, #232]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020b0:	430b      	orrs	r3, r1
 80020b2:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 80020b4:	4b38      	ldr	r3, [pc, #224]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	7c3a      	ldrb	r2, [r7, #16]
 80020ba:	2101      	movs	r1, #1
 80020bc:	fa01 f202 	lsl.w	r2, r1, r2
 80020c0:	43d2      	mvns	r2, r2
 80020c2:	4611      	mov	r1, r2
 80020c4:	4a34      	ldr	r2, [pc, #208]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020c6:	400b      	ands	r3, r1
 80020c8:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 80020ca:	4b33      	ldr	r3, [pc, #204]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	7d3a      	ldrb	r2, [r7, #20]
 80020d0:	2101      	movs	r1, #1
 80020d2:	fa01 f202 	lsl.w	r2, r1, r2
 80020d6:	43d2      	mvns	r2, r2
 80020d8:	4611      	mov	r1, r2
 80020da:	4a2f      	ldr	r2, [pc, #188]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020dc:	400b      	ands	r3, r1
 80020de:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
    	    	}

     break;
 80020e0:	e08e      	b.n	8002200 <MGPIO_voidSetPCMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 80020e2:	79bb      	ldrb	r3, [r7, #6]
 80020e4:	2b04      	cmp	r3, #4
 80020e6:	d129      	bne.n	800213c <MGPIO_voidSetPCMode_CRL+0x4f8>
    	    		   SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 80020e8:	4b2b      	ldr	r3, [pc, #172]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	797a      	ldrb	r2, [r7, #5]
 80020ee:	2101      	movs	r1, #1
 80020f0:	fa01 f202 	lsl.w	r2, r1, r2
 80020f4:	4611      	mov	r1, r2
 80020f6:	4a28      	ldr	r2, [pc, #160]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020f8:	430b      	orrs	r3, r1
 80020fa:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 80020fc:	4b26      	ldr	r3, [pc, #152]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	793a      	ldrb	r2, [r7, #4]
 8002102:	2101      	movs	r1, #1
 8002104:	fa01 f202 	lsl.w	r2, r1, r2
 8002108:	4611      	mov	r1, r2
 800210a:	4a23      	ldr	r2, [pc, #140]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 800210c:	430b      	orrs	r3, r1
 800210e:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8002110:	4b21      	ldr	r3, [pc, #132]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	7c3a      	ldrb	r2, [r7, #16]
 8002116:	2101      	movs	r1, #1
 8002118:	fa01 f202 	lsl.w	r2, r1, r2
 800211c:	4611      	mov	r1, r2
 800211e:	4a1e      	ldr	r2, [pc, #120]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002120:	430b      	orrs	r3, r1
 8002122:	6013      	str	r3, [r2, #0]
    	    		   CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8002124:	4b1c      	ldr	r3, [pc, #112]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	7d3a      	ldrb	r2, [r7, #20]
 800212a:	2101      	movs	r1, #1
 800212c:	fa01 f202 	lsl.w	r2, r1, r2
 8002130:	43d2      	mvns	r2, r2
 8002132:	4611      	mov	r1, r2
 8002134:	4a18      	ldr	r2, [pc, #96]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002136:	400b      	ands	r3, r1
 8002138:	6013      	str	r3, [r2, #0]
     break;
 800213a:	e061      	b.n	8002200 <MGPIO_voidSetPCMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 800213c:	79bb      	ldrb	r3, [r7, #6]
 800213e:	2b05      	cmp	r3, #5
 8002140:	d12c      	bne.n	800219c <MGPIO_voidSetPCMode_CRL+0x558>
    	    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8002142:	4b15      	ldr	r3, [pc, #84]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	797a      	ldrb	r2, [r7, #5]
 8002148:	2101      	movs	r1, #1
 800214a:	fa01 f202 	lsl.w	r2, r1, r2
 800214e:	4611      	mov	r1, r2
 8002150:	4a11      	ldr	r2, [pc, #68]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002152:	430b      	orrs	r3, r1
 8002154:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8002156:	4b10      	ldr	r3, [pc, #64]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	793a      	ldrb	r2, [r7, #4]
 800215c:	2101      	movs	r1, #1
 800215e:	fa01 f202 	lsl.w	r2, r1, r2
 8002162:	4611      	mov	r1, r2
 8002164:	4a0c      	ldr	r2, [pc, #48]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002166:	430b      	orrs	r3, r1
 8002168:	6013      	str	r3, [r2, #0]
    	    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 800216a:	4b0b      	ldr	r3, [pc, #44]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	7c3a      	ldrb	r2, [r7, #16]
 8002170:	2101      	movs	r1, #1
 8002172:	fa01 f202 	lsl.w	r2, r1, r2
 8002176:	43d2      	mvns	r2, r2
 8002178:	4611      	mov	r1, r2
 800217a:	4a07      	ldr	r2, [pc, #28]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 800217c:	400b      	ands	r3, r1
 800217e:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8002180:	4b05      	ldr	r3, [pc, #20]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	7d3a      	ldrb	r2, [r7, #20]
 8002186:	2101      	movs	r1, #1
 8002188:	fa01 f202 	lsl.w	r2, r1, r2
 800218c:	4611      	mov	r1, r2
 800218e:	4a02      	ldr	r2, [pc, #8]	; (8002198 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002190:	430b      	orrs	r3, r1
 8002192:	6013      	str	r3, [r2, #0]
     break;
 8002194:	e034      	b.n	8002200 <MGPIO_voidSetPCMode_CRL+0x5bc>
 8002196:	bf00      	nop
 8002198:	40011000 	.word	0x40011000
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 800219c:	79bb      	ldrb	r3, [r7, #6]
 800219e:	2b06      	cmp	r3, #6
 80021a0:	d12e      	bne.n	8002200 <MGPIO_voidSetPCMode_CRL+0x5bc>
    	    		SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 80021a2:	4b1a      	ldr	r3, [pc, #104]	; (800220c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	797a      	ldrb	r2, [r7, #5]
 80021a8:	2101      	movs	r1, #1
 80021aa:	fa01 f202 	lsl.w	r2, r1, r2
 80021ae:	4611      	mov	r1, r2
 80021b0:	4a16      	ldr	r2, [pc, #88]	; (800220c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80021b2:	430b      	orrs	r3, r1
 80021b4:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 80021b6:	4b15      	ldr	r3, [pc, #84]	; (800220c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	793a      	ldrb	r2, [r7, #4]
 80021bc:	2101      	movs	r1, #1
 80021be:	fa01 f202 	lsl.w	r2, r1, r2
 80021c2:	4611      	mov	r1, r2
 80021c4:	4a11      	ldr	r2, [pc, #68]	; (800220c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80021c6:	430b      	orrs	r3, r1
 80021c8:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 80021ca:	4b10      	ldr	r3, [pc, #64]	; (800220c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	7c3a      	ldrb	r2, [r7, #16]
 80021d0:	2101      	movs	r1, #1
 80021d2:	fa01 f202 	lsl.w	r2, r1, r2
 80021d6:	4611      	mov	r1, r2
 80021d8:	4a0c      	ldr	r2, [pc, #48]	; (800220c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80021da:	430b      	orrs	r3, r1
 80021dc:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 80021de:	4b0b      	ldr	r3, [pc, #44]	; (800220c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	7d3a      	ldrb	r2, [r7, #20]
 80021e4:	2101      	movs	r1, #1
 80021e6:	fa01 f202 	lsl.w	r2, r1, r2
 80021ea:	4611      	mov	r1, r2
 80021ec:	4a07      	ldr	r2, [pc, #28]	; (800220c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80021ee:	430b      	orrs	r3, r1
 80021f0:	6013      	str	r3, [r2, #0]
     break;
 80021f2:	e005      	b.n	8002200 <MGPIO_voidSetPCMode_CRL+0x5bc>
     break;
 80021f4:	bf00      	nop
 80021f6:	e004      	b.n	8002202 <MGPIO_voidSetPCMode_CRL+0x5be>
    break;
 80021f8:	bf00      	nop
 80021fa:	e002      	b.n	8002202 <MGPIO_voidSetPCMode_CRL+0x5be>
     break;
 80021fc:	bf00      	nop
 80021fe:	e000      	b.n	8002202 <MGPIO_voidSetPCMode_CRL+0x5be>
     break;
 8002200:	bf00      	nop
  }

}
 8002202:	bf00      	nop
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bc90      	pop	{r4, r7}
 800220a:	4770      	bx	lr
 800220c:	40011000 	.word	0x40011000

08002210 <MGPIO_voidSetPCMode_CRH>:


static void MGPIO_voidSetPCMode_CRH(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRH_BITS MGPIO_ModeBit0,MGPIOX_CRH_BITS MGPIO_ModeBit1,MGPIOX_CRH_BITS MGPIO_ConfigBit0,MGPIOX_CRH_BITS MGPIO_ConfigBit1)
{
 8002210:	b490      	push	{r4, r7}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	4604      	mov	r4, r0
 8002218:	4608      	mov	r0, r1
 800221a:	4611      	mov	r1, r2
 800221c:	461a      	mov	r2, r3
 800221e:	4623      	mov	r3, r4
 8002220:	71fb      	strb	r3, [r7, #7]
 8002222:	4603      	mov	r3, r0
 8002224:	71bb      	strb	r3, [r7, #6]
 8002226:	460b      	mov	r3, r1
 8002228:	717b      	strb	r3, [r7, #5]
 800222a:	4613      	mov	r3, r2
 800222c:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 800222e:	79fb      	ldrb	r3, [r7, #7]
 8002230:	2b03      	cmp	r3, #3
 8002232:	f200 82cc 	bhi.w	80027ce <MGPIO_voidSetPCMode_CRH+0x5be>
 8002236:	a201      	add	r2, pc, #4	; (adr r2, 800223c <MGPIO_voidSetPCMode_CRH+0x2c>)
 8002238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800223c:	0800224d 	.word	0x0800224d
 8002240:	0800236b 	.word	0x0800236b
 8002244:	080024e1 	.word	0x080024e1
 8002248:	08002653 	.word	0x08002653
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 800224c:	79bb      	ldrb	r3, [r7, #6]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d12c      	bne.n	80022ac <MGPIO_voidSetPCMode_CRH+0x9c>
    	{
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002252:	4ba2      	ldr	r3, [pc, #648]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	797a      	ldrb	r2, [r7, #5]
 8002258:	2101      	movs	r1, #1
 800225a:	fa01 f202 	lsl.w	r2, r1, r2
 800225e:	43d2      	mvns	r2, r2
 8002260:	4611      	mov	r1, r2
 8002262:	4a9e      	ldr	r2, [pc, #632]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002264:	400b      	ands	r3, r1
 8002266:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002268:	4b9c      	ldr	r3, [pc, #624]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	793a      	ldrb	r2, [r7, #4]
 800226e:	2101      	movs	r1, #1
 8002270:	fa01 f202 	lsl.w	r2, r1, r2
 8002274:	43d2      	mvns	r2, r2
 8002276:	4611      	mov	r1, r2
 8002278:	4a98      	ldr	r2, [pc, #608]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800227a:	400b      	ands	r3, r1
 800227c:	6053      	str	r3, [r2, #4]
             CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 800227e:	4b97      	ldr	r3, [pc, #604]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	7c3a      	ldrb	r2, [r7, #16]
 8002284:	2101      	movs	r1, #1
 8002286:	fa01 f202 	lsl.w	r2, r1, r2
 800228a:	43d2      	mvns	r2, r2
 800228c:	4611      	mov	r1, r2
 800228e:	4a93      	ldr	r2, [pc, #588]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002290:	400b      	ands	r3, r1
 8002292:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002294:	4b91      	ldr	r3, [pc, #580]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	7d3a      	ldrb	r2, [r7, #20]
 800229a:	2101      	movs	r1, #1
 800229c:	fa01 f202 	lsl.w	r2, r1, r2
 80022a0:	43d2      	mvns	r2, r2
 80022a2:	4611      	mov	r1, r2
 80022a4:	4a8d      	ldr	r2, [pc, #564]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80022a6:	400b      	ands	r3, r1
 80022a8:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
		}

     break;
 80022aa:	e289      	b.n	80027c0 <MGPIO_voidSetPCMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 80022ac:	79bb      	ldrb	r3, [r7, #6]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d12b      	bne.n	800230a <MGPIO_voidSetPCMode_CRH+0xfa>
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 80022b2:	4b8a      	ldr	r3, [pc, #552]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	797a      	ldrb	r2, [r7, #5]
 80022b8:	2101      	movs	r1, #1
 80022ba:	fa01 f202 	lsl.w	r2, r1, r2
 80022be:	43d2      	mvns	r2, r2
 80022c0:	4611      	mov	r1, r2
 80022c2:	4a86      	ldr	r2, [pc, #536]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80022c4:	400b      	ands	r3, r1
 80022c6:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 80022c8:	4b84      	ldr	r3, [pc, #528]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	793a      	ldrb	r2, [r7, #4]
 80022ce:	2101      	movs	r1, #1
 80022d0:	fa01 f202 	lsl.w	r2, r1, r2
 80022d4:	43d2      	mvns	r2, r2
 80022d6:	4611      	mov	r1, r2
 80022d8:	4a80      	ldr	r2, [pc, #512]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80022da:	400b      	ands	r3, r1
 80022dc:	6053      	str	r3, [r2, #4]
    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 80022de:	4b7f      	ldr	r3, [pc, #508]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	7c3a      	ldrb	r2, [r7, #16]
 80022e4:	2101      	movs	r1, #1
 80022e6:	fa01 f202 	lsl.w	r2, r1, r2
 80022ea:	4611      	mov	r1, r2
 80022ec:	4a7b      	ldr	r2, [pc, #492]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80022ee:	430b      	orrs	r3, r1
 80022f0:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 80022f2:	4b7a      	ldr	r3, [pc, #488]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	7d3a      	ldrb	r2, [r7, #20]
 80022f8:	2101      	movs	r1, #1
 80022fa:	fa01 f202 	lsl.w	r2, r1, r2
 80022fe:	43d2      	mvns	r2, r2
 8002300:	4611      	mov	r1, r2
 8002302:	4a76      	ldr	r2, [pc, #472]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002304:	400b      	ands	r3, r1
 8002306:	6053      	str	r3, [r2, #4]
     break;
 8002308:	e25a      	b.n	80027c0 <MGPIO_voidSetPCMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 800230a:	79bb      	ldrb	r3, [r7, #6]
 800230c:	2b02      	cmp	r3, #2
 800230e:	f040 8257 	bne.w	80027c0 <MGPIO_voidSetPCMode_CRH+0x5b0>
    		CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002312:	4b72      	ldr	r3, [pc, #456]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	797a      	ldrb	r2, [r7, #5]
 8002318:	2101      	movs	r1, #1
 800231a:	fa01 f202 	lsl.w	r2, r1, r2
 800231e:	43d2      	mvns	r2, r2
 8002320:	4611      	mov	r1, r2
 8002322:	4a6e      	ldr	r2, [pc, #440]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002324:	400b      	ands	r3, r1
 8002326:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002328:	4b6c      	ldr	r3, [pc, #432]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	793a      	ldrb	r2, [r7, #4]
 800232e:	2101      	movs	r1, #1
 8002330:	fa01 f202 	lsl.w	r2, r1, r2
 8002334:	43d2      	mvns	r2, r2
 8002336:	4611      	mov	r1, r2
 8002338:	4a68      	ldr	r2, [pc, #416]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800233a:	400b      	ands	r3, r1
 800233c:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 800233e:	4b67      	ldr	r3, [pc, #412]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	7c3a      	ldrb	r2, [r7, #16]
 8002344:	2101      	movs	r1, #1
 8002346:	fa01 f202 	lsl.w	r2, r1, r2
 800234a:	43d2      	mvns	r2, r2
 800234c:	4611      	mov	r1, r2
 800234e:	4a63      	ldr	r2, [pc, #396]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002350:	400b      	ands	r3, r1
 8002352:	6053      	str	r3, [r2, #4]
    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002354:	4b61      	ldr	r3, [pc, #388]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	7d3a      	ldrb	r2, [r7, #20]
 800235a:	2101      	movs	r1, #1
 800235c:	fa01 f202 	lsl.w	r2, r1, r2
 8002360:	4611      	mov	r1, r2
 8002362:	4a5e      	ldr	r2, [pc, #376]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002364:	430b      	orrs	r3, r1
 8002366:	6053      	str	r3, [r2, #4]
     break;
 8002368:	e22a      	b.n	80027c0 <MGPIO_voidSetPCMode_CRH+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 800236a:	79bb      	ldrb	r3, [r7, #6]
 800236c:	2b03      	cmp	r3, #3
 800236e:	d12b      	bne.n	80023c8 <MGPIO_voidSetPCMode_CRH+0x1b8>
    	{
    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002370:	4b5a      	ldr	r3, [pc, #360]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	797a      	ldrb	r2, [r7, #5]
 8002376:	2101      	movs	r1, #1
 8002378:	fa01 f202 	lsl.w	r2, r1, r2
 800237c:	4611      	mov	r1, r2
 800237e:	4a57      	ldr	r2, [pc, #348]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002380:	430b      	orrs	r3, r1
 8002382:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002384:	4b55      	ldr	r3, [pc, #340]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	793a      	ldrb	r2, [r7, #4]
 800238a:	2101      	movs	r1, #1
 800238c:	fa01 f202 	lsl.w	r2, r1, r2
 8002390:	43d2      	mvns	r2, r2
 8002392:	4611      	mov	r1, r2
 8002394:	4a51      	ldr	r2, [pc, #324]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002396:	400b      	ands	r3, r1
 8002398:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 800239a:	4b50      	ldr	r3, [pc, #320]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	7c3a      	ldrb	r2, [r7, #16]
 80023a0:	2101      	movs	r1, #1
 80023a2:	fa01 f202 	lsl.w	r2, r1, r2
 80023a6:	43d2      	mvns	r2, r2
 80023a8:	4611      	mov	r1, r2
 80023aa:	4a4c      	ldr	r2, [pc, #304]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023ac:	400b      	ands	r3, r1
 80023ae:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 80023b0:	4b4a      	ldr	r3, [pc, #296]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	7d3a      	ldrb	r2, [r7, #20]
 80023b6:	2101      	movs	r1, #1
 80023b8:	fa01 f202 	lsl.w	r2, r1, r2
 80023bc:	43d2      	mvns	r2, r2
 80023be:	4611      	mov	r1, r2
 80023c0:	4a46      	ldr	r2, [pc, #280]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023c2:	400b      	ands	r3, r1
 80023c4:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);


    	}

    break;
 80023c6:	e1fd      	b.n	80027c4 <MGPIO_voidSetPCMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 80023c8:	79bb      	ldrb	r3, [r7, #6]
 80023ca:	2b04      	cmp	r3, #4
 80023cc:	d12a      	bne.n	8002424 <MGPIO_voidSetPCMode_CRH+0x214>
    		SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 80023ce:	4b43      	ldr	r3, [pc, #268]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	797a      	ldrb	r2, [r7, #5]
 80023d4:	2101      	movs	r1, #1
 80023d6:	fa01 f202 	lsl.w	r2, r1, r2
 80023da:	4611      	mov	r1, r2
 80023dc:	4a3f      	ldr	r2, [pc, #252]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023de:	430b      	orrs	r3, r1
 80023e0:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 80023e2:	4b3e      	ldr	r3, [pc, #248]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	793a      	ldrb	r2, [r7, #4]
 80023e8:	2101      	movs	r1, #1
 80023ea:	fa01 f202 	lsl.w	r2, r1, r2
 80023ee:	43d2      	mvns	r2, r2
 80023f0:	4611      	mov	r1, r2
 80023f2:	4a3a      	ldr	r2, [pc, #232]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023f4:	400b      	ands	r3, r1
 80023f6:	6053      	str	r3, [r2, #4]
    		SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 80023f8:	4b38      	ldr	r3, [pc, #224]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	7c3a      	ldrb	r2, [r7, #16]
 80023fe:	2101      	movs	r1, #1
 8002400:	fa01 f202 	lsl.w	r2, r1, r2
 8002404:	4611      	mov	r1, r2
 8002406:	4a35      	ldr	r2, [pc, #212]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002408:	430b      	orrs	r3, r1
 800240a:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 800240c:	4b33      	ldr	r3, [pc, #204]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	7d3a      	ldrb	r2, [r7, #20]
 8002412:	2101      	movs	r1, #1
 8002414:	fa01 f202 	lsl.w	r2, r1, r2
 8002418:	43d2      	mvns	r2, r2
 800241a:	4611      	mov	r1, r2
 800241c:	4a2f      	ldr	r2, [pc, #188]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800241e:	400b      	ands	r3, r1
 8002420:	6053      	str	r3, [r2, #4]
    break;
 8002422:	e1cf      	b.n	80027c4 <MGPIO_voidSetPCMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8002424:	79bb      	ldrb	r3, [r7, #6]
 8002426:	2b05      	cmp	r3, #5
 8002428:	d12a      	bne.n	8002480 <MGPIO_voidSetPCMode_CRH+0x270>
    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 800242a:	4b2c      	ldr	r3, [pc, #176]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	797a      	ldrb	r2, [r7, #5]
 8002430:	2101      	movs	r1, #1
 8002432:	fa01 f202 	lsl.w	r2, r1, r2
 8002436:	4611      	mov	r1, r2
 8002438:	4a28      	ldr	r2, [pc, #160]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800243a:	430b      	orrs	r3, r1
 800243c:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 800243e:	4b27      	ldr	r3, [pc, #156]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	793a      	ldrb	r2, [r7, #4]
 8002444:	2101      	movs	r1, #1
 8002446:	fa01 f202 	lsl.w	r2, r1, r2
 800244a:	43d2      	mvns	r2, r2
 800244c:	4611      	mov	r1, r2
 800244e:	4a23      	ldr	r2, [pc, #140]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002450:	400b      	ands	r3, r1
 8002452:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002454:	4b21      	ldr	r3, [pc, #132]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	7c3a      	ldrb	r2, [r7, #16]
 800245a:	2101      	movs	r1, #1
 800245c:	fa01 f202 	lsl.w	r2, r1, r2
 8002460:	43d2      	mvns	r2, r2
 8002462:	4611      	mov	r1, r2
 8002464:	4a1d      	ldr	r2, [pc, #116]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002466:	400b      	ands	r3, r1
 8002468:	6053      	str	r3, [r2, #4]
    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 800246a:	4b1c      	ldr	r3, [pc, #112]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	7d3a      	ldrb	r2, [r7, #20]
 8002470:	2101      	movs	r1, #1
 8002472:	fa01 f202 	lsl.w	r2, r1, r2
 8002476:	4611      	mov	r1, r2
 8002478:	4a18      	ldr	r2, [pc, #96]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800247a:	430b      	orrs	r3, r1
 800247c:	6053      	str	r3, [r2, #4]
    break;
 800247e:	e1a1      	b.n	80027c4 <MGPIO_voidSetPCMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8002480:	79bb      	ldrb	r3, [r7, #6]
 8002482:	2b06      	cmp	r3, #6
 8002484:	f040 819e 	bne.w	80027c4 <MGPIO_voidSetPCMode_CRH+0x5b4>
    		  SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002488:	4b14      	ldr	r3, [pc, #80]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	797a      	ldrb	r2, [r7, #5]
 800248e:	2101      	movs	r1, #1
 8002490:	fa01 f202 	lsl.w	r2, r1, r2
 8002494:	4611      	mov	r1, r2
 8002496:	4a11      	ldr	r2, [pc, #68]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002498:	430b      	orrs	r3, r1
 800249a:	6053      	str	r3, [r2, #4]
    		  CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 800249c:	4b0f      	ldr	r3, [pc, #60]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	793a      	ldrb	r2, [r7, #4]
 80024a2:	2101      	movs	r1, #1
 80024a4:	fa01 f202 	lsl.w	r2, r1, r2
 80024a8:	43d2      	mvns	r2, r2
 80024aa:	4611      	mov	r1, r2
 80024ac:	4a0b      	ldr	r2, [pc, #44]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80024ae:	400b      	ands	r3, r1
 80024b0:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 80024b2:	4b0a      	ldr	r3, [pc, #40]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	7c3a      	ldrb	r2, [r7, #16]
 80024b8:	2101      	movs	r1, #1
 80024ba:	fa01 f202 	lsl.w	r2, r1, r2
 80024be:	4611      	mov	r1, r2
 80024c0:	4a06      	ldr	r2, [pc, #24]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80024c2:	430b      	orrs	r3, r1
 80024c4:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 80024c6:	4b05      	ldr	r3, [pc, #20]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	7d3a      	ldrb	r2, [r7, #20]
 80024cc:	2101      	movs	r1, #1
 80024ce:	fa01 f202 	lsl.w	r2, r1, r2
 80024d2:	4611      	mov	r1, r2
 80024d4:	4a01      	ldr	r2, [pc, #4]	; (80024dc <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80024d6:	430b      	orrs	r3, r1
 80024d8:	6053      	str	r3, [r2, #4]
    break;
 80024da:	e173      	b.n	80027c4 <MGPIO_voidSetPCMode_CRH+0x5b4>
 80024dc:	40011000 	.word	0x40011000
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80024e0:	79bb      	ldrb	r3, [r7, #6]
 80024e2:	2b03      	cmp	r3, #3
 80024e4:	d12b      	bne.n	800253e <MGPIO_voidSetPCMode_CRH+0x32e>
    	    	{

    	            CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 80024e6:	4b9f      	ldr	r3, [pc, #636]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	797a      	ldrb	r2, [r7, #5]
 80024ec:	2101      	movs	r1, #1
 80024ee:	fa01 f202 	lsl.w	r2, r1, r2
 80024f2:	43d2      	mvns	r2, r2
 80024f4:	4611      	mov	r1, r2
 80024f6:	4a9b      	ldr	r2, [pc, #620]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80024f8:	400b      	ands	r3, r1
 80024fa:	6053      	str	r3, [r2, #4]
    	            SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 80024fc:	4b99      	ldr	r3, [pc, #612]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	793a      	ldrb	r2, [r7, #4]
 8002502:	2101      	movs	r1, #1
 8002504:	fa01 f202 	lsl.w	r2, r1, r2
 8002508:	4611      	mov	r1, r2
 800250a:	4a96      	ldr	r2, [pc, #600]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 800250c:	430b      	orrs	r3, r1
 800250e:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002510:	4b94      	ldr	r3, [pc, #592]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	7c3a      	ldrb	r2, [r7, #16]
 8002516:	2101      	movs	r1, #1
 8002518:	fa01 f202 	lsl.w	r2, r1, r2
 800251c:	43d2      	mvns	r2, r2
 800251e:	4611      	mov	r1, r2
 8002520:	4a90      	ldr	r2, [pc, #576]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002522:	400b      	ands	r3, r1
 8002524:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002526:	4b8f      	ldr	r3, [pc, #572]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	7d3a      	ldrb	r2, [r7, #20]
 800252c:	2101      	movs	r1, #1
 800252e:	fa01 f202 	lsl.w	r2, r1, r2
 8002532:	43d2      	mvns	r2, r2
 8002534:	4611      	mov	r1, r2
 8002536:	4a8b      	ldr	r2, [pc, #556]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002538:	400b      	ands	r3, r1
 800253a:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
    	    	}


     break;
 800253c:	e144      	b.n	80027c8 <MGPIO_voidSetPCMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 800253e:	79bb      	ldrb	r3, [r7, #6]
 8002540:	2b04      	cmp	r3, #4
 8002542:	d12a      	bne.n	800259a <MGPIO_voidSetPCMode_CRH+0x38a>
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002544:	4b87      	ldr	r3, [pc, #540]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	797a      	ldrb	r2, [r7, #5]
 800254a:	2101      	movs	r1, #1
 800254c:	fa01 f202 	lsl.w	r2, r1, r2
 8002550:	43d2      	mvns	r2, r2
 8002552:	4611      	mov	r1, r2
 8002554:	4a83      	ldr	r2, [pc, #524]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002556:	400b      	ands	r3, r1
 8002558:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 800255a:	4b82      	ldr	r3, [pc, #520]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	793a      	ldrb	r2, [r7, #4]
 8002560:	2101      	movs	r1, #1
 8002562:	fa01 f202 	lsl.w	r2, r1, r2
 8002566:	4611      	mov	r1, r2
 8002568:	4a7e      	ldr	r2, [pc, #504]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 800256a:	430b      	orrs	r3, r1
 800256c:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 800256e:	4b7d      	ldr	r3, [pc, #500]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	7c3a      	ldrb	r2, [r7, #16]
 8002574:	2101      	movs	r1, #1
 8002576:	fa01 f202 	lsl.w	r2, r1, r2
 800257a:	4611      	mov	r1, r2
 800257c:	4a79      	ldr	r2, [pc, #484]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 800257e:	430b      	orrs	r3, r1
 8002580:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002582:	4b78      	ldr	r3, [pc, #480]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	7d3a      	ldrb	r2, [r7, #20]
 8002588:	2101      	movs	r1, #1
 800258a:	fa01 f202 	lsl.w	r2, r1, r2
 800258e:	43d2      	mvns	r2, r2
 8002590:	4611      	mov	r1, r2
 8002592:	4a74      	ldr	r2, [pc, #464]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002594:	400b      	ands	r3, r1
 8002596:	6053      	str	r3, [r2, #4]
     break;
 8002598:	e116      	b.n	80027c8 <MGPIO_voidSetPCMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 800259a:	79bb      	ldrb	r3, [r7, #6]
 800259c:	2b05      	cmp	r3, #5
 800259e:	d12a      	bne.n	80025f6 <MGPIO_voidSetPCMode_CRH+0x3e6>
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 80025a0:	4b70      	ldr	r3, [pc, #448]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	797a      	ldrb	r2, [r7, #5]
 80025a6:	2101      	movs	r1, #1
 80025a8:	fa01 f202 	lsl.w	r2, r1, r2
 80025ac:	43d2      	mvns	r2, r2
 80025ae:	4611      	mov	r1, r2
 80025b0:	4a6c      	ldr	r2, [pc, #432]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80025b2:	400b      	ands	r3, r1
 80025b4:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 80025b6:	4b6b      	ldr	r3, [pc, #428]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	793a      	ldrb	r2, [r7, #4]
 80025bc:	2101      	movs	r1, #1
 80025be:	fa01 f202 	lsl.w	r2, r1, r2
 80025c2:	4611      	mov	r1, r2
 80025c4:	4a67      	ldr	r2, [pc, #412]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80025c6:	430b      	orrs	r3, r1
 80025c8:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 80025ca:	4b66      	ldr	r3, [pc, #408]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	7c3a      	ldrb	r2, [r7, #16]
 80025d0:	2101      	movs	r1, #1
 80025d2:	fa01 f202 	lsl.w	r2, r1, r2
 80025d6:	43d2      	mvns	r2, r2
 80025d8:	4611      	mov	r1, r2
 80025da:	4a62      	ldr	r2, [pc, #392]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80025dc:	400b      	ands	r3, r1
 80025de:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 80025e0:	4b60      	ldr	r3, [pc, #384]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	7d3a      	ldrb	r2, [r7, #20]
 80025e6:	2101      	movs	r1, #1
 80025e8:	fa01 f202 	lsl.w	r2, r1, r2
 80025ec:	4611      	mov	r1, r2
 80025ee:	4a5d      	ldr	r2, [pc, #372]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80025f0:	430b      	orrs	r3, r1
 80025f2:	6053      	str	r3, [r2, #4]
     break;
 80025f4:	e0e8      	b.n	80027c8 <MGPIO_voidSetPCMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 80025f6:	79bb      	ldrb	r3, [r7, #6]
 80025f8:	2b06      	cmp	r3, #6
 80025fa:	f040 80e5 	bne.w	80027c8 <MGPIO_voidSetPCMode_CRH+0x5b8>
    	    		CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 80025fe:	4b59      	ldr	r3, [pc, #356]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	797a      	ldrb	r2, [r7, #5]
 8002604:	2101      	movs	r1, #1
 8002606:	fa01 f202 	lsl.w	r2, r1, r2
 800260a:	43d2      	mvns	r2, r2
 800260c:	4611      	mov	r1, r2
 800260e:	4a55      	ldr	r2, [pc, #340]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002610:	400b      	ands	r3, r1
 8002612:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002614:	4b53      	ldr	r3, [pc, #332]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	793a      	ldrb	r2, [r7, #4]
 800261a:	2101      	movs	r1, #1
 800261c:	fa01 f202 	lsl.w	r2, r1, r2
 8002620:	4611      	mov	r1, r2
 8002622:	4a50      	ldr	r2, [pc, #320]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002624:	430b      	orrs	r3, r1
 8002626:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002628:	4b4e      	ldr	r3, [pc, #312]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	7c3a      	ldrb	r2, [r7, #16]
 800262e:	2101      	movs	r1, #1
 8002630:	fa01 f202 	lsl.w	r2, r1, r2
 8002634:	4611      	mov	r1, r2
 8002636:	4a4b      	ldr	r2, [pc, #300]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002638:	430b      	orrs	r3, r1
 800263a:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 800263c:	4b49      	ldr	r3, [pc, #292]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	7d3a      	ldrb	r2, [r7, #20]
 8002642:	2101      	movs	r1, #1
 8002644:	fa01 f202 	lsl.w	r2, r1, r2
 8002648:	4611      	mov	r1, r2
 800264a:	4a46      	ldr	r2, [pc, #280]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 800264c:	430b      	orrs	r3, r1
 800264e:	6053      	str	r3, [r2, #4]
     break;
 8002650:	e0ba      	b.n	80027c8 <MGPIO_voidSetPCMode_CRH+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8002652:	79bb      	ldrb	r3, [r7, #6]
 8002654:	2b03      	cmp	r3, #3
 8002656:	d12a      	bne.n	80026ae <MGPIO_voidSetPCMode_CRH+0x49e>
    	    	{
    		      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002658:	4b42      	ldr	r3, [pc, #264]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	797a      	ldrb	r2, [r7, #5]
 800265e:	2101      	movs	r1, #1
 8002660:	fa01 f202 	lsl.w	r2, r1, r2
 8002664:	4611      	mov	r1, r2
 8002666:	4a3f      	ldr	r2, [pc, #252]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002668:	430b      	orrs	r3, r1
 800266a:	6053      	str	r3, [r2, #4]
    		      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 800266c:	4b3d      	ldr	r3, [pc, #244]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	793a      	ldrb	r2, [r7, #4]
 8002672:	2101      	movs	r1, #1
 8002674:	fa01 f202 	lsl.w	r2, r1, r2
 8002678:	4611      	mov	r1, r2
 800267a:	4a3a      	ldr	r2, [pc, #232]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 800267c:	430b      	orrs	r3, r1
 800267e:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002680:	4b38      	ldr	r3, [pc, #224]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	7c3a      	ldrb	r2, [r7, #16]
 8002686:	2101      	movs	r1, #1
 8002688:	fa01 f202 	lsl.w	r2, r1, r2
 800268c:	43d2      	mvns	r2, r2
 800268e:	4611      	mov	r1, r2
 8002690:	4a34      	ldr	r2, [pc, #208]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002692:	400b      	ands	r3, r1
 8002694:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002696:	4b33      	ldr	r3, [pc, #204]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	7d3a      	ldrb	r2, [r7, #20]
 800269c:	2101      	movs	r1, #1
 800269e:	fa01 f202 	lsl.w	r2, r1, r2
 80026a2:	43d2      	mvns	r2, r2
 80026a4:	4611      	mov	r1, r2
 80026a6:	4a2f      	ldr	r2, [pc, #188]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026a8:	400b      	ands	r3, r1
 80026aa:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
    	    	}

     break;
 80026ac:	e08e      	b.n	80027cc <MGPIO_voidSetPCMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 80026ae:	79bb      	ldrb	r3, [r7, #6]
 80026b0:	2b04      	cmp	r3, #4
 80026b2:	d129      	bne.n	8002708 <MGPIO_voidSetPCMode_CRH+0x4f8>
    	    		   SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 80026b4:	4b2b      	ldr	r3, [pc, #172]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	797a      	ldrb	r2, [r7, #5]
 80026ba:	2101      	movs	r1, #1
 80026bc:	fa01 f202 	lsl.w	r2, r1, r2
 80026c0:	4611      	mov	r1, r2
 80026c2:	4a28      	ldr	r2, [pc, #160]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026c4:	430b      	orrs	r3, r1
 80026c6:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 80026c8:	4b26      	ldr	r3, [pc, #152]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	793a      	ldrb	r2, [r7, #4]
 80026ce:	2101      	movs	r1, #1
 80026d0:	fa01 f202 	lsl.w	r2, r1, r2
 80026d4:	4611      	mov	r1, r2
 80026d6:	4a23      	ldr	r2, [pc, #140]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026d8:	430b      	orrs	r3, r1
 80026da:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 80026dc:	4b21      	ldr	r3, [pc, #132]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	7c3a      	ldrb	r2, [r7, #16]
 80026e2:	2101      	movs	r1, #1
 80026e4:	fa01 f202 	lsl.w	r2, r1, r2
 80026e8:	4611      	mov	r1, r2
 80026ea:	4a1e      	ldr	r2, [pc, #120]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026ec:	430b      	orrs	r3, r1
 80026ee:	6053      	str	r3, [r2, #4]
    	    		   CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 80026f0:	4b1c      	ldr	r3, [pc, #112]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	7d3a      	ldrb	r2, [r7, #20]
 80026f6:	2101      	movs	r1, #1
 80026f8:	fa01 f202 	lsl.w	r2, r1, r2
 80026fc:	43d2      	mvns	r2, r2
 80026fe:	4611      	mov	r1, r2
 8002700:	4a18      	ldr	r2, [pc, #96]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002702:	400b      	ands	r3, r1
 8002704:	6053      	str	r3, [r2, #4]
     break;
 8002706:	e061      	b.n	80027cc <MGPIO_voidSetPCMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8002708:	79bb      	ldrb	r3, [r7, #6]
 800270a:	2b05      	cmp	r3, #5
 800270c:	d12c      	bne.n	8002768 <MGPIO_voidSetPCMode_CRH+0x558>
    	    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 800270e:	4b15      	ldr	r3, [pc, #84]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	797a      	ldrb	r2, [r7, #5]
 8002714:	2101      	movs	r1, #1
 8002716:	fa01 f202 	lsl.w	r2, r1, r2
 800271a:	4611      	mov	r1, r2
 800271c:	4a11      	ldr	r2, [pc, #68]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 800271e:	430b      	orrs	r3, r1
 8002720:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002722:	4b10      	ldr	r3, [pc, #64]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	793a      	ldrb	r2, [r7, #4]
 8002728:	2101      	movs	r1, #1
 800272a:	fa01 f202 	lsl.w	r2, r1, r2
 800272e:	4611      	mov	r1, r2
 8002730:	4a0c      	ldr	r2, [pc, #48]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002732:	430b      	orrs	r3, r1
 8002734:	6053      	str	r3, [r2, #4]
    	    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002736:	4b0b      	ldr	r3, [pc, #44]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	7c3a      	ldrb	r2, [r7, #16]
 800273c:	2101      	movs	r1, #1
 800273e:	fa01 f202 	lsl.w	r2, r1, r2
 8002742:	43d2      	mvns	r2, r2
 8002744:	4611      	mov	r1, r2
 8002746:	4a07      	ldr	r2, [pc, #28]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002748:	400b      	ands	r3, r1
 800274a:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 800274c:	4b05      	ldr	r3, [pc, #20]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	7d3a      	ldrb	r2, [r7, #20]
 8002752:	2101      	movs	r1, #1
 8002754:	fa01 f202 	lsl.w	r2, r1, r2
 8002758:	4611      	mov	r1, r2
 800275a:	4a02      	ldr	r2, [pc, #8]	; (8002764 <MGPIO_voidSetPCMode_CRH+0x554>)
 800275c:	430b      	orrs	r3, r1
 800275e:	6053      	str	r3, [r2, #4]
     break;
 8002760:	e034      	b.n	80027cc <MGPIO_voidSetPCMode_CRH+0x5bc>
 8002762:	bf00      	nop
 8002764:	40011000 	.word	0x40011000
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8002768:	79bb      	ldrb	r3, [r7, #6]
 800276a:	2b06      	cmp	r3, #6
 800276c:	d12e      	bne.n	80027cc <MGPIO_voidSetPCMode_CRH+0x5bc>
    	    		SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 800276e:	4b1a      	ldr	r3, [pc, #104]	; (80027d8 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	797a      	ldrb	r2, [r7, #5]
 8002774:	2101      	movs	r1, #1
 8002776:	fa01 f202 	lsl.w	r2, r1, r2
 800277a:	4611      	mov	r1, r2
 800277c:	4a16      	ldr	r2, [pc, #88]	; (80027d8 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 800277e:	430b      	orrs	r3, r1
 8002780:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002782:	4b15      	ldr	r3, [pc, #84]	; (80027d8 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	793a      	ldrb	r2, [r7, #4]
 8002788:	2101      	movs	r1, #1
 800278a:	fa01 f202 	lsl.w	r2, r1, r2
 800278e:	4611      	mov	r1, r2
 8002790:	4a11      	ldr	r2, [pc, #68]	; (80027d8 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 8002792:	430b      	orrs	r3, r1
 8002794:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002796:	4b10      	ldr	r3, [pc, #64]	; (80027d8 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	7c3a      	ldrb	r2, [r7, #16]
 800279c:	2101      	movs	r1, #1
 800279e:	fa01 f202 	lsl.w	r2, r1, r2
 80027a2:	4611      	mov	r1, r2
 80027a4:	4a0c      	ldr	r2, [pc, #48]	; (80027d8 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 80027a6:	430b      	orrs	r3, r1
 80027a8:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 80027aa:	4b0b      	ldr	r3, [pc, #44]	; (80027d8 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	7d3a      	ldrb	r2, [r7, #20]
 80027b0:	2101      	movs	r1, #1
 80027b2:	fa01 f202 	lsl.w	r2, r1, r2
 80027b6:	4611      	mov	r1, r2
 80027b8:	4a07      	ldr	r2, [pc, #28]	; (80027d8 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 80027ba:	430b      	orrs	r3, r1
 80027bc:	6053      	str	r3, [r2, #4]
     break;
 80027be:	e005      	b.n	80027cc <MGPIO_voidSetPCMode_CRH+0x5bc>
     break;
 80027c0:	bf00      	nop
 80027c2:	e004      	b.n	80027ce <MGPIO_voidSetPCMode_CRH+0x5be>
    break;
 80027c4:	bf00      	nop
 80027c6:	e002      	b.n	80027ce <MGPIO_voidSetPCMode_CRH+0x5be>
     break;
 80027c8:	bf00      	nop
 80027ca:	e000      	b.n	80027ce <MGPIO_voidSetPCMode_CRH+0x5be>
     break;
 80027cc:	bf00      	nop
  }

}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc90      	pop	{r4, r7}
 80027d6:	4770      	bx	lr
 80027d8:	40011000 	.word	0x40011000

080027dc <MGPIO_voidSetPCpinDirection>:

static void MGPIO_voidSetPCpinDirection(PIN_T MGPIO_pinPINID,MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af02      	add	r7, sp, #8
 80027e2:	4603      	mov	r3, r0
 80027e4:	71fb      	strb	r3, [r7, #7]
 80027e6:	460b      	mov	r3, r1
 80027e8:	71bb      	strb	r3, [r7, #6]
 80027ea:	4613      	mov	r3, r2
 80027ec:	717b      	strb	r3, [r7, #5]
  switch (MGPIO_pinPINID)
 80027ee:	79fb      	ldrb	r3, [r7, #7]
 80027f0:	2b0f      	cmp	r3, #15
 80027f2:	f200 80d3 	bhi.w	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
 80027f6:	a201      	add	r2, pc, #4	; (adr r2, 80027fc <MGPIO_voidSetPCpinDirection+0x20>)
 80027f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027fc:	0800283d 	.word	0x0800283d
 8002800:	08002853 	.word	0x08002853
 8002804:	08002869 	.word	0x08002869
 8002808:	0800287f 	.word	0x0800287f
 800280c:	08002895 	.word	0x08002895
 8002810:	080028ab 	.word	0x080028ab
 8002814:	080028c1 	.word	0x080028c1
 8002818:	080028d7 	.word	0x080028d7
 800281c:	080028ed 	.word	0x080028ed
 8002820:	08002903 	.word	0x08002903
 8002824:	08002919 	.word	0x08002919
 8002828:	0800292f 	.word	0x0800292f
 800282c:	08002945 	.word	0x08002945
 8002830:	0800295b 	.word	0x0800295b
 8002834:	08002971 	.word	0x08002971
 8002838:	08002987 	.word	0x08002987
  {
    case PIN0 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE0_0_CRL,MODE0_1_CRL,CNF0_0_CRL,CNF0_1_CRL);
 800283c:	7979      	ldrb	r1, [r7, #5]
 800283e:	79b8      	ldrb	r0, [r7, #6]
 8002840:	2303      	movs	r3, #3
 8002842:	9301      	str	r3, [sp, #4]
 8002844:	2302      	movs	r3, #2
 8002846:	9300      	str	r3, [sp, #0]
 8002848:	2301      	movs	r3, #1
 800284a:	2200      	movs	r2, #0
 800284c:	f7ff f9fa 	bl	8001c44 <MGPIO_voidSetPCMode_CRL>
          break;
 8002850:	e0a4      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN1 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE1_0_CRL,MODE1_1_CRL,CNF1_0_CRL,CNF1_1_CRL);
 8002852:	7979      	ldrb	r1, [r7, #5]
 8002854:	79b8      	ldrb	r0, [r7, #6]
 8002856:	2307      	movs	r3, #7
 8002858:	9301      	str	r3, [sp, #4]
 800285a:	2306      	movs	r3, #6
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	2305      	movs	r3, #5
 8002860:	2204      	movs	r2, #4
 8002862:	f7ff f9ef 	bl	8001c44 <MGPIO_voidSetPCMode_CRL>
            break;
 8002866:	e099      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN2 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE2_0_CRL,MODE2_1_CRL,CNF2_0_CRL,CNF2_1_CRL);
 8002868:	7979      	ldrb	r1, [r7, #5]
 800286a:	79b8      	ldrb	r0, [r7, #6]
 800286c:	230b      	movs	r3, #11
 800286e:	9301      	str	r3, [sp, #4]
 8002870:	230a      	movs	r3, #10
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	2309      	movs	r3, #9
 8002876:	2208      	movs	r2, #8
 8002878:	f7ff f9e4 	bl	8001c44 <MGPIO_voidSetPCMode_CRL>
            break;
 800287c:	e08e      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN3 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE3_0_CRL,MODE3_1_CRL,CNF3_0_CRL,CNF3_1_CRL);
 800287e:	7979      	ldrb	r1, [r7, #5]
 8002880:	79b8      	ldrb	r0, [r7, #6]
 8002882:	230f      	movs	r3, #15
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	230e      	movs	r3, #14
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	230d      	movs	r3, #13
 800288c:	220c      	movs	r2, #12
 800288e:	f7ff f9d9 	bl	8001c44 <MGPIO_voidSetPCMode_CRL>
            break;
 8002892:	e083      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN4 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE4_0_CRL,MODE4_1_CRL,CNF4_0_CRL,CNF4_1_CRL);
 8002894:	7979      	ldrb	r1, [r7, #5]
 8002896:	79b8      	ldrb	r0, [r7, #6]
 8002898:	2313      	movs	r3, #19
 800289a:	9301      	str	r3, [sp, #4]
 800289c:	2312      	movs	r3, #18
 800289e:	9300      	str	r3, [sp, #0]
 80028a0:	2311      	movs	r3, #17
 80028a2:	2210      	movs	r2, #16
 80028a4:	f7ff f9ce 	bl	8001c44 <MGPIO_voidSetPCMode_CRL>
          break;
 80028a8:	e078      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN5 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE5_0_CRL,MODE5_1_CRL,CNF5_0_CRL,CNF5_1_CRL);
 80028aa:	7979      	ldrb	r1, [r7, #5]
 80028ac:	79b8      	ldrb	r0, [r7, #6]
 80028ae:	2317      	movs	r3, #23
 80028b0:	9301      	str	r3, [sp, #4]
 80028b2:	2316      	movs	r3, #22
 80028b4:	9300      	str	r3, [sp, #0]
 80028b6:	2315      	movs	r3, #21
 80028b8:	2214      	movs	r2, #20
 80028ba:	f7ff f9c3 	bl	8001c44 <MGPIO_voidSetPCMode_CRL>
          break;
 80028be:	e06d      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN6 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE6_0_CRL,MODE6_1_CRL,CNF6_0_CRL,CNF6_1_CRL);
 80028c0:	7979      	ldrb	r1, [r7, #5]
 80028c2:	79b8      	ldrb	r0, [r7, #6]
 80028c4:	231b      	movs	r3, #27
 80028c6:	9301      	str	r3, [sp, #4]
 80028c8:	231a      	movs	r3, #26
 80028ca:	9300      	str	r3, [sp, #0]
 80028cc:	2319      	movs	r3, #25
 80028ce:	2218      	movs	r2, #24
 80028d0:	f7ff f9b8 	bl	8001c44 <MGPIO_voidSetPCMode_CRL>
          break;
 80028d4:	e062      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN7 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE7_0_CRL,MODE7_1_CRL,CNF7_0_CRL,CNF7_1_CRL);
 80028d6:	7979      	ldrb	r1, [r7, #5]
 80028d8:	79b8      	ldrb	r0, [r7, #6]
 80028da:	231f      	movs	r3, #31
 80028dc:	9301      	str	r3, [sp, #4]
 80028de:	231e      	movs	r3, #30
 80028e0:	9300      	str	r3, [sp, #0]
 80028e2:	231d      	movs	r3, #29
 80028e4:	221c      	movs	r2, #28
 80028e6:	f7ff f9ad 	bl	8001c44 <MGPIO_voidSetPCMode_CRL>
          break;
 80028ea:	e057      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN8 :
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE8_0_CRH,MODE8_1_CRH,CNF8_0_CRH,CNF8_1_CRH);
 80028ec:	7979      	ldrb	r1, [r7, #5]
 80028ee:	79b8      	ldrb	r0, [r7, #6]
 80028f0:	2303      	movs	r3, #3
 80028f2:	9301      	str	r3, [sp, #4]
 80028f4:	2302      	movs	r3, #2
 80028f6:	9300      	str	r3, [sp, #0]
 80028f8:	2301      	movs	r3, #1
 80028fa:	2200      	movs	r2, #0
 80028fc:	f7ff fc88 	bl	8002210 <MGPIO_voidSetPCMode_CRH>
          break;
 8002900:	e04c      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN9 :
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE9_0_CRH,MODE9_1_CRH,CNF9_0_CRH,CNF9_1_CRH);
 8002902:	7979      	ldrb	r1, [r7, #5]
 8002904:	79b8      	ldrb	r0, [r7, #6]
 8002906:	2307      	movs	r3, #7
 8002908:	9301      	str	r3, [sp, #4]
 800290a:	2306      	movs	r3, #6
 800290c:	9300      	str	r3, [sp, #0]
 800290e:	2305      	movs	r3, #5
 8002910:	2204      	movs	r2, #4
 8002912:	f7ff fc7d 	bl	8002210 <MGPIO_voidSetPCMode_CRH>
          break;
 8002916:	e041      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN10:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE10_0_CRH,MODE10_1_CRH,CNF10_0_CRH,CNF10_1_CRH);
 8002918:	7979      	ldrb	r1, [r7, #5]
 800291a:	79b8      	ldrb	r0, [r7, #6]
 800291c:	230b      	movs	r3, #11
 800291e:	9301      	str	r3, [sp, #4]
 8002920:	230a      	movs	r3, #10
 8002922:	9300      	str	r3, [sp, #0]
 8002924:	2309      	movs	r3, #9
 8002926:	2208      	movs	r2, #8
 8002928:	f7ff fc72 	bl	8002210 <MGPIO_voidSetPCMode_CRH>
            break;
 800292c:	e036      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN11:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE11_0_CRH,MODE11_1_CRH,CNF11_0_CRH,CNF11_1_CRH);
 800292e:	7979      	ldrb	r1, [r7, #5]
 8002930:	79b8      	ldrb	r0, [r7, #6]
 8002932:	230f      	movs	r3, #15
 8002934:	9301      	str	r3, [sp, #4]
 8002936:	230e      	movs	r3, #14
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	230d      	movs	r3, #13
 800293c:	220c      	movs	r2, #12
 800293e:	f7ff fc67 	bl	8002210 <MGPIO_voidSetPCMode_CRH>
          break;
 8002942:	e02b      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN12:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE12_0_CRH,MODE12_1_CRH,CNF12_0_CRH,CNF12_1_CRH);
 8002944:	7979      	ldrb	r1, [r7, #5]
 8002946:	79b8      	ldrb	r0, [r7, #6]
 8002948:	2313      	movs	r3, #19
 800294a:	9301      	str	r3, [sp, #4]
 800294c:	2312      	movs	r3, #18
 800294e:	9300      	str	r3, [sp, #0]
 8002950:	2311      	movs	r3, #17
 8002952:	2210      	movs	r2, #16
 8002954:	f7ff fc5c 	bl	8002210 <MGPIO_voidSetPCMode_CRH>
          break;
 8002958:	e020      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN13:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE13_0_CRH,MODE13_1_CRH,CNF13_0_CRH,CNF13_1_CRH);
 800295a:	7979      	ldrb	r1, [r7, #5]
 800295c:	79b8      	ldrb	r0, [r7, #6]
 800295e:	2317      	movs	r3, #23
 8002960:	9301      	str	r3, [sp, #4]
 8002962:	2316      	movs	r3, #22
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	2315      	movs	r3, #21
 8002968:	2214      	movs	r2, #20
 800296a:	f7ff fc51 	bl	8002210 <MGPIO_voidSetPCMode_CRH>
          break;
 800296e:	e015      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN14:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE14_0_CRH,MODE14_1_CRH,CNF14_0_CRH,CNF14_1_CRH);
 8002970:	7979      	ldrb	r1, [r7, #5]
 8002972:	79b8      	ldrb	r0, [r7, #6]
 8002974:	231b      	movs	r3, #27
 8002976:	9301      	str	r3, [sp, #4]
 8002978:	231a      	movs	r3, #26
 800297a:	9300      	str	r3, [sp, #0]
 800297c:	2319      	movs	r3, #25
 800297e:	2218      	movs	r2, #24
 8002980:	f7ff fc46 	bl	8002210 <MGPIO_voidSetPCMode_CRH>
          break;
 8002984:	e00a      	b.n	800299c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN15:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE15_0_CRH,MODE15_1_CRH,CNF15_0_CRH,CNF15_1_CRH);
 8002986:	7979      	ldrb	r1, [r7, #5]
 8002988:	79b8      	ldrb	r0, [r7, #6]
 800298a:	231f      	movs	r3, #31
 800298c:	9301      	str	r3, [sp, #4]
 800298e:	231e      	movs	r3, #30
 8002990:	9300      	str	r3, [sp, #0]
 8002992:	231d      	movs	r3, #29
 8002994:	221c      	movs	r2, #28
 8002996:	f7ff fc3b 	bl	8002210 <MGPIO_voidSetPCMode_CRH>
          break;
 800299a:	bf00      	nop

  }

}
 800299c:	bf00      	nop
 800299e:	3708      	adds	r7, #8
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}

080029a4 <MGPIO_voidSetPinDirection>:



///////////Port pin direction///////////////////////
void MGPIO_voidSetPinDirection(PORT_T MGPIO_portPORTID,PIN_T MGPIO_pinPINID,MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE)
{
 80029a4:	b590      	push	{r4, r7, lr}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4604      	mov	r4, r0
 80029ac:	4608      	mov	r0, r1
 80029ae:	4611      	mov	r1, r2
 80029b0:	461a      	mov	r2, r3
 80029b2:	4623      	mov	r3, r4
 80029b4:	71fb      	strb	r3, [r7, #7]
 80029b6:	4603      	mov	r3, r0
 80029b8:	71bb      	strb	r3, [r7, #6]
 80029ba:	460b      	mov	r3, r1
 80029bc:	717b      	strb	r3, [r7, #5]
 80029be:	4613      	mov	r3, r2
 80029c0:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_portPORTID)
 80029c2:	79fb      	ldrb	r3, [r7, #7]
 80029c4:	2b02      	cmp	r3, #2
 80029c6:	d014      	beq.n	80029f2 <MGPIO_voidSetPinDirection+0x4e>
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	dc19      	bgt.n	8002a00 <MGPIO_voidSetPinDirection+0x5c>
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d002      	beq.n	80029d6 <MGPIO_voidSetPinDirection+0x32>
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d007      	beq.n	80029e4 <MGPIO_voidSetPinDirection+0x40>
    MGPIO_voidSetPCpinDirection(MGPIO_pinPINID,MGPIO_modeMODEID,MGPIO_stateSTATE);
     break;

  }

}
 80029d4:	e014      	b.n	8002a00 <MGPIO_voidSetPinDirection+0x5c>
    MGPIO_voidSetPApinDirection(MGPIO_pinPINID,MGPIO_modeMODEID,MGPIO_stateSTATE);
 80029d6:	793a      	ldrb	r2, [r7, #4]
 80029d8:	7979      	ldrb	r1, [r7, #5]
 80029da:	79bb      	ldrb	r3, [r7, #6]
 80029dc:	4618      	mov	r0, r3
 80029de:	f7fe f99d 	bl	8000d1c <MGPIO_voidSetPApinDirection>
     break;
 80029e2:	e00d      	b.n	8002a00 <MGPIO_voidSetPinDirection+0x5c>
    MGPIO_voidSetPBpinDirection(MGPIO_pinPINID,MGPIO_modeMODEID,MGPIO_stateSTATE);
 80029e4:	793a      	ldrb	r2, [r7, #4]
 80029e6:	7979      	ldrb	r1, [r7, #5]
 80029e8:	79bb      	ldrb	r3, [r7, #6]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff f846 	bl	8001a7c <MGPIO_voidSetPBpinDirection>
     break;
 80029f0:	e006      	b.n	8002a00 <MGPIO_voidSetPinDirection+0x5c>
    MGPIO_voidSetPCpinDirection(MGPIO_pinPINID,MGPIO_modeMODEID,MGPIO_stateSTATE);
 80029f2:	793a      	ldrb	r2, [r7, #4]
 80029f4:	7979      	ldrb	r1, [r7, #5]
 80029f6:	79bb      	ldrb	r3, [r7, #6]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff feef 	bl	80027dc <MGPIO_voidSetPCpinDirection>
     break;
 80029fe:	bf00      	nop
}
 8002a00:	bf00      	nop
 8002a02:	370c      	adds	r7, #12
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd90      	pop	{r4, r7, pc}

08002a08 <MGPIO_voidSetPinValue>:
  return LocaLresult;
}

////////////
void  MGPIO_voidSetPinValue(PORT_T MGPIO_portPORTID, PIN_T MGPIO_pinPINID,BIT_VALUE MGPIO_BitValue)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
 8002a12:	460b      	mov	r3, r1
 8002a14:	71bb      	strb	r3, [r7, #6]
 8002a16:	4613      	mov	r3, r2
 8002a18:	717b      	strb	r3, [r7, #5]
  switch (MGPIO_portPORTID)
 8002a1a:	79fb      	ldrb	r3, [r7, #7]
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d040      	beq.n	8002aa2 <MGPIO_voidSetPinValue+0x9a>
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	dc60      	bgt.n	8002ae6 <MGPIO_voidSetPinValue+0xde>
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d002      	beq.n	8002a2e <MGPIO_voidSetPinValue+0x26>
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d01d      	beq.n	8002a68 <MGPIO_voidSetPinValue+0x60>

    break;
  }


}
 8002a2c:	e05b      	b.n	8002ae6 <MGPIO_voidSetPinValue+0xde>
    if (MGPIO_BitValue==MGPIO_HIGH)
 8002a2e:	797b      	ldrb	r3, [r7, #5]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d10a      	bne.n	8002a4a <MGPIO_voidSetPinValue+0x42>
     SET_BIT(MGPIOA->MGPIOA_ODR,MGPIO_pinPINID);
 8002a34:	4b2e      	ldr	r3, [pc, #184]	; (8002af0 <MGPIO_voidSetPinValue+0xe8>)
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	79ba      	ldrb	r2, [r7, #6]
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a40:	4611      	mov	r1, r2
 8002a42:	4a2b      	ldr	r2, [pc, #172]	; (8002af0 <MGPIO_voidSetPinValue+0xe8>)
 8002a44:	430b      	orrs	r3, r1
 8002a46:	60d3      	str	r3, [r2, #12]
      break;
 8002a48:	e048      	b.n	8002adc <MGPIO_voidSetPinValue+0xd4>
    else if (MGPIO_BitValue==MGPIO_LOW)
 8002a4a:	797b      	ldrb	r3, [r7, #5]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d145      	bne.n	8002adc <MGPIO_voidSetPinValue+0xd4>
      CLR_BIT(MGPIOA->MGPIOA_ODR,MGPIO_pinPINID);
 8002a50:	4b27      	ldr	r3, [pc, #156]	; (8002af0 <MGPIO_voidSetPinValue+0xe8>)
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	79ba      	ldrb	r2, [r7, #6]
 8002a56:	2101      	movs	r1, #1
 8002a58:	fa01 f202 	lsl.w	r2, r1, r2
 8002a5c:	43d2      	mvns	r2, r2
 8002a5e:	4611      	mov	r1, r2
 8002a60:	4a23      	ldr	r2, [pc, #140]	; (8002af0 <MGPIO_voidSetPinValue+0xe8>)
 8002a62:	400b      	ands	r3, r1
 8002a64:	60d3      	str	r3, [r2, #12]
      break;
 8002a66:	e039      	b.n	8002adc <MGPIO_voidSetPinValue+0xd4>
    if (MGPIO_BitValue==MGPIO_HIGH)
 8002a68:	797b      	ldrb	r3, [r7, #5]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d10a      	bne.n	8002a84 <MGPIO_voidSetPinValue+0x7c>
     SET_BIT(MGPIOB->MGPIOB_ODR,MGPIO_pinPINID);
 8002a6e:	4b21      	ldr	r3, [pc, #132]	; (8002af4 <MGPIO_voidSetPinValue+0xec>)
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	79ba      	ldrb	r2, [r7, #6]
 8002a74:	2101      	movs	r1, #1
 8002a76:	fa01 f202 	lsl.w	r2, r1, r2
 8002a7a:	4611      	mov	r1, r2
 8002a7c:	4a1d      	ldr	r2, [pc, #116]	; (8002af4 <MGPIO_voidSetPinValue+0xec>)
 8002a7e:	430b      	orrs	r3, r1
 8002a80:	60d3      	str	r3, [r2, #12]
    break;
 8002a82:	e02d      	b.n	8002ae0 <MGPIO_voidSetPinValue+0xd8>
    else if (MGPIO_BitValue==MGPIO_LOW)
 8002a84:	797b      	ldrb	r3, [r7, #5]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d12a      	bne.n	8002ae0 <MGPIO_voidSetPinValue+0xd8>
      CLR_BIT(MGPIOB->MGPIOB_ODR,MGPIO_pinPINID);
 8002a8a:	4b1a      	ldr	r3, [pc, #104]	; (8002af4 <MGPIO_voidSetPinValue+0xec>)
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	79ba      	ldrb	r2, [r7, #6]
 8002a90:	2101      	movs	r1, #1
 8002a92:	fa01 f202 	lsl.w	r2, r1, r2
 8002a96:	43d2      	mvns	r2, r2
 8002a98:	4611      	mov	r1, r2
 8002a9a:	4a16      	ldr	r2, [pc, #88]	; (8002af4 <MGPIO_voidSetPinValue+0xec>)
 8002a9c:	400b      	ands	r3, r1
 8002a9e:	60d3      	str	r3, [r2, #12]
    break;
 8002aa0:	e01e      	b.n	8002ae0 <MGPIO_voidSetPinValue+0xd8>
    if (MGPIO_BitValue==MGPIO_HIGH)
 8002aa2:	797b      	ldrb	r3, [r7, #5]
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d10a      	bne.n	8002abe <MGPIO_voidSetPinValue+0xb6>
     SET_BIT(MGPIOC->MGPIOC_ODR,MGPIO_pinPINID);
 8002aa8:	4b13      	ldr	r3, [pc, #76]	; (8002af8 <MGPIO_voidSetPinValue+0xf0>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	79ba      	ldrb	r2, [r7, #6]
 8002aae:	2101      	movs	r1, #1
 8002ab0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab4:	4611      	mov	r1, r2
 8002ab6:	4a10      	ldr	r2, [pc, #64]	; (8002af8 <MGPIO_voidSetPinValue+0xf0>)
 8002ab8:	430b      	orrs	r3, r1
 8002aba:	60d3      	str	r3, [r2, #12]
    break;
 8002abc:	e012      	b.n	8002ae4 <MGPIO_voidSetPinValue+0xdc>
    else if (MGPIO_BitValue==MGPIO_LOW)
 8002abe:	797b      	ldrb	r3, [r7, #5]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d10f      	bne.n	8002ae4 <MGPIO_voidSetPinValue+0xdc>
      CLR_BIT(MGPIOC->MGPIOC_ODR,MGPIO_pinPINID);
 8002ac4:	4b0c      	ldr	r3, [pc, #48]	; (8002af8 <MGPIO_voidSetPinValue+0xf0>)
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	79ba      	ldrb	r2, [r7, #6]
 8002aca:	2101      	movs	r1, #1
 8002acc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad0:	43d2      	mvns	r2, r2
 8002ad2:	4611      	mov	r1, r2
 8002ad4:	4a08      	ldr	r2, [pc, #32]	; (8002af8 <MGPIO_voidSetPinValue+0xf0>)
 8002ad6:	400b      	ands	r3, r1
 8002ad8:	60d3      	str	r3, [r2, #12]
    break;
 8002ada:	e003      	b.n	8002ae4 <MGPIO_voidSetPinValue+0xdc>
      break;
 8002adc:	bf00      	nop
 8002ade:	e002      	b.n	8002ae6 <MGPIO_voidSetPinValue+0xde>
    break;
 8002ae0:	bf00      	nop
 8002ae2:	e000      	b.n	8002ae6 <MGPIO_voidSetPinValue+0xde>
    break;
 8002ae4:	bf00      	nop
}
 8002ae6:	bf00      	nop
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr
 8002af0:	40010800 	.word	0x40010800
 8002af4:	40010c00 	.word	0x40010c00
 8002af8:	40011000 	.word	0x40011000

08002afc <MNVIC_voidSetEnableINT>:
#include "MNVIC_INTERFACE.h"
#include "MNVIC_PRIVATE.h"
#include "MNVIC_config.h"

void MNVIC_voidSetEnableINT(u8 MNVIC_InterruptID)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	71fb      	strb	r3, [r7, #7]
  if (MNVIC_InterruptID<=31)
 8002b06:	79fb      	ldrb	r3, [r7, #7]
 8002b08:	2b1f      	cmp	r3, #31
 8002b0a:	d80a      	bhi.n	8002b22 <MNVIC_voidSetEnableINT+0x26>
  {
    SET_BIT(MNVIC_ISER_STRUCT->MNVIC_ISER[0],MNVIC_InterruptID);
 8002b0c:	4b19      	ldr	r3, [pc, #100]	; (8002b74 <MNVIC_voidSetEnableINT+0x78>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	79fa      	ldrb	r2, [r7, #7]
 8002b12:	2101      	movs	r1, #1
 8002b14:	fa01 f202 	lsl.w	r2, r1, r2
 8002b18:	4611      	mov	r1, r2
 8002b1a:	4a16      	ldr	r2, [pc, #88]	; (8002b74 <MNVIC_voidSetEnableINT+0x78>)
 8002b1c:	430b      	orrs	r3, r1
 8002b1e:	6013      	str	r3, [r2, #0]
  }
  else if (MNVIC_InterruptID>=64 && MNVIC_InterruptID<=80)
  {
    SET_BIT(MNVIC_ISER_STRUCT->MNVIC_ISER[2],MNVIC_InterruptID-64);
  }
}
 8002b20:	e022      	b.n	8002b68 <MNVIC_voidSetEnableINT+0x6c>
  else if (MNVIC_InterruptID>=32 && MNVIC_InterruptID<=63)
 8002b22:	79fb      	ldrb	r3, [r7, #7]
 8002b24:	2b1f      	cmp	r3, #31
 8002b26:	d90e      	bls.n	8002b46 <MNVIC_voidSetEnableINT+0x4a>
 8002b28:	79fb      	ldrb	r3, [r7, #7]
 8002b2a:	2b3f      	cmp	r3, #63	; 0x3f
 8002b2c:	d80b      	bhi.n	8002b46 <MNVIC_voidSetEnableINT+0x4a>
    SET_BIT(MNVIC_ISER_STRUCT->MNVIC_ISER[1],MNVIC_InterruptID-32);
 8002b2e:	4b11      	ldr	r3, [pc, #68]	; (8002b74 <MNVIC_voidSetEnableINT+0x78>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	79fa      	ldrb	r2, [r7, #7]
 8002b34:	3a20      	subs	r2, #32
 8002b36:	2101      	movs	r1, #1
 8002b38:	fa01 f202 	lsl.w	r2, r1, r2
 8002b3c:	4611      	mov	r1, r2
 8002b3e:	4a0d      	ldr	r2, [pc, #52]	; (8002b74 <MNVIC_voidSetEnableINT+0x78>)
 8002b40:	430b      	orrs	r3, r1
 8002b42:	6053      	str	r3, [r2, #4]
}
 8002b44:	e010      	b.n	8002b68 <MNVIC_voidSetEnableINT+0x6c>
  else if (MNVIC_InterruptID>=64 && MNVIC_InterruptID<=80)
 8002b46:	79fb      	ldrb	r3, [r7, #7]
 8002b48:	2b3f      	cmp	r3, #63	; 0x3f
 8002b4a:	d90d      	bls.n	8002b68 <MNVIC_voidSetEnableINT+0x6c>
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	2b50      	cmp	r3, #80	; 0x50
 8002b50:	d80a      	bhi.n	8002b68 <MNVIC_voidSetEnableINT+0x6c>
    SET_BIT(MNVIC_ISER_STRUCT->MNVIC_ISER[2],MNVIC_InterruptID-64);
 8002b52:	4b08      	ldr	r3, [pc, #32]	; (8002b74 <MNVIC_voidSetEnableINT+0x78>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	79fa      	ldrb	r2, [r7, #7]
 8002b58:	3a40      	subs	r2, #64	; 0x40
 8002b5a:	2101      	movs	r1, #1
 8002b5c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b60:	4611      	mov	r1, r2
 8002b62:	4a04      	ldr	r2, [pc, #16]	; (8002b74 <MNVIC_voidSetEnableINT+0x78>)
 8002b64:	430b      	orrs	r3, r1
 8002b66:	6093      	str	r3, [r2, #8]
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bc80      	pop	{r7}
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	e000e100 	.word	0xe000e100

08002b78 <MRCC_voidInitSysClk>:
#include "MRCC_interface.h"
#include "MRCC_private.h"
#include "MRCC_config.h"

void MRCC_voidInitSysClk(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  #if PERIPHERAL_CLOCK_SOURCE==HSE
   SET_BIT(MRCC->CR,HSEON);
 8002b7c:	4b0a      	ldr	r3, [pc, #40]	; (8002ba8 <MRCC_voidInitSysClk+0x30>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a09      	ldr	r2, [pc, #36]	; (8002ba8 <MRCC_voidInitSysClk+0x30>)
 8002b82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b86:	6013      	str	r3, [r2, #0]
   SET_BIT(MRCC->CFGR,SW_0);
 8002b88:	4b07      	ldr	r3, [pc, #28]	; (8002ba8 <MRCC_voidInitSysClk+0x30>)
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	4a06      	ldr	r2, [pc, #24]	; (8002ba8 <MRCC_voidInitSysClk+0x30>)
 8002b8e:	f043 0301 	orr.w	r3, r3, #1
 8002b92:	6053      	str	r3, [r2, #4]
   CLR_BIT(MRCC->CFGR,SW_1);
 8002b94:	4b04      	ldr	r3, [pc, #16]	; (8002ba8 <MRCC_voidInitSysClk+0x30>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	4a03      	ldr	r2, [pc, #12]	; (8002ba8 <MRCC_voidInitSysClk+0x30>)
 8002b9a:	f023 0302 	bic.w	r3, r3, #2
 8002b9e:	6053      	str	r3, [r2, #4]

  #else
      #error ("you chosed wrong clock type")

  #endif
}
 8002ba0:	bf00      	nop
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bc80      	pop	{r7}
 8002ba6:	4770      	bx	lr
 8002ba8:	40021000 	.word	0x40021000

08002bac <MRCC_voidEnableAPB2Clk>:
void MRCC_voidEnableAHBClk (MRCC_AHBENR_BITS  PeriphID)
{
  SET_BIT(MRCC->AHBENR,PeriphID);
}
void MRCC_voidEnableAPB2Clk(MRCC_APB2ENR_BITS PeriphID)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	71fb      	strb	r3, [r7, #7]
  SET_BIT(MRCC->APB2ENR,PeriphID);
 8002bb6:	4b07      	ldr	r3, [pc, #28]	; (8002bd4 <MRCC_voidEnableAPB2Clk+0x28>)
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	79fa      	ldrb	r2, [r7, #7]
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	fa01 f202 	lsl.w	r2, r1, r2
 8002bc2:	4611      	mov	r1, r2
 8002bc4:	4a03      	ldr	r2, [pc, #12]	; (8002bd4 <MRCC_voidEnableAPB2Clk+0x28>)
 8002bc6:	430b      	orrs	r3, r1
 8002bc8:	6193      	str	r3, [r2, #24]
}
 8002bca:	bf00      	nop
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bc80      	pop	{r7}
 8002bd2:	4770      	bx	lr
 8002bd4:	40021000 	.word	0x40021000

08002bd8 <MSTK_voidSystickInit>:

volatile u32 MultiSysTickFired; //A global software flag to indicate SysTickAlarm
// executed for Multi shot

void MSTK_voidSystickInit(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0

    CLR_BIT(MSTK->MSTK_CTRL,MSTK_ENABLE_BIT_CTRL); // Disable systick peripheral
 8002bdc:	4b0d      	ldr	r3, [pc, #52]	; (8002c14 <MSTK_voidSystickInit+0x3c>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a0c      	ldr	r2, [pc, #48]	; (8002c14 <MSTK_voidSystickInit+0x3c>)
 8002be2:	f023 0301 	bic.w	r3, r3, #1
 8002be6:	6013      	str	r3, [r2, #0]
    CLR_BIT(MSTK->MSTK_CTRL,MSTK_TICKINT_BIT_CTRL); // Disable interrupt of systick
 8002be8:	4b0a      	ldr	r3, [pc, #40]	; (8002c14 <MSTK_voidSystickInit+0x3c>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a09      	ldr	r2, [pc, #36]	; (8002c14 <MSTK_voidSystickInit+0x3c>)
 8002bee:	f023 0302 	bic.w	r3, r3, #2
 8002bf2:	6013      	str	r3, [r2, #0]
    CLR_BIT(MSTK->MSTK_CTRL,MSTK_CLKSOURCE_BIT_CTRL); // set clock source AHB/8
 8002bf4:	4b07      	ldr	r3, [pc, #28]	; (8002c14 <MSTK_voidSystickInit+0x3c>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a06      	ldr	r2, [pc, #24]	; (8002c14 <MSTK_voidSystickInit+0x3c>)
 8002bfa:	f023 0304 	bic.w	r3, r3, #4
 8002bfe:	6013      	str	r3, [r2, #0]

    MSTK->MSTK_LOAD=0;
 8002c00:	4b04      	ldr	r3, [pc, #16]	; (8002c14 <MSTK_voidSystickInit+0x3c>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	605a      	str	r2, [r3, #4]
    MSTK->MSTK_VAL=0;
 8002c06:	4b03      	ldr	r3, [pc, #12]	; (8002c14 <MSTK_voidSystickInit+0x3c>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	609a      	str	r2, [r3, #8]

}
 8002c0c:	bf00      	nop
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr
 8002c14:	e000e010 	.word	0xe000e010

08002c18 <SysTick_Handler>:
	return Local_u32RemainTime;
}


void SysTick_Handler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  if (OneSysTickFired==0)
 8002c1c:	4b10      	ldr	r3, [pc, #64]	; (8002c60 <SysTick_Handler+0x48>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d111      	bne.n	8002c4a <SysTick_Handler+0x32>
  {
    CLR_BIT(MSTK->MSTK_CTRL,MSTK_ENABLE_BIT_CTRL); // Disable systick peripheral
 8002c26:	4b0f      	ldr	r3, [pc, #60]	; (8002c64 <SysTick_Handler+0x4c>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a0e      	ldr	r2, [pc, #56]	; (8002c64 <SysTick_Handler+0x4c>)
 8002c2c:	f023 0301 	bic.w	r3, r3, #1
 8002c30:	6013      	str	r3, [r2, #0]
    CLR_BIT(MSTK->MSTK_CTRL,MSTK_TICKINT_BIT_CTRL); // Disable interrupt of systick
 8002c32:	4b0c      	ldr	r3, [pc, #48]	; (8002c64 <SysTick_Handler+0x4c>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a0b      	ldr	r2, [pc, #44]	; (8002c64 <SysTick_Handler+0x4c>)
 8002c38:	f023 0302 	bic.w	r3, r3, #2
 8002c3c:	6013      	str	r3, [r2, #0]
    MSTK_CALLBACK();
 8002c3e:	4b0a      	ldr	r3, [pc, #40]	; (8002c68 <SysTick_Handler+0x50>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4798      	blx	r3
    OneSysTickFired=1;
 8002c44:	4b06      	ldr	r3, [pc, #24]	; (8002c60 <SysTick_Handler+0x48>)
 8002c46:	2201      	movs	r2, #1
 8002c48:	701a      	strb	r2, [r3, #0]
  }

    MSTK_CALLBACK();
 8002c4a:	4b07      	ldr	r3, [pc, #28]	; (8002c68 <SysTick_Handler+0x50>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4798      	blx	r3
    MultiSysTickFired++;
 8002c50:	4b06      	ldr	r3, [pc, #24]	; (8002c6c <SysTick_Handler+0x54>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	3301      	adds	r3, #1
 8002c56:	4a05      	ldr	r2, [pc, #20]	; (8002c6c <SysTick_Handler+0x54>)
 8002c58:	6013      	str	r3, [r2, #0]
    //Clear interrupt flag

}
 8002c5a:	bf00      	nop
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	20000020 	.word	0x20000020
 8002c64:	e000e010 	.word	0xe000e010
 8002c68:	2000001c 	.word	0x2000001c
 8002c6c:	20000024 	.word	0x20000024

08002c70 <MUSART_voidInit>:




void MUSART_voidInit(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
	MUSART->MUSART_SR=0x0;
 8002c74:	4b26      	ldr	r3, [pc, #152]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	601a      	str	r2, [r3, #0]


	CLR_BIT(MUSART->MUSART_CR1,M);  // word length 8
 8002c7a:	4b25      	ldr	r3, [pc, #148]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	4a24      	ldr	r2, [pc, #144]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002c80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c84:	60d3      	str	r3, [r2, #12]

	CLR_BIT(MUSART->MUSART_CR1,PCE);// disable parity control check
 8002c86:	4b22      	ldr	r3, [pc, #136]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	4a21      	ldr	r2, [pc, #132]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002c8c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c90:	60d3      	str	r3, [r2, #12]

	CLR_BIT(MUSART->MUSART_CR2,STOP_0);//Select stop bits for 1 one stop bit
 8002c92:	4b1f      	ldr	r3, [pc, #124]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	4a1e      	ldr	r2, [pc, #120]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002c98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c9c:	6113      	str	r3, [r2, #16]
	CLR_BIT(MUSART->MUSART_CR2,STOP_1);//Select stop bits for 1 one stop bit
 8002c9e:	4b1c      	ldr	r3, [pc, #112]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	4a1b      	ldr	r2, [pc, #108]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002ca4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ca8:	6113      	str	r3, [r2, #16]

	CLR_BIT(MUSART->MUSART_CR2,CLK_EN);// disable clock
 8002caa:	4b19      	ldr	r3, [pc, #100]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002cac:	691b      	ldr	r3, [r3, #16]
 8002cae:	4a18      	ldr	r2, [pc, #96]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002cb0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002cb4:	6113      	str	r3, [r2, #16]



	CLR_BIT(MUSART->MUSART_CR1,TXEIE); // disable interrupt for transmission register empty
 8002cb6:	4b16      	ldr	r3, [pc, #88]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	4a15      	ldr	r2, [pc, #84]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002cbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cc0:	60d3      	str	r3, [r2, #12]
	CLR_BIT(MUSART->MUSART_CR1,TCIE);  // disable interrupt for transmission complete
 8002cc2:	4b13      	ldr	r3, [pc, #76]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	4a12      	ldr	r2, [pc, #72]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002cc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ccc:	60d3      	str	r3, [r2, #12]
	CLR_BIT(MUSART->MUSART_CR1,RXNEIE);// disable interrupt for receiver register not empty
 8002cce:	4b10      	ldr	r3, [pc, #64]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	4a0f      	ldr	r2, [pc, #60]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002cd4:	f023 0320 	bic.w	r3, r3, #32
 8002cd8:	60d3      	str	r3, [r2, #12]

	MUSART->MUSART_BRR = 0x341; // baud rate for 9600bps / 8 MHz
 8002cda:	4b0d      	ldr	r3, [pc, #52]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002cdc:	f240 3241 	movw	r2, #833	; 0x341
 8002ce0:	609a      	str	r2, [r3, #8]

	SET_BIT(MUSART->MUSART_CR1,TE); // transmitter enable , you have to configure pin as AF_PP_output
 8002ce2:	4b0b      	ldr	r3, [pc, #44]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	4a0a      	ldr	r2, [pc, #40]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002ce8:	f043 0308 	orr.w	r3, r3, #8
 8002cec:	60d3      	str	r3, [r2, #12]
	SET_BIT(MUSART->MUSART_CR1,RE); // receiver enable , you have to configure pin as input
 8002cee:	4b08      	ldr	r3, [pc, #32]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	4a07      	ldr	r2, [pc, #28]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002cf4:	f043 0304 	orr.w	r3, r3, #4
 8002cf8:	60d3      	str	r3, [r2, #12]

	SET_BIT(MUSART->MUSART_CR1,UE); // enable MUSART
 8002cfa:	4b05      	ldr	r3, [pc, #20]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	4a04      	ldr	r2, [pc, #16]	; (8002d10 <MUSART_voidInit+0xa0>)
 8002d00:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002d04:	60d3      	str	r3, [r2, #12]


}
 8002d06:	bf00      	nop
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bc80      	pop	{r7}
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	40013800 	.word	0x40013800

08002d14 <MUSART_voidSendChar>:

void MUSART_voidSendChar (u8 MUSART_u8CharData)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	71fb      	strb	r3, [r7, #7]
	MUSART->MUSART_DR=MUSART_u8CharData;
 8002d1e:	4a0b      	ldr	r2, [pc, #44]	; (8002d4c <MUSART_voidSendChar+0x38>)
 8002d20:	79fb      	ldrb	r3, [r7, #7]
 8002d22:	6053      	str	r3, [r2, #4]
	while( (GET_BIT(MUSART->MUSART_SR,TC)==0) );
 8002d24:	bf00      	nop
 8002d26:	4b09      	ldr	r3, [pc, #36]	; (8002d4c <MUSART_voidSendChar+0x38>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	099b      	lsrs	r3, r3, #6
 8002d2c:	f003 0301 	and.w	r3, r3, #1
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d0f8      	beq.n	8002d26 <MUSART_voidSendChar+0x12>

	CLR_BIT(MUSART->MUSART_SR,TC);// clear bit of transmission complete
 8002d34:	4b05      	ldr	r3, [pc, #20]	; (8002d4c <MUSART_voidSendChar+0x38>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a04      	ldr	r2, [pc, #16]	; (8002d4c <MUSART_voidSendChar+0x38>)
 8002d3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d3e:	6013      	str	r3, [r2, #0]

}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bc80      	pop	{r7}
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	40013800 	.word	0x40013800

08002d50 <MUSART_voidSendString>:
void MUSART_voidSendString (u8 * MUSART_ptrString)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b084      	sub	sp, #16
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
	u8 LOC_u8Iterator = 0 ;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	73fb      	strb	r3, [r7, #15]

	while ( MUSART_ptrString[ LOC_u8Iterator ] != '\0' ){
 8002d5c:	e009      	b.n	8002d72 <MUSART_voidSendString+0x22>

		MUSART_voidSendChar( MUSART_ptrString[ LOC_u8Iterator ] );
 8002d5e:	7bfb      	ldrb	r3, [r7, #15]
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	4413      	add	r3, r2
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7ff ffd4 	bl	8002d14 <MUSART_voidSendChar>
		LOC_u8Iterator++ ;
 8002d6c:	7bfb      	ldrb	r3, [r7, #15]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	73fb      	strb	r3, [r7, #15]
	while ( MUSART_ptrString[ LOC_u8Iterator ] != '\0' ){
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	4413      	add	r3, r2
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d1ef      	bne.n	8002d5e <MUSART_voidSendString+0xe>

	}
}
 8002d7e:	bf00      	nop
 8002d80:	bf00      	nop
 8002d82:	3710      	adds	r7, #16
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <MUSART_u8ReceiveChar>:

u8 MUSART_u8ReceiveChar (void)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
	u8 _u8LocalData=0;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	71fb      	strb	r3, [r7, #7]
	u32 LOC_TimeOut = 0 ;
 8002d92:	2300      	movs	r3, #0
 8002d94:	603b      	str	r3, [r7, #0]
	CLR_BIT(MUSART->MUSART_SR,RXNE);
 8002d96:	4b12      	ldr	r3, [pc, #72]	; (8002de0 <MUSART_u8ReceiveChar+0x58>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a11      	ldr	r2, [pc, #68]	; (8002de0 <MUSART_u8ReceiveChar+0x58>)
 8002d9c:	f023 0320 	bic.w	r3, r3, #32
 8002da0:	6013      	str	r3, [r2, #0]

	while( (GET_BIT(MUSART->MUSART_SR,RXNE)==0)&& ( LOC_TimeOut < THRESHOLD_VALUE ) ) // wait till receiver data register not empty (complete)
 8002da2:	e002      	b.n	8002daa <MUSART_u8ReceiveChar+0x22>
	{
		LOC_TimeOut++;
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	3301      	adds	r3, #1
 8002da8:	603b      	str	r3, [r7, #0]
	while( (GET_BIT(MUSART->MUSART_SR,RXNE)==0)&& ( LOC_TimeOut < THRESHOLD_VALUE ) ) // wait till receiver data register not empty (complete)
 8002daa:	4b0d      	ldr	r3, [pc, #52]	; (8002de0 <MUSART_u8ReceiveChar+0x58>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	095b      	lsrs	r3, r3, #5
 8002db0:	f003 0301 	and.w	r3, r3, #1
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d103      	bne.n	8002dc0 <MUSART_u8ReceiveChar+0x38>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	4a0a      	ldr	r2, [pc, #40]	; (8002de4 <MUSART_u8ReceiveChar+0x5c>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d9f1      	bls.n	8002da4 <MUSART_u8ReceiveChar+0x1c>
	}
	if( LOC_TimeOut == THRESHOLD_VALUE )
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	4a09      	ldr	r2, [pc, #36]	; (8002de8 <MUSART_u8ReceiveChar+0x60>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d102      	bne.n	8002dce <MUSART_u8ReceiveChar+0x46>
	{
		_u8LocalData = 255;
 8002dc8:	23ff      	movs	r3, #255	; 0xff
 8002dca:	71fb      	strb	r3, [r7, #7]
 8002dcc:	e002      	b.n	8002dd4 <MUSART_u8ReceiveChar+0x4c>
	}
	else
	{

		_u8LocalData=MUSART->MUSART_DR;
 8002dce:	4b04      	ldr	r3, [pc, #16]	; (8002de0 <MUSART_u8ReceiveChar+0x58>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	71fb      	strb	r3, [r7, #7]
	}

	return _u8LocalData;
 8002dd4:	79fb      	ldrb	r3, [r7, #7]

}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bc80      	pop	{r7}
 8002dde:	4770      	bx	lr
 8002de0:	40013800 	.word	0x40013800
 8002de4:	0089543f 	.word	0x0089543f
 8002de8:	00895440 	.word	0x00895440

08002dec <MUSART_u8ptrReceiveString>:
u8 * MUSART_u8ptrReceiveString (void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
	u8 LOC_u8Iterator = 0 ;
 8002df2:	2300      	movs	r3, #0
 8002df4:	71fb      	strb	r3, [r7, #7]
	u8 LOC_u8DataCome;
	while (  ( LOC_u8DataCome= MUSART_u8ReceiveChar() )  != 13)
 8002df6:	e006      	b.n	8002e06 <MUSART_u8ptrReceiveString+0x1a>
	{
		DataString[LOC_u8Iterator]=LOC_u8DataCome;
 8002df8:	79fb      	ldrb	r3, [r7, #7]
 8002dfa:	490b      	ldr	r1, [pc, #44]	; (8002e28 <MUSART_u8ptrReceiveString+0x3c>)
 8002dfc:	79ba      	ldrb	r2, [r7, #6]
 8002dfe:	54ca      	strb	r2, [r1, r3]
		LOC_u8Iterator++;
 8002e00:	79fb      	ldrb	r3, [r7, #7]
 8002e02:	3301      	adds	r3, #1
 8002e04:	71fb      	strb	r3, [r7, #7]
	while (  ( LOC_u8DataCome= MUSART_u8ReceiveChar() )  != 13)
 8002e06:	f7ff ffbf 	bl	8002d88 <MUSART_u8ReceiveChar>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	71bb      	strb	r3, [r7, #6]
 8002e0e:	79bb      	ldrb	r3, [r7, #6]
 8002e10:	2b0d      	cmp	r3, #13
 8002e12:	d1f1      	bne.n	8002df8 <MUSART_u8ptrReceiveString+0xc>
	}
	DataString[LOC_u8Iterator]='\0';
 8002e14:	79fb      	ldrb	r3, [r7, #7]
 8002e16:	4a04      	ldr	r2, [pc, #16]	; (8002e28 <MUSART_u8ptrReceiveString+0x3c>)
 8002e18:	2100      	movs	r1, #0
 8002e1a:	54d1      	strb	r1, [r2, r3]
	return (DataString);
 8002e1c:	4b02      	ldr	r3, [pc, #8]	; (8002e28 <MUSART_u8ptrReceiveString+0x3c>)

}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20000034 	.word	0x20000034

08002e2c <USART1_IRQHandler>:
{
	MUSART1_CallBack = ptr ;
}

void USART1_IRQHandler(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
	MUSART->MUSART_SR = 0x0 ;
 8002e30:	4b03      	ldr	r3, [pc, #12]	; (8002e40 <USART1_IRQHandler+0x14>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	601a      	str	r2, [r3, #0]
	MUSART1_CallBack();
 8002e36:	4b03      	ldr	r3, [pc, #12]	; (8002e44 <USART1_IRQHandler+0x18>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4798      	blx	r3
}
 8002e3c:	bf00      	nop
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	40013800 	.word	0x40013800
 8002e44:	20000028 	.word	0x20000028

08002e48 <USART2_IRQHandler>:
{
	MUSART2_CallBack = ptr ;
}

void USART2_IRQHandler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
	MUSART->MUSART_SR = 0x0 ;
 8002e4c:	4b03      	ldr	r3, [pc, #12]	; (8002e5c <USART2_IRQHandler+0x14>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
	MUSART2_CallBack();
 8002e52:	4b03      	ldr	r3, [pc, #12]	; (8002e60 <USART2_IRQHandler+0x18>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4798      	blx	r3
}
 8002e58:	bf00      	nop
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	40013800 	.word	0x40013800
 8002e60:	2000002c 	.word	0x2000002c

08002e64 <USART3_IRQHandler>:
{
	MUSART3_CallBack = ptr ;
}

void USART3_IRQHandler(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
	MUSART->MUSART_SR = 0x0 ;
 8002e68:	4b03      	ldr	r3, [pc, #12]	; (8002e78 <USART3_IRQHandler+0x14>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	601a      	str	r2, [r3, #0]
	MUSART3_CallBack();
 8002e6e:	4b03      	ldr	r3, [pc, #12]	; (8002e7c <USART3_IRQHandler+0x18>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4798      	blx	r3
}
 8002e74:	bf00      	nop
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	40013800 	.word	0x40013800
 8002e7c:	20000030 	.word	0x20000030

08002e80 <main>:
#include "MSTK_interface.h"
#include "MUSART_interface.h"


int main ()
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
	u8 * arr2;

	MRCC_voidInitSysClk();
 8002e86:	f7ff fe77 	bl	8002b78 <MRCC_voidInitSysClk>
	MRCC_voidEnableAPB2Clk(IOPAEN);
 8002e8a:	2002      	movs	r0, #2
 8002e8c:	f7ff fe8e 	bl	8002bac <MRCC_voidEnableAPB2Clk>
	MRCC_voidEnableAPB2Clk(USART1EN);
 8002e90:	200e      	movs	r0, #14
 8002e92:	f7ff fe8b 	bl	8002bac <MRCC_voidEnableAPB2Clk>
	MRCC_voidEnableAPB2Clk(AFIOEN);
 8002e96:	2000      	movs	r0, #0
 8002e98:	f7ff fe88 	bl	8002bac <MRCC_voidEnableAPB2Clk>
	MSTK_voidSystickInit();
 8002e9c:	f7ff fe9c 	bl	8002bd8 <MSTK_voidSystickInit>


	MGPIO_voidSetPinDirection(PORTA, PIN0, OUTPUT_MAX_2_MHZ, GP_PUSH_PULL_OUTPUT);
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	2202      	movs	r2, #2
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	2000      	movs	r0, #0
 8002ea8:	f7ff fd7c 	bl	80029a4 <MGPIO_voidSetPinDirection>
	MGPIO_voidSetPinDirection(PORTA, PIN10, INPUT_MODE, Floating_INPUT); //RX WORKING
 8002eac:	2301      	movs	r3, #1
 8002eae:	2200      	movs	r2, #0
 8002eb0:	210a      	movs	r1, #10
 8002eb2:	2000      	movs	r0, #0
 8002eb4:	f7ff fd76 	bl	80029a4 <MGPIO_voidSetPinDirection>
	//MGPIO_voidSetPinDirection(PORTA, PIN10, OUTPUT_MAX_2_MHZ, AF_PUSH_PULL_OUTPUT);//RX WORKING

	MGPIO_voidSetPinDirection(PORTA, PIN9, OUTPUT_MAX_2_MHZ, AF_PUSH_PULL_OUTPUT);//TX
 8002eb8:	2305      	movs	r3, #5
 8002eba:	2202      	movs	r2, #2
 8002ebc:	2109      	movs	r1, #9
 8002ebe:	2000      	movs	r0, #0
 8002ec0:	f7ff fd70 	bl	80029a4 <MGPIO_voidSetPinDirection>

	MNVIC_voidSetEnableINT(37);
 8002ec4:	2025      	movs	r0, #37	; 0x25
 8002ec6:	f7ff fe19 	bl	8002afc <MNVIC_voidSetEnableINT>

	MUSART_voidInit();
 8002eca:	f7ff fed1 	bl	8002c70 <MUSART_voidInit>
//		else if (bytelettre=='4')
//		{
//           MGPIO_voidSetPinValue(PORTA, PIN0, MGPIO_LOW);
//		}

	    arr2=MUSART_u8ptrReceiveString();
 8002ece:	f7ff ff8d 	bl	8002dec <MUSART_u8ptrReceiveString>
 8002ed2:	6078      	str	r0, [r7, #4]
    	MUSART_voidSendString(arr2);
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f7ff ff3b 	bl	8002d50 <MUSART_voidSendString>
    	MUSART_voidSendString((u8 *)"  \r\n");
 8002eda:	480e      	ldr	r0, [pc, #56]	; (8002f14 <main+0x94>)
 8002edc:	f7ff ff38 	bl	8002d50 <MUSART_voidSendString>


	    if( ( strcmp((const char *)"IMT",(const char *)arr2) ) ==0)
 8002ee0:	6879      	ldr	r1, [r7, #4]
 8002ee2:	480d      	ldr	r0, [pc, #52]	; (8002f18 <main+0x98>)
 8002ee4:	f7fd f944 	bl	8000170 <strcmp>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d108      	bne.n	8002f00 <main+0x80>
	    {
	    	MUSART_voidSendString((u8 *)"identical\r\n");
 8002eee:	480b      	ldr	r0, [pc, #44]	; (8002f1c <main+0x9c>)
 8002ef0:	f7ff ff2e 	bl	8002d50 <MUSART_voidSendString>
	    	MGPIO_voidSetPinValue(PORTA, PIN0, MGPIO_HIGH);
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	2000      	movs	r0, #0
 8002efa:	f7ff fd85 	bl	8002a08 <MGPIO_voidSetPinValue>
 8002efe:	e7e6      	b.n	8002ece <main+0x4e>

	    }
	    else
	    {
	    	MUSART_voidSendString((u8 *)"NOT identical\r\n");
 8002f00:	4807      	ldr	r0, [pc, #28]	; (8002f20 <main+0xa0>)
 8002f02:	f7ff ff25 	bl	8002d50 <MUSART_voidSendString>
	    	MGPIO_voidSetPinValue(PORTA, PIN0, MGPIO_LOW);
 8002f06:	2200      	movs	r2, #0
 8002f08:	2100      	movs	r1, #0
 8002f0a:	2000      	movs	r0, #0
 8002f0c:	f7ff fd7c 	bl	8002a08 <MGPIO_voidSetPinValue>
	    arr2=MUSART_u8ptrReceiveString();
 8002f10:	e7dd      	b.n	8002ece <main+0x4e>
 8002f12:	bf00      	nop
 8002f14:	08002fd8 	.word	0x08002fd8
 8002f18:	08002fe0 	.word	0x08002fe0
 8002f1c:	08002fe4 	.word	0x08002fe4
 8002f20:	08002ff0 	.word	0x08002ff0

08002f24 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f24:	480d      	ldr	r0, [pc, #52]	; (8002f5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f26:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002f28:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f2c:	480c      	ldr	r0, [pc, #48]	; (8002f60 <LoopForever+0x6>)
  ldr r1, =_edata
 8002f2e:	490d      	ldr	r1, [pc, #52]	; (8002f64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f30:	4a0d      	ldr	r2, [pc, #52]	; (8002f68 <LoopForever+0xe>)
  movs r3, #0
 8002f32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f34:	e002      	b.n	8002f3c <LoopCopyDataInit>

08002f36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f3a:	3304      	adds	r3, #4

08002f3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f40:	d3f9      	bcc.n	8002f36 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f42:	4a0a      	ldr	r2, [pc, #40]	; (8002f6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f44:	4c0a      	ldr	r4, [pc, #40]	; (8002f70 <LoopForever+0x16>)
  movs r3, #0
 8002f46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f48:	e001      	b.n	8002f4e <LoopFillZerobss>

08002f4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f4c:	3204      	adds	r2, #4

08002f4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f50:	d3fb      	bcc.n	8002f4a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002f52:	f000 f811 	bl	8002f78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f56:	f7ff ff93 	bl	8002e80 <main>

08002f5a <LoopForever>:

LoopForever:
    b LoopForever
 8002f5a:	e7fe      	b.n	8002f5a <LoopForever>
  ldr   r0, =_estack
 8002f5c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8002f60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f64:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8002f68:	08003008 	.word	0x08003008
  ldr r2, =_sbss
 8002f6c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8002f70:	20000048 	.word	0x20000048

08002f74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f74:	e7fe      	b.n	8002f74 <ADC1_2_IRQHandler>
	...

08002f78 <__libc_init_array>:
 8002f78:	b570      	push	{r4, r5, r6, lr}
 8002f7a:	2600      	movs	r6, #0
 8002f7c:	4d0c      	ldr	r5, [pc, #48]	; (8002fb0 <__libc_init_array+0x38>)
 8002f7e:	4c0d      	ldr	r4, [pc, #52]	; (8002fb4 <__libc_init_array+0x3c>)
 8002f80:	1b64      	subs	r4, r4, r5
 8002f82:	10a4      	asrs	r4, r4, #2
 8002f84:	42a6      	cmp	r6, r4
 8002f86:	d109      	bne.n	8002f9c <__libc_init_array+0x24>
 8002f88:	f000 f81a 	bl	8002fc0 <_init>
 8002f8c:	2600      	movs	r6, #0
 8002f8e:	4d0a      	ldr	r5, [pc, #40]	; (8002fb8 <__libc_init_array+0x40>)
 8002f90:	4c0a      	ldr	r4, [pc, #40]	; (8002fbc <__libc_init_array+0x44>)
 8002f92:	1b64      	subs	r4, r4, r5
 8002f94:	10a4      	asrs	r4, r4, #2
 8002f96:	42a6      	cmp	r6, r4
 8002f98:	d105      	bne.n	8002fa6 <__libc_init_array+0x2e>
 8002f9a:	bd70      	pop	{r4, r5, r6, pc}
 8002f9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fa0:	4798      	blx	r3
 8002fa2:	3601      	adds	r6, #1
 8002fa4:	e7ee      	b.n	8002f84 <__libc_init_array+0xc>
 8002fa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002faa:	4798      	blx	r3
 8002fac:	3601      	adds	r6, #1
 8002fae:	e7f2      	b.n	8002f96 <__libc_init_array+0x1e>
 8002fb0:	08003000 	.word	0x08003000
 8002fb4:	08003000 	.word	0x08003000
 8002fb8:	08003000 	.word	0x08003000
 8002fbc:	08003004 	.word	0x08003004

08002fc0 <_init>:
 8002fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fc2:	bf00      	nop
 8002fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fc6:	bc08      	pop	{r3}
 8002fc8:	469e      	mov	lr, r3
 8002fca:	4770      	bx	lr

08002fcc <_fini>:
 8002fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fce:	bf00      	nop
 8002fd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fd2:	bc08      	pop	{r3}
 8002fd4:	469e      	mov	lr, r3
 8002fd6:	4770      	bx	lr
