Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 19 17:59:25 2023
| Host         : DESKTOP-JA0DJ3L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab7_timing_summary_routed.rpt -pb lab7_timing_summary_routed.pb -rpx lab7_timing_summary_routed.rpx -warn_on_violation
| Design       : lab7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
SYNTH-9    Warning   Small multiplier                40          
TIMING-18  Warning   Missing input or output delay   7           
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.581        0.000                      0                 2692        0.118        0.000                      0                 2692        3.750        0.000                       0                  1045  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.581        0.000                      0                 2692        0.118        0.000                      0                 2692        3.750        0.000                       0                  1045  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 4.099ns (45.128%)  route 4.984ns (54.872%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.806     5.358    clk_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.836 r  j_reg[3]/Q
                         net (fo=14, routed)          1.207     7.043    j[3]
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.324     7.367 r  B_reg_r1_0_15_0_5_i_2/O
                         net (fo=8, routed)           0.628     7.995    B_reg_r1_0_15_0_5/ADDRB3
    SLICE_X10Y92         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.357     8.352 r  B_reg_r1_0_15_0_5/RAMB/O
                         net (fo=16, routed)          0.909     9.262    p_3_out[2]
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.348     9.610 r  tmp[3][6]_i_9/O
                         net (fo=2, routed)           0.767    10.377    tmp[3][6]_i_9_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124    10.501 r  tmp[3][6]_i_13/O
                         net (fo=1, routed)           0.000    10.501    tmp[3][6]_i_13_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.881 r  tmp_reg[3][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.881    tmp_reg[3][6]_i_3_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.204 r  tmp_reg[3][14]_i_20/O[1]
                         net (fo=2, routed)           0.597    11.801    tmp_reg[3][14]_i_20_n_6
    SLICE_X8Y91          LUT4 (Prop_lut4_I1_O)        0.332    12.133 r  tmp[3][14]_i_14/O
                         net (fo=2, routed)           0.452    12.585    tmp[3][14]_i_14_n_0
    SLICE_X10Y91         LUT4 (Prop_lut4_I3_O)        0.323    12.908 r  tmp[3][14]_i_5/O
                         net (fo=2, routed)           0.423    13.331    tmp[3][14]_i_5_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.355    13.686 r  tmp[3][14]_i_9/O
                         net (fo=1, routed)           0.000    13.686    tmp[3][14]_i_9_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.218 r  tmp_reg[3][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.218    tmp_reg[3][14]_i_1_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.441 r  tmp_reg[3][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.441    p_6_in[15]
    SLICE_X9Y92          FDRE                                         r  tmp_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.436    14.807    clk_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  tmp_reg[3][15]/C
                         clock pessimism              0.188    14.995    
                         clock uncertainty           -0.035    14.960    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)        0.062    15.022    tmp_reg[3][15]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.441    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 3.887ns (43.425%)  route 5.064ns (56.575%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.806     5.358    clk_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.836 r  j_reg[3]/Q
                         net (fo=14, routed)          1.207     7.043    j[3]
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.324     7.367 r  B_reg_r1_0_15_0_5_i_2/O
                         net (fo=8, routed)           0.628     7.995    B_reg_r1_0_15_0_5/ADDRB3
    SLICE_X10Y92         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.357     8.352 r  B_reg_r1_0_15_0_5/RAMB/O
                         net (fo=16, routed)          0.909     9.262    p_3_out[2]
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.348     9.610 r  tmp[3][6]_i_9/O
                         net (fo=2, routed)           0.767    10.377    tmp[3][6]_i_9_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124    10.501 r  tmp[3][6]_i_13/O
                         net (fo=1, routed)           0.000    10.501    tmp[3][6]_i_13_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.881 r  tmp_reg[3][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.881    tmp_reg[3][6]_i_3_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.100 r  tmp_reg[3][14]_i_20/O[0]
                         net (fo=2, routed)           0.602    11.701    tmp_reg[3][14]_i_20_n_7
    SLICE_X10Y90         LUT4 (Prop_lut4_I3_O)        0.321    12.022 r  tmp[3][10]_i_12/O
                         net (fo=3, routed)           0.483    12.506    tmp[3][10]_i_12_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.328    12.834 r  tmp[3][10]_i_15/O
                         net (fo=1, routed)           0.467    13.301    tmp[3][10]_i_15_n_0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.124    13.425 r  tmp[3][10]_i_8/O
                         net (fo=1, routed)           0.000    13.425    tmp[3][10]_i_8_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.975 r  tmp_reg[3][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.975    tmp_reg[3][10]_i_1_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.309 r  tmp_reg[3][14]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.309    p_6_in[12]
    SLICE_X9Y91          FDRE                                         r  tmp_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.436    14.807    clk_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  tmp_reg[3][12]/C
                         clock pessimism              0.188    14.995    
                         clock uncertainty           -0.035    14.960    
    SLICE_X9Y91          FDRE (Setup_fdre_C_D)        0.062    15.022    tmp_reg[3][12]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 3.950ns (44.213%)  route 4.984ns (55.787%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.806     5.358    clk_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.836 r  j_reg[3]/Q
                         net (fo=14, routed)          1.207     7.043    j[3]
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.324     7.367 r  B_reg_r1_0_15_0_5_i_2/O
                         net (fo=8, routed)           0.628     7.995    B_reg_r1_0_15_0_5/ADDRB3
    SLICE_X10Y92         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.357     8.352 r  B_reg_r1_0_15_0_5/RAMB/O
                         net (fo=16, routed)          0.909     9.262    p_3_out[2]
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.348     9.610 r  tmp[3][6]_i_9/O
                         net (fo=2, routed)           0.767    10.377    tmp[3][6]_i_9_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124    10.501 r  tmp[3][6]_i_13/O
                         net (fo=1, routed)           0.000    10.501    tmp[3][6]_i_13_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.881 r  tmp_reg[3][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.881    tmp_reg[3][6]_i_3_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.204 r  tmp_reg[3][14]_i_20/O[1]
                         net (fo=2, routed)           0.597    11.801    tmp_reg[3][14]_i_20_n_6
    SLICE_X8Y91          LUT4 (Prop_lut4_I1_O)        0.332    12.133 r  tmp[3][14]_i_14/O
                         net (fo=2, routed)           0.452    12.585    tmp[3][14]_i_14_n_0
    SLICE_X10Y91         LUT4 (Prop_lut4_I3_O)        0.323    12.908 r  tmp[3][14]_i_5/O
                         net (fo=2, routed)           0.423    13.331    tmp[3][14]_i_5_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.355    13.686 r  tmp[3][14]_i_9/O
                         net (fo=1, routed)           0.000    13.686    tmp[3][14]_i_9_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.292 r  tmp_reg[3][14]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.292    p_6_in[14]
    SLICE_X9Y91          FDRE                                         r  tmp_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.436    14.807    clk_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  tmp_reg[3][14]/C
                         clock pessimism              0.188    14.995    
                         clock uncertainty           -0.035    14.960    
    SLICE_X9Y91          FDRE (Setup_fdre_C_D)        0.062    15.022    tmp_reg[3][14]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 4.325ns (46.696%)  route 4.937ns (53.304%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.806     5.358    clk_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.836 r  j_reg[3]/Q
                         net (fo=14, routed)          0.652     6.488    j[3]
    SLICE_X4Y103         LUT2 (Prop_lut2_I0_O)        0.324     6.812 r  B_reg_r3_0_15_0_5_i_1/O
                         net (fo=8, routed)           1.092     7.904    B_reg_r3_0_15_0_5/ADDRB3
    SLICE_X10Y96         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.353     8.257 f  B_reg_r3_0_15_0_5/RAMB/O
                         net (fo=16, routed)          0.998     9.255    p_7_out[2]
    SLICE_X9Y98          LUT2 (Prop_lut2_I1_O)        0.374     9.629 r  tmp[1][6]_i_17/O
                         net (fo=1, routed)           0.436    10.064    tmp[1][6]_i_17_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I3_O)        0.326    10.390 r  tmp[1][6]_i_13/O
                         net (fo=1, routed)           0.000    10.390    tmp[1][6]_i_13_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.770 r  tmp_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.770    tmp_reg[1][6]_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.093 r  tmp_reg[1][14]_i_20/O[1]
                         net (fo=2, routed)           0.597    11.690    tmp_reg[1][14]_i_20_n_6
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.332    12.022 r  tmp[1][14]_i_14/O
                         net (fo=2, routed)           0.598    12.621    tmp[1][14]_i_14_n_0
    SLICE_X11Y99         LUT4 (Prop_lut4_I3_O)        0.354    12.975 r  tmp[1][14]_i_5/O
                         net (fo=2, routed)           0.564    13.539    tmp[1][14]_i_5_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I0_O)        0.326    13.865 r  tmp[1][14]_i_9/O
                         net (fo=1, routed)           0.000    13.865    tmp[1][14]_i_9_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.397 r  tmp_reg[1][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.397    tmp_reg[1][14]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.620 r  tmp_reg[1][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.620    tmp_reg[1][15]_i_1_n_7
    SLICE_X7Y101         FDRE                                         r  tmp_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.680    15.051    clk_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  tmp_reg[1][15]/C
                         clock pessimism              0.282    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.062    15.360    tmp_reg[1][15]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                         -14.620    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 3.891ns (43.842%)  route 4.984ns (56.158%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.806     5.358    clk_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.836 r  j_reg[3]/Q
                         net (fo=14, routed)          1.207     7.043    j[3]
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.324     7.367 r  B_reg_r1_0_15_0_5_i_2/O
                         net (fo=8, routed)           0.628     7.995    B_reg_r1_0_15_0_5/ADDRB3
    SLICE_X10Y92         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.357     8.352 r  B_reg_r1_0_15_0_5/RAMB/O
                         net (fo=16, routed)          0.909     9.262    p_3_out[2]
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.348     9.610 r  tmp[3][6]_i_9/O
                         net (fo=2, routed)           0.767    10.377    tmp[3][6]_i_9_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124    10.501 r  tmp[3][6]_i_13/O
                         net (fo=1, routed)           0.000    10.501    tmp[3][6]_i_13_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.881 r  tmp_reg[3][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.881    tmp_reg[3][6]_i_3_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.204 r  tmp_reg[3][14]_i_20/O[1]
                         net (fo=2, routed)           0.597    11.801    tmp_reg[3][14]_i_20_n_6
    SLICE_X8Y91          LUT4 (Prop_lut4_I1_O)        0.332    12.133 r  tmp[3][14]_i_14/O
                         net (fo=2, routed)           0.452    12.585    tmp[3][14]_i_14_n_0
    SLICE_X10Y91         LUT4 (Prop_lut4_I3_O)        0.323    12.908 r  tmp[3][14]_i_5/O
                         net (fo=2, routed)           0.423    13.331    tmp[3][14]_i_5_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.355    13.686 r  tmp[3][14]_i_9/O
                         net (fo=1, routed)           0.000    13.686    tmp[3][14]_i_9_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.233 r  tmp_reg[3][14]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.233    p_6_in[13]
    SLICE_X9Y91          FDRE                                         r  tmp_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.436    14.807    clk_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  tmp_reg[3][13]/C
                         clock pessimism              0.188    14.995    
                         clock uncertainty           -0.035    14.960    
    SLICE_X9Y91          FDRE (Setup_fdre_C_D)        0.062    15.022    tmp_reg[3][13]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.233    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 3.776ns (42.715%)  route 5.064ns (57.285%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.806     5.358    clk_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.836 r  j_reg[3]/Q
                         net (fo=14, routed)          1.207     7.043    j[3]
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.324     7.367 r  B_reg_r1_0_15_0_5_i_2/O
                         net (fo=8, routed)           0.628     7.995    B_reg_r1_0_15_0_5/ADDRB3
    SLICE_X10Y92         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.357     8.352 r  B_reg_r1_0_15_0_5/RAMB/O
                         net (fo=16, routed)          0.909     9.262    p_3_out[2]
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.348     9.610 r  tmp[3][6]_i_9/O
                         net (fo=2, routed)           0.767    10.377    tmp[3][6]_i_9_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124    10.501 r  tmp[3][6]_i_13/O
                         net (fo=1, routed)           0.000    10.501    tmp[3][6]_i_13_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.881 r  tmp_reg[3][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.881    tmp_reg[3][6]_i_3_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.100 r  tmp_reg[3][14]_i_20/O[0]
                         net (fo=2, routed)           0.602    11.701    tmp_reg[3][14]_i_20_n_7
    SLICE_X10Y90         LUT4 (Prop_lut4_I3_O)        0.321    12.022 r  tmp[3][10]_i_12/O
                         net (fo=3, routed)           0.483    12.506    tmp[3][10]_i_12_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.328    12.834 r  tmp[3][10]_i_15/O
                         net (fo=1, routed)           0.467    13.301    tmp[3][10]_i_15_n_0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.124    13.425 r  tmp[3][10]_i_8/O
                         net (fo=1, routed)           0.000    13.425    tmp[3][10]_i_8_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.975 r  tmp_reg[3][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.975    tmp_reg[3][10]_i_1_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.198 r  tmp_reg[3][14]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.198    p_6_in[11]
    SLICE_X9Y91          FDRE                                         r  tmp_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.436    14.807    clk_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  tmp_reg[3][11]/C
                         clock pessimism              0.188    14.995    
                         clock uncertainty           -0.035    14.960    
    SLICE_X9Y91          FDRE (Setup_fdre_C_D)        0.062    15.022    tmp_reg[3][11]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.198    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 4.261ns (47.872%)  route 4.640ns (52.128%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.806     5.358    clk_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.836 f  j_reg[3]/Q
                         net (fo=14, routed)          0.652     6.488    j[3]
    SLICE_X4Y103         LUT1 (Prop_lut1_I0_O)        0.295     6.783 r  B_reg_r2_0_15_0_5_i_1/O
                         net (fo=8, routed)           1.113     7.896    B_reg_r2_0_15_0_5/ADDRB3
    SLICE_X2Y94          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.046 f  B_reg_r2_0_15_0_5/RAMB/O
                         net (fo=16, routed)          0.958     9.003    p_5_out[2]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.376     9.379 r  tmp[2][6]_i_18/O
                         net (fo=1, routed)           0.443     9.822    tmp[2][6]_i_18_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.326    10.148 r  tmp[2][6]_i_14/O
                         net (fo=1, routed)           0.000    10.148    tmp[2][6]_i_14_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.698 r  tmp_reg[2][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.698    tmp_reg[2][6]_i_3_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.032 r  tmp_reg[2][14]_i_20/O[1]
                         net (fo=2, routed)           0.399    11.431    tmp_reg[2][14]_i_20_n_6
    SLICE_X1Y96          LUT4 (Prop_lut4_I1_O)        0.297    11.728 r  tmp[2][14]_i_14/O
                         net (fo=2, routed)           0.618    12.346    tmp[2][14]_i_14_n_0
    SLICE_X2Y97          LUT4 (Prop_lut4_I3_O)        0.352    12.698 r  tmp[2][14]_i_5/O
                         net (fo=2, routed)           0.457    13.156    tmp[2][14]_i_5_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I0_O)        0.348    13.504 r  tmp[2][14]_i_9/O
                         net (fo=1, routed)           0.000    13.504    tmp[2][14]_i_9_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.036 r  tmp_reg[2][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.036    tmp_reg[2][14]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.259 r  tmp_reg[2][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.259    p_4_in[15]
    SLICE_X3Y99          FDRE                                         r  tmp_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.507    14.878    clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  tmp_reg[2][15]/C
                         clock pessimism              0.188    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.062    15.093    tmp_reg[2][15]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 4.176ns (45.824%)  route 4.937ns (54.176%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.806     5.358    clk_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.836 r  j_reg[3]/Q
                         net (fo=14, routed)          0.652     6.488    j[3]
    SLICE_X4Y103         LUT2 (Prop_lut2_I0_O)        0.324     6.812 r  B_reg_r3_0_15_0_5_i_1/O
                         net (fo=8, routed)           1.092     7.904    B_reg_r3_0_15_0_5/ADDRB3
    SLICE_X10Y96         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.353     8.257 f  B_reg_r3_0_15_0_5/RAMB/O
                         net (fo=16, routed)          0.998     9.255    p_7_out[2]
    SLICE_X9Y98          LUT2 (Prop_lut2_I1_O)        0.374     9.629 r  tmp[1][6]_i_17/O
                         net (fo=1, routed)           0.436    10.064    tmp[1][6]_i_17_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I3_O)        0.326    10.390 r  tmp[1][6]_i_13/O
                         net (fo=1, routed)           0.000    10.390    tmp[1][6]_i_13_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.770 r  tmp_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.770    tmp_reg[1][6]_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.093 r  tmp_reg[1][14]_i_20/O[1]
                         net (fo=2, routed)           0.597    11.690    tmp_reg[1][14]_i_20_n_6
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.332    12.022 r  tmp[1][14]_i_14/O
                         net (fo=2, routed)           0.598    12.621    tmp[1][14]_i_14_n_0
    SLICE_X11Y99         LUT4 (Prop_lut4_I3_O)        0.354    12.975 r  tmp[1][14]_i_5/O
                         net (fo=2, routed)           0.564    13.539    tmp[1][14]_i_5_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I0_O)        0.326    13.865 r  tmp[1][14]_i_9/O
                         net (fo=1, routed)           0.000    13.865    tmp[1][14]_i_9_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.471 r  tmp_reg[1][14]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.471    tmp_reg[1][14]_i_1_n_4
    SLICE_X7Y100         FDRE                                         r  tmp_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.680    15.051    clk_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  tmp_reg[1][14]/C
                         clock pessimism              0.282    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.062    15.360    tmp_reg[1][14]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                         -14.471    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 4.117ns (45.471%)  route 4.937ns (54.529%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.806     5.358    clk_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.836 r  j_reg[3]/Q
                         net (fo=14, routed)          0.652     6.488    j[3]
    SLICE_X4Y103         LUT2 (Prop_lut2_I0_O)        0.324     6.812 r  B_reg_r3_0_15_0_5_i_1/O
                         net (fo=8, routed)           1.092     7.904    B_reg_r3_0_15_0_5/ADDRB3
    SLICE_X10Y96         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.353     8.257 f  B_reg_r3_0_15_0_5/RAMB/O
                         net (fo=16, routed)          0.998     9.255    p_7_out[2]
    SLICE_X9Y98          LUT2 (Prop_lut2_I1_O)        0.374     9.629 r  tmp[1][6]_i_17/O
                         net (fo=1, routed)           0.436    10.064    tmp[1][6]_i_17_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I3_O)        0.326    10.390 r  tmp[1][6]_i_13/O
                         net (fo=1, routed)           0.000    10.390    tmp[1][6]_i_13_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.770 r  tmp_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.770    tmp_reg[1][6]_i_3_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.093 r  tmp_reg[1][14]_i_20/O[1]
                         net (fo=2, routed)           0.597    11.690    tmp_reg[1][14]_i_20_n_6
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.332    12.022 r  tmp[1][14]_i_14/O
                         net (fo=2, routed)           0.598    12.621    tmp[1][14]_i_14_n_0
    SLICE_X11Y99         LUT4 (Prop_lut4_I3_O)        0.354    12.975 r  tmp[1][14]_i_5/O
                         net (fo=2, routed)           0.564    13.539    tmp[1][14]_i_5_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I0_O)        0.326    13.865 r  tmp[1][14]_i_9/O
                         net (fo=1, routed)           0.000    13.865    tmp[1][14]_i_9_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.412 r  tmp_reg[1][14]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.412    tmp_reg[1][14]_i_1_n_5
    SLICE_X7Y100         FDRE                                         r  tmp_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.680    15.051    clk_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  tmp_reg[1][13]/C
                         clock pessimism              0.282    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.062    15.360    tmp_reg[1][13]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                         -14.412    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 3.643ns (41.840%)  route 5.064ns (58.160%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.806     5.358    clk_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.836 r  j_reg[3]/Q
                         net (fo=14, routed)          1.207     7.043    j[3]
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.324     7.367 r  B_reg_r1_0_15_0_5_i_2/O
                         net (fo=8, routed)           0.628     7.995    B_reg_r1_0_15_0_5/ADDRB3
    SLICE_X10Y92         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.357     8.352 r  B_reg_r1_0_15_0_5/RAMB/O
                         net (fo=16, routed)          0.909     9.262    p_3_out[2]
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.348     9.610 r  tmp[3][6]_i_9/O
                         net (fo=2, routed)           0.767    10.377    tmp[3][6]_i_9_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124    10.501 r  tmp[3][6]_i_13/O
                         net (fo=1, routed)           0.000    10.501    tmp[3][6]_i_13_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.881 r  tmp_reg[3][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.881    tmp_reg[3][6]_i_3_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.100 r  tmp_reg[3][14]_i_20/O[0]
                         net (fo=2, routed)           0.602    11.701    tmp_reg[3][14]_i_20_n_7
    SLICE_X10Y90         LUT4 (Prop_lut4_I3_O)        0.321    12.022 r  tmp[3][10]_i_12/O
                         net (fo=3, routed)           0.483    12.506    tmp[3][10]_i_12_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.328    12.834 r  tmp[3][10]_i_15/O
                         net (fo=1, routed)           0.467    13.301    tmp[3][10]_i_15_n_0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.124    13.425 r  tmp[3][10]_i_8/O
                         net (fo=1, routed)           0.000    13.425    tmp[3][10]_i_8_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.065 r  tmp_reg[3][10]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.065    p_6_in[10]
    SLICE_X9Y90          FDRE                                         r  tmp_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  tmp_reg[3][10]/C
                         clock pessimism              0.188    14.994    
                         clock uncertainty           -0.035    14.959    
    SLICE_X9Y90          FDRE (Setup_fdre_C_D)        0.062    15.021    tmp_reg[3][10]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  0.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg_r3_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.798%)  route 0.210ns (56.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.589     1.502    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  counter_reg[3]/Q
                         net (fo=115, routed)         0.210     1.877    A_reg_r3_0_15_0_5/ADDRD3
    SLICE_X6Y96          RAMD32                                       r  A_reg_r3_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.860     2.018    A_reg_r3_0_15_0_5/WCLK
    SLICE_X6Y96          RAMD32                                       r  A_reg_r3_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.518    
    SLICE_X6Y96          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.758    A_reg_r3_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg_r3_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.798%)  route 0.210ns (56.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.589     1.502    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  counter_reg[3]/Q
                         net (fo=115, routed)         0.210     1.877    A_reg_r3_0_15_0_5/ADDRD3
    SLICE_X6Y96          RAMD32                                       r  A_reg_r3_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.860     2.018    A_reg_r3_0_15_0_5/WCLK
    SLICE_X6Y96          RAMD32                                       r  A_reg_r3_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.518    
    SLICE_X6Y96          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.758    A_reg_r3_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg_r3_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.798%)  route 0.210ns (56.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.589     1.502    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  counter_reg[3]/Q
                         net (fo=115, routed)         0.210     1.877    A_reg_r3_0_15_0_5/ADDRD3
    SLICE_X6Y96          RAMD32                                       r  A_reg_r3_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.860     2.018    A_reg_r3_0_15_0_5/WCLK
    SLICE_X6Y96          RAMD32                                       r  A_reg_r3_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.518    
    SLICE_X6Y96          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.758    A_reg_r3_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg_r3_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.798%)  route 0.210ns (56.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.589     1.502    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  counter_reg[3]/Q
                         net (fo=115, routed)         0.210     1.877    A_reg_r3_0_15_0_5/ADDRD3
    SLICE_X6Y96          RAMD32                                       r  A_reg_r3_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.860     2.018    A_reg_r3_0_15_0_5/WCLK
    SLICE_X6Y96          RAMD32                                       r  A_reg_r3_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.518    
    SLICE_X6Y96          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.758    A_reg_r3_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg_r3_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.798%)  route 0.210ns (56.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.589     1.502    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  counter_reg[3]/Q
                         net (fo=115, routed)         0.210     1.877    A_reg_r3_0_15_0_5/ADDRD3
    SLICE_X6Y96          RAMD32                                       r  A_reg_r3_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.860     2.018    A_reg_r3_0_15_0_5/WCLK
    SLICE_X6Y96          RAMD32                                       r  A_reg_r3_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.518    
    SLICE_X6Y96          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.758    A_reg_r3_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg_r3_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.798%)  route 0.210ns (56.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.589     1.502    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  counter_reg[3]/Q
                         net (fo=115, routed)         0.210     1.877    A_reg_r3_0_15_0_5/ADDRD3
    SLICE_X6Y96          RAMD32                                       r  A_reg_r3_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.860     2.018    A_reg_r3_0_15_0_5/WCLK
    SLICE_X6Y96          RAMD32                                       r  A_reg_r3_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.499     1.518    
    SLICE_X6Y96          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.758    A_reg_r3_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg_r3_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.798%)  route 0.210ns (56.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.589     1.502    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  counter_reg[3]/Q
                         net (fo=115, routed)         0.210     1.877    A_reg_r3_0_15_0_5/ADDRD3
    SLICE_X6Y96          RAMS32                                       r  A_reg_r3_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.860     2.018    A_reg_r3_0_15_0_5/WCLK
    SLICE_X6Y96          RAMS32                                       r  A_reg_r3_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.499     1.518    
    SLICE_X6Y96          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.758    A_reg_r3_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg_r3_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.798%)  route 0.210ns (56.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.589     1.502    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  counter_reg[3]/Q
                         net (fo=115, routed)         0.210     1.877    A_reg_r3_0_15_0_5/ADDRD3
    SLICE_X6Y96          RAMS32                                       r  A_reg_r3_0_15_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.860     2.018    A_reg_r3_0_15_0_5/WCLK
    SLICE_X6Y96          RAMS32                                       r  A_reg_r3_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.499     1.518    
    SLICE_X6Y96          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.758    A_reg_r3_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 result_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[60][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.643     1.557    clk_IBUF_BUFG
    SLICE_X11Y109        FDRE                                         r  result_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.141     1.698 f  result_reg[2][1]/Q
                         net (fo=6, routed)           0.078     1.776    result_reg_n_0_[2][1]
    SLICE_X10Y109        LUT4 (Prop_lut4_I2_O)        0.045     1.821 r  data[60][3]_i_1/O
                         net (fo=1, routed)           0.000     1.821    data[60][3]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  data_reg[60][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.918     2.076    clk_IBUF_BUFG
    SLICE_X10Y109        FDRE                                         r  data_reg[60][3]/C
                         clock pessimism             -0.507     1.570    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.121     1.691    data_reg[60][3]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tmp_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.251ns (41.711%)  route 0.351ns (58.289%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.590     1.503    clk_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  tmp_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  tmp_reg[1][9]/Q
                         net (fo=2, routed)           0.351     1.995    tmp_reg_n_0_[1][9]
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.045     2.040 r  result[0][11]_i_4/O
                         net (fo=1, routed)           0.000     2.040    result[0][11]_i_4_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.105 r  result_reg[0][11]_i_1/O[1]
                         net (fo=16, routed)          0.000     2.105    result_reg[0][11]_i_1_n_6
    SLICE_X5Y101         FDRE                                         r  result_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1044, routed)        0.947     2.105    clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  result_reg[0][9]/C
                         clock pessimism             -0.250     1.856    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.102     1.958    result_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36    ram0/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y98     A_OR_B_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y111    FSM_sequential_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y111    FSM_sequential_Q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y106    P_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y106    P_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y106    P_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y106    compute_done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y95     counter_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y90     A_reg_r1_0_15_0_5/RAMC/CLK



