# kara_128_pipe_dsp48

This is the repository for a 128 bit Pipelined Karatsuba Multiplier based on DSP48 IP, which can run on 200 MHz.

Language: Verilog

Platform: Xilinx Vivado 2018.3 + ModelSIM 10.6d

The time sequence is shown as below:

![time sequence](https://raw.githubusercontent.com/lutianyu2001/kara_128_pipe_dsp48/main/Time%20Sequence_karatsuba.png)

