GowinSynthesis start
Running parser ...
Analyzing VHDL file '/storage/programming/gw68000/boards/tec0117/sdramcapture/src/tec0117_top.vhd.vhd'
Analyzing entity 'tec0117_top'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/tec0117_top.vhd.vhd":9)
Analyzing architecture 'rtl'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/tec0117_top.vhd.vhd":34)
WARN  (EX4760) : 'sdram_controller' is not compiled in library 'work'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/tec0117_top.vhd.vhd":57)
Analyzing VHDL file '/storage/programming/gw68000/vhdl/baudgen.vhd'
Analyzing entity 'baudgen'("/storage/programming/gw68000/vhdl/baudgen.vhd":8)
Analyzing architecture 'rtl'("/storage/programming/gw68000/vhdl/baudgen.vhd":22)
Analyzing VHDL file '/storage/programming/gw68000/vhdl/tx_uart.vhd'
Analyzing entity 'tx_uart'("/storage/programming/gw68000/vhdl/tx_uart.vhd":9)
Analyzing architecture 'rtl'("/storage/programming/gw68000/vhdl/tx_uart.vhd":22)
Analyzing VHDL file '/storage/programming/gw68000/boards/tec0117/sdramcapture/src/SDRAM_controller/SDRAM_controller.vhd'
Analyzing entity '\~control_fsm.SDRAM_controller\'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/SDRAM_controller/SDRAM_controller.vhd":2905)
Analyzing architecture 'beh'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/SDRAM_controller/SDRAM_controller.vhd":2905)
Analyzing entity '\~user_interface.SDRAM_controller\'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/SDRAM_controller/SDRAM_controller.vhd":2905)
Analyzing architecture 'beh'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/SDRAM_controller/SDRAM_controller.vhd":2905)
Analyzing entity '\~autorefresh.SDRAM_controller\'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/SDRAM_controller/SDRAM_controller.vhd":2905)
Analyzing architecture 'beh'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/SDRAM_controller/SDRAM_controller.vhd":2905)
Analyzing entity '\~top.SDRAM_controller\'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/SDRAM_controller/SDRAM_controller.vhd":2905)
Analyzing architecture 'beh'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/SDRAM_controller/SDRAM_controller.vhd":2905)
Analyzing entity 'sdram_controller'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/SDRAM_controller/SDRAM_controller.vhd":2912)
Analyzing architecture 'beh'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/SDRAM_controller/SDRAM_controller.vhd":2942)
Processing 'SDRAM_controller(beh)'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/SDRAM_controller/SDRAM_controller.vhd":2912)
Processing '**(**)'("/storage/programming/gw68000/boards/tec0117/sdramcapture/src/SDRAM_controller/SDRAM_controller.vhd":2905)
NOTE  (EX0101) : Current top module is "SDRAM_controller"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/storage/programming/gw68000/boards/tec0117/sdramcapture/impl/gwsynthesis/gw68000.vg" completed
[100%] Generate report file "/storage/programming/gw68000/boards/tec0117/sdramcapture/impl/gwsynthesis/gw68000_syn.rpt.html" completed
GowinSynthesis finish
