

================================================================
== Vivado HLS Report for 'DownsampleUnit0'
================================================================
* Date:           Mon Dec 10 14:57:21 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  10938278|  10938278|  10938278|  10938278|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |                                 |                      |      Latency      |      Interval     | Pipeline|
        |             Instance            |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |grp_subconv_1x1_3214_fu_331      |subconv_1x1_3214      |  6735409|  6735409|  6735409|  6735409|   none  |
        |grp_subconv_3x3_32_strid_fu_342  |subconv_3x3_32_strid  |   756529|   756529|   756529|   756529|   none  |
        |grp_subconv_1x1_1612_fu_355      |subconv_1x1_1612      |  1684273|  1684273|  1684273|  1684273|   none  |
        |grp_shuffle_2415_fu_367          |shuffle_2415          |    26209|    26209|    26209|    26209|   none  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_conv1r_output     |  25367|  25367|      1057|          -|          -|    24|    no    |
        | + memset_conv1r_output    |   1055|   1055|        33|          -|          -|    32|    no    |
        |  ++ memset_conv1r_output  |     31|     31|         1|          -|          -|    32|    no    |
        |- memset_conv2r_ourput     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv2r_ourput    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv2r_ourput  |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv3r_ourput     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv3r_ourput    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv3r_ourput  |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv1l_output     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv1l_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv1l_output  |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv2l_output     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv2l_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv2l_output  |     15|     15|         1|          -|          -|    16|    no    |
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     276|    174|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     15|    3659|   4044|
|Memory           |      128|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    808|
|Register         |        -|      -|     142|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      128|     15|    4077|   5026|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       45|      6|       3|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+----------------------+---------+-------+------+------+
    |grp_shuffle_2415_fu_367          |shuffle_2415          |        0|      0|   317|   185|
    |grp_subconv_1x1_1612_fu_355      |subconv_1x1_1612      |        0|      5|  1041|  1326|
    |grp_subconv_1x1_3214_fu_331      |subconv_1x1_3214      |        0|      5|  1074|  1336|
    |grp_subconv_3x3_32_strid_fu_342  |subconv_3x3_32_strid  |        0|      5|  1227|  1197|
    +---------------------------------+----------------------+---------+-------+------+------+
    |Total                            |                      |        0|     15|  3659|  4044|
    +---------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |conv1r_output_U    |DownsampleUnit0_ceOg  |       64|  0|   0|  24576|   32|     1|       786432|
    |conv2r_ourput_0_U  |DownsampleUnit0_cfYi  |       16|  0|   0|   6144|   32|     1|       196608|
    |conv3r_ourput_0_U  |DownsampleUnit0_cfYi  |       16|  0|   0|   6144|   32|     1|       196608|
    |conv1l_output_0_U  |DownsampleUnit0_cfYi  |       16|  0|   0|   6144|   32|     1|       196608|
    |conv2l_output_0_U  |DownsampleUnit0_cfYi  |       16|  0|   0|   6144|   32|     1|       196608|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total              |                      |      128|  0|   0|  49152|  160|     5|      1572864|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |indvarinc12_fu_387_p2             |     +    |      0|  20|  10|           5|           1|
    |indvarinc19_fu_426_p2             |     +    |      0|  20|  10|           5|           1|
    |indvarinc23_fu_432_p2             |     +    |      0|  17|   9|           4|           1|
    |indvarinc28_fu_438_p2             |     +    |      0|  17|   9|           4|           1|
    |indvarinc35_fu_477_p2             |     +    |      0|  20|  10|           5|           1|
    |indvarinc39_fu_483_p2             |     +    |      0|  17|   9|           4|           1|
    |indvarinc43_fu_489_p2             |     +    |      0|  17|   9|           4|           1|
    |indvarinc49_fu_534_p2             |     +    |      0|  17|   9|           4|           1|
    |indvarinc4_fu_375_p2              |     +    |      0|  20|  10|           5|           1|
    |indvarinc50_fu_540_p2             |     +    |      0|  17|   9|           4|           1|
    |indvarinc51_fu_579_p2             |     +    |      0|  20|  10|           5|           1|
    |indvarinc52_fu_585_p2             |     +    |      0|  17|   9|           4|           1|
    |indvarinc53_fu_591_p2             |     +    |      0|  17|   9|           4|           1|
    |indvarinc8_fu_381_p2              |     +    |      0|  20|  10|           5|           1|
    |indvarinc_fu_528_p2               |     +    |      0|  20|  10|           5|           1|
    |tmp_423_fu_414_p2                 |   icmp   |      0|   0|   2|           5|           2|
    |tmp_424_fu_420_p2                 |   icmp   |      0|   0|   2|           5|           5|
    |tmp_425_fu_459_p2                 |   icmp   |      0|   0|   2|           4|           2|
    |tmp_426_fu_465_p2                 |   icmp   |      0|   0|   2|           4|           2|
    |tmp_427_fu_471_p2                 |   icmp   |      0|   0|   2|           5|           5|
    |tmp_428_fu_510_p2                 |   icmp   |      0|   0|   2|           4|           2|
    |tmp_429_fu_516_p2                 |   icmp   |      0|   0|   2|           4|           2|
    |tmp_430_fu_522_p2                 |   icmp   |      0|   0|   2|           5|           5|
    |tmp_431_fu_561_p2                 |   icmp   |      0|   0|   2|           4|           2|
    |tmp_432_fu_567_p2                 |   icmp   |      0|   0|   2|           4|           2|
    |tmp_433_fu_573_p2                 |   icmp   |      0|   0|   2|           5|           5|
    |tmp_434_fu_612_p2                 |   icmp   |      0|   0|   2|           4|           2|
    |tmp_435_fu_618_p2                 |   icmp   |      0|   0|   2|           4|           2|
    |tmp_436_fu_624_p2                 |   icmp   |      0|   0|   2|           5|           5|
    |tmp_s_fu_408_p2                   |   icmp   |      0|   0|   2|           5|           2|
    |ap_block_state21_on_subcall_done  |    or    |      0|   0|   2|           1|           1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0| 276| 174|         135|          61|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  121|         26|    1|         26|
    |conv1l_bias_ce0                             |    9|          2|    1|          2|
    |conv1l_output_0_address0                    |   21|          4|   13|         52|
    |conv1l_output_0_ce0                         |   21|          4|    1|          4|
    |conv1l_output_0_d0                          |   15|          3|   32|         96|
    |conv1l_output_0_we0                         |   15|          3|    1|          3|
    |conv1l_weight_ce0                           |    9|          2|    1|          2|
    |conv1r_output_address0                      |   21|          4|   15|         60|
    |conv1r_output_ce0                           |   21|          4|    1|          4|
    |conv1r_output_d0                            |   15|          3|   32|         96|
    |conv1r_output_we0                           |   15|          3|    1|          3|
    |conv2l_bias_ce0                             |    9|          2|    1|          2|
    |conv2l_output_0_address0                    |   21|          4|   13|         52|
    |conv2l_output_0_ce0                         |   21|          4|    1|          4|
    |conv2l_output_0_d0                          |   15|          3|   32|         96|
    |conv2l_output_0_we0                         |   15|          3|    1|          3|
    |conv2l_weight_ce0                           |    9|          2|    1|          2|
    |conv2r_bias_ce0                             |    9|          2|    1|          2|
    |conv2r_ourput_0_address0                    |   21|          4|   13|         52|
    |conv2r_ourput_0_ce0                         |   21|          4|    1|          4|
    |conv2r_ourput_0_d0                          |   15|          3|   32|         96|
    |conv2r_ourput_0_we0                         |   15|          3|    1|          3|
    |conv2r_weight_ce0                           |    9|          2|    1|          2|
    |conv3r_bias_ce0                             |    9|          2|    1|          2|
    |conv3r_ourput_0_address0                    |   21|          4|   13|         52|
    |conv3r_ourput_0_ce0                         |   21|          4|    1|          4|
    |conv3r_ourput_0_d0                          |   15|          3|   32|         96|
    |conv3r_ourput_0_we0                         |   15|          3|    1|          3|
    |conv3r_weight_ce0                           |    9|          2|    1|          2|
    |grp_subconv_1x1_1612_fu_355_bias_q0         |   15|          3|   32|         96|
    |grp_subconv_1x1_1612_fu_355_input_0_q0      |   15|          3|   32|         96|
    |grp_subconv_1x1_1612_fu_355_weight_q0       |   15|          3|   32|         96|
    |grp_subconv_3x3_32_strid_fu_342_bias_q0     |   15|          3|   32|         96|
    |grp_subconv_3x3_32_strid_fu_342_input_r_q0  |   15|          3|   32|         96|
    |grp_subconv_3x3_32_strid_fu_342_weight_q0   |   15|          3|   32|         96|
    |input_r_address0                            |   15|          3|   15|         45|
    |input_r_ce0                                 |   15|          3|    1|          3|
    |invdar11_reg_180                            |    9|          2|    5|         10|
    |invdar18_reg_191                            |    9|          2|    5|         10|
    |invdar22_reg_203                            |    9|          2|    4|          8|
    |invdar27_reg_215                            |    9|          2|    4|          8|
    |invdar34_reg_226                            |    9|          2|    5|         10|
    |invdar38_reg_238                            |    9|          2|    4|          8|
    |invdar3_reg_156                             |    9|          2|    5|         10|
    |invdar42_reg_250                            |    9|          2|    4|          8|
    |invdar48_reg_273                            |    9|          2|    4|          8|
    |invdar49_reg_285                            |    9|          2|    4|          8|
    |invdar50_reg_296                            |    9|          2|    5|         10|
    |invdar51_reg_308                            |    9|          2|    4|          8|
    |invdar52_reg_320                            |    9|          2|    4|          8|
    |invdar7_reg_168                             |    9|          2|    5|         10|
    |invdar_reg_261                              |    9|          2|    5|         10|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  808|        166|  521|       1583|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  25|   0|   25|          0|
    |ap_reg_grp_shuffle_2415_fu_367_ap_start          |   1|   0|    1|          0|
    |ap_reg_grp_subconv_1x1_1612_fu_355_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_subconv_1x1_3214_fu_331_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_subconv_3x3_32_strid_fu_342_ap_start  |   1|   0|    1|          0|
    |indvarinc19_reg_654                              |   5|   0|    5|          0|
    |indvarinc23_reg_659                              |   4|   0|    4|          0|
    |indvarinc35_reg_678                              |   5|   0|    5|          0|
    |indvarinc39_reg_683                              |   4|   0|    4|          0|
    |indvarinc49_reg_707                              |   4|   0|    4|          0|
    |indvarinc4_reg_630                               |   5|   0|    5|          0|
    |indvarinc51_reg_726                              |   5|   0|    5|          0|
    |indvarinc52_reg_731                              |   4|   0|    4|          0|
    |indvarinc8_reg_635                               |   5|   0|    5|          0|
    |indvarinc_reg_702                                |   5|   0|    5|          0|
    |invdar11_reg_180                                 |   5|   0|    5|          0|
    |invdar18_reg_191                                 |   5|   0|    5|          0|
    |invdar22_reg_203                                 |   4|   0|    4|          0|
    |invdar27_reg_215                                 |   4|   0|    4|          0|
    |invdar34_reg_226                                 |   5|   0|    5|          0|
    |invdar38_reg_238                                 |   4|   0|    4|          0|
    |invdar3_reg_156                                  |   5|   0|    5|          0|
    |invdar42_reg_250                                 |   4|   0|    4|          0|
    |invdar48_reg_273                                 |   4|   0|    4|          0|
    |invdar49_reg_285                                 |   4|   0|    4|          0|
    |invdar50_reg_296                                 |   5|   0|    5|          0|
    |invdar51_reg_308                                 |   4|   0|    4|          0|
    |invdar52_reg_320                                 |   4|   0|    4|          0|
    |invdar7_reg_168                                  |   5|   0|    5|          0|
    |invdar_reg_261                                   |   5|   0|    5|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 142|   0|  142|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |    DownsampleUnit0   | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |    DownsampleUnit0   | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |    DownsampleUnit0   | return value |
|ap_done                        | out |    1| ap_ctrl_hs |    DownsampleUnit0   | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |    DownsampleUnit0   | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |    DownsampleUnit0   | return value |
|input_r_address0               | out |   15|  ap_memory |        input_r       |     array    |
|input_r_ce0                    | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0                     |  in |   32|  ap_memory |        input_r       |     array    |
|conv1r_weight_address0         | out |   10|  ap_memory |     conv1r_weight    |     array    |
|conv1r_weight_ce0              | out |    1|  ap_memory |     conv1r_weight    |     array    |
|conv1r_weight_q0               |  in |   32|  ap_memory |     conv1r_weight    |     array    |
|conv1r_bias_address0           | out |    5|  ap_memory |      conv1r_bias     |     array    |
|conv1r_bias_ce0                | out |    1|  ap_memory |      conv1r_bias     |     array    |
|conv1r_bias_q0                 |  in |   32|  ap_memory |      conv1r_bias     |     array    |
|conv2r_weight_address0         | out |    8|  ap_memory |     conv2r_weight    |     array    |
|conv2r_weight_ce0              | out |    1|  ap_memory |     conv2r_weight    |     array    |
|conv2r_weight_q0               |  in |   32|  ap_memory |     conv2r_weight    |     array    |
|conv2r_bias_address0           | out |    5|  ap_memory |      conv2r_bias     |     array    |
|conv2r_bias_ce0                | out |    1|  ap_memory |      conv2r_bias     |     array    |
|conv2r_bias_q0                 |  in |   32|  ap_memory |      conv2r_bias     |     array    |
|conv3r_weight_address0         | out |   10|  ap_memory |     conv3r_weight    |     array    |
|conv3r_weight_ce0              | out |    1|  ap_memory |     conv3r_weight    |     array    |
|conv3r_weight_q0               |  in |   32|  ap_memory |     conv3r_weight    |     array    |
|conv3r_bias_address0           | out |    5|  ap_memory |      conv3r_bias     |     array    |
|conv3r_bias_ce0                | out |    1|  ap_memory |      conv3r_bias     |     array    |
|conv3r_bias_q0                 |  in |   32|  ap_memory |      conv3r_bias     |     array    |
|conv1l_weight_address0         | out |    8|  ap_memory |     conv1l_weight    |     array    |
|conv1l_weight_ce0              | out |    1|  ap_memory |     conv1l_weight    |     array    |
|conv1l_weight_q0               |  in |   32|  ap_memory |     conv1l_weight    |     array    |
|conv1l_bias_address0           | out |    5|  ap_memory |      conv1l_bias     |     array    |
|conv1l_bias_ce0                | out |    1|  ap_memory |      conv1l_bias     |     array    |
|conv1l_bias_q0                 |  in |   32|  ap_memory |      conv1l_bias     |     array    |
|conv2l_weight_address0         | out |   10|  ap_memory |     conv2l_weight    |     array    |
|conv2l_weight_ce0              | out |    1|  ap_memory |     conv2l_weight    |     array    |
|conv2l_weight_q0               |  in |   32|  ap_memory |     conv2l_weight    |     array    |
|conv2l_bias_address0           | out |    5|  ap_memory |      conv2l_bias     |     array    |
|conv2l_bias_ce0                | out |    1|  ap_memory |      conv2l_bias     |     array    |
|conv2l_bias_q0                 |  in |   32|  ap_memory |      conv2l_bias     |     array    |
|downsampleunit0_outp_address0  | out |   14|  ap_memory | downsampleunit0_outp |     array    |
|downsampleunit0_outp_ce0       | out |    1|  ap_memory | downsampleunit0_outp |     array    |
|downsampleunit0_outp_we0       | out |    1|  ap_memory | downsampleunit0_outp |     array    |
|downsampleunit0_outp_d0        | out |   32|  ap_memory | downsampleunit0_outp |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

