22:28:54 INFO  : Registering command handlers for SDK TCF services
22:28:55 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\temp_xsdb_launch_script.tcl
22:28:57 INFO  : XSCT server has started successfully.
22:28:57 INFO  : Successfully done setting XSCT server connection channel  
22:28:57 INFO  : Successfully done setting SDK workspace  
22:28:57 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
22:31:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
22:31:02 INFO  : 'jtag frequency' command is executed.
22:31:02 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:02 INFO  : Context for 'APU' is selected.
22:31:02 INFO  : System reset is completed.
22:31:05 INFO  : 'after 3000' command is executed.
22:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
22:31:08 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:31:08 INFO  : Context for 'APU' is selected.
22:31:08 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:31:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:08 INFO  : Context for 'APU' is selected.
22:31:08 INFO  : 'ps7_init' command is executed.
22:31:08 INFO  : 'ps7_post_config' command is executed.
22:31:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:08 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:09 INFO  : Memory regions updated for context APU
22:31:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:09 INFO  : 'con' command is executed.
22:31:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

22:31:09 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
22:34:07 INFO  : Disconnected from the channel tcfchan#1.
23:04:10 INFO  : Registering command handlers for SDK TCF services
23:04:10 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\temp_xsdb_launch_script.tcl
23:04:12 INFO  : XSCT server has started successfully.
23:04:12 INFO  : Successfully done setting XSCT server connection channel  
23:04:12 INFO  : Successfully done setting SDK workspace  
23:04:12 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
23:04:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:04:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731420231539,  Project:1731418107520
23:04:15 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
23:04:15 INFO  : Copied contents of E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:04:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:04:20 INFO  : 
23:04:21 INFO  : Updating hardware inferred compiler options for ZynqLab06.
23:04:21 INFO  : Clearing existing target manager status.
23:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
23:06:18 INFO  : 'jtag frequency' command is executed.
23:06:18 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:18 INFO  : Context for 'APU' is selected.
23:06:18 INFO  : System reset is completed.
23:06:21 INFO  : 'after 3000' command is executed.
23:06:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
23:06:23 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:06:23 INFO  : Context for 'APU' is selected.
23:06:23 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:06:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:24 INFO  : Context for 'APU' is selected.
23:06:24 INFO  : 'ps7_init' command is executed.
23:06:24 INFO  : 'ps7_post_config' command is executed.
23:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:24 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:24 INFO  : Memory regions updated for context APU
23:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:24 INFO  : 'con' command is executed.
23:06:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

23:06:24 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
23:08:05 INFO  : Disconnected from the channel tcfchan#1.
23:19:58 INFO  : Registering command handlers for SDK TCF services
23:19:58 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\temp_xsdb_launch_script.tcl
23:20:00 INFO  : XSCT server has started successfully.
23:20:00 INFO  : Successfully done setting XSCT server connection channel  
23:20:00 INFO  : Successfully done setting SDK workspace  
23:20:00 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
23:20:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:20:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731421176984,  Project:1731420231539
23:20:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
23:20:03 INFO  : Copied contents of E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:20:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:20:08 INFO  : 
23:20:09 INFO  : Updating hardware inferred compiler options for ZynqLab06.
23:20:09 INFO  : Clearing existing target manager status.
23:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
23:21:12 INFO  : 'jtag frequency' command is executed.
23:21:12 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:12 INFO  : Context for 'APU' is selected.
23:21:12 INFO  : System reset is completed.
23:21:15 INFO  : 'after 3000' command is executed.
23:21:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
23:21:18 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:21:18 INFO  : Context for 'APU' is selected.
23:21:18 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:21:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:18 INFO  : Context for 'APU' is selected.
23:21:18 INFO  : 'ps7_init' command is executed.
23:21:18 INFO  : 'ps7_post_config' command is executed.
23:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:19 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:19 INFO  : Memory regions updated for context APU
23:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:19 INFO  : 'con' command is executed.
23:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

23:21:19 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
23:26:02 INFO  : Disconnected from the channel tcfchan#1.
23:35:15 INFO  : Registering command handlers for SDK TCF services
23:35:15 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\temp_xsdb_launch_script.tcl
23:35:17 INFO  : XSCT server has started successfully.
23:35:17 INFO  : Successfully done setting XSCT server connection channel  
23:35:17 INFO  : Successfully done setting SDK workspace  
23:35:17 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
23:35:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:35:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731422097052,  Project:1731421176984
23:35:21 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
23:35:21 INFO  : Copied contents of E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:35:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:35:25 INFO  : 
23:35:26 INFO  : Updating hardware inferred compiler options for ZynqLab06.
23:35:26 INFO  : Clearing existing target manager status.
23:36:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
23:36:21 INFO  : 'jtag frequency' command is executed.
23:36:21 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:36:21 INFO  : Context for 'APU' is selected.
23:36:21 INFO  : System reset is completed.
23:36:24 INFO  : 'after 3000' command is executed.
23:36:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
23:36:26 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:36:26 INFO  : Context for 'APU' is selected.
23:36:26 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:36:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:26 INFO  : Context for 'APU' is selected.
23:36:27 INFO  : 'ps7_init' command is executed.
23:36:27 INFO  : 'ps7_post_config' command is executed.
23:36:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:27 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:27 INFO  : Memory regions updated for context APU
23:36:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:27 INFO  : 'con' command is executed.
23:36:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

23:36:27 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
23:37:33 INFO  : Disconnected from the channel tcfchan#1.
23:53:37 INFO  : Registering command handlers for SDK TCF services
23:53:38 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\temp_xsdb_launch_script.tcl
23:53:40 INFO  : XSCT server has started successfully.
23:53:40 INFO  : Successfully done setting XSCT server connection channel  
23:53:40 INFO  : Successfully done setting SDK workspace  
23:53:40 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
23:53:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:53:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731423190686,  Project:1731422097052
23:53:43 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
23:53:43 INFO  : Copied contents of E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:53:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:53:47 INFO  : 
23:53:48 INFO  : Updating hardware inferred compiler options for ZynqLab06.
23:53:48 INFO  : Clearing existing target manager status.
23:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
23:54:40 INFO  : 'jtag frequency' command is executed.
23:54:40 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:54:40 INFO  : Context for 'APU' is selected.
23:54:40 INFO  : System reset is completed.
23:54:43 INFO  : 'after 3000' command is executed.
23:54:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
23:54:45 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:54:45 INFO  : Context for 'APU' is selected.
23:54:45 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:54:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:45 INFO  : Context for 'APU' is selected.
23:54:46 INFO  : 'ps7_init' command is executed.
23:54:46 INFO  : 'ps7_post_config' command is executed.
23:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:46 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:46 INFO  : Memory regions updated for context APU
23:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:46 INFO  : 'con' command is executed.
23:54:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

23:54:46 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
23:59:52 INFO  : Disconnected from the channel tcfchan#1.
00:05:03 INFO  : Registering command handlers for SDK TCF services
00:05:03 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\temp_xsdb_launch_script.tcl
00:05:05 INFO  : XSCT server has started successfully.
00:05:06 INFO  : Successfully done setting XSCT server connection channel  
00:05:06 INFO  : Successfully done setting SDK workspace  
00:05:06 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
00:05:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:05:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731423849387,  Project:1731423190686
00:05:09 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
00:05:09 INFO  : Copied contents of E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:05:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:05:13 INFO  : 
00:05:14 INFO  : Updating hardware inferred compiler options for ZynqLab06.
00:05:14 INFO  : Clearing existing target manager status.
00:07:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
00:07:03 INFO  : 'jtag frequency' command is executed.
00:07:03 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:07:03 INFO  : Context for 'APU' is selected.
00:07:04 INFO  : System reset is completed.
00:07:07 INFO  : 'after 3000' command is executed.
00:07:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
00:07:09 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:07:09 INFO  : Context for 'APU' is selected.
00:07:09 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:07:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:09 INFO  : Context for 'APU' is selected.
00:07:09 INFO  : 'ps7_init' command is executed.
00:07:09 INFO  : 'ps7_post_config' command is executed.
00:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:10 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:10 INFO  : Memory regions updated for context APU
00:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:10 INFO  : 'con' command is executed.
00:07:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

00:07:10 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
00:09:06 INFO  : Disconnected from the channel tcfchan#1.
09:01:20 INFO  : Registering command handlers for SDK TCF services
09:01:21 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\temp_xsdb_launch_script.tcl
09:01:23 INFO  : XSCT server has started successfully.
09:01:23 INFO  : Successfully done setting XSCT server connection channel  
09:01:26 INFO  : Successfully done setting SDK workspace  
09:01:26 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
09:01:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:01:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731456043072,  Project:1731423849387
09:01:30 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
09:01:30 INFO  : Copied contents of E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:01:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:01:35 INFO  : 
09:01:36 INFO  : Updating hardware inferred compiler options for ZynqLab06.
09:01:36 INFO  : Clearing existing target manager status.
09:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
09:34:25 INFO  : 'jtag frequency' command is executed.
09:34:25 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:34:25 INFO  : Context for 'APU' is selected.
09:34:25 INFO  : System reset is completed.
09:34:28 INFO  : 'after 3000' command is executed.
09:34:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
09:34:31 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:34:31 INFO  : Context for 'APU' is selected.
09:34:31 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:31 INFO  : Context for 'APU' is selected.
09:34:31 INFO  : 'ps7_init' command is executed.
09:34:31 INFO  : 'ps7_post_config' command is executed.
09:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:31 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:34:31 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:31 INFO  : Memory regions updated for context APU
09:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:31 INFO  : 'con' command is executed.
09:34:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

09:34:31 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
09:37:38 INFO  : Disconnected from the channel tcfchan#1.
09:37:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
09:37:39 INFO  : 'jtag frequency' command is executed.
09:37:39 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:37:39 INFO  : Context for 'APU' is selected.
09:37:39 INFO  : System reset is completed.
09:37:42 INFO  : 'after 3000' command is executed.
09:37:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
09:37:45 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:37:45 INFO  : Context for 'APU' is selected.
09:37:46 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
09:37:46 INFO  : Context for 'APU' is selected.
09:37:47 INFO  : 'ps7_init' command is executed.
09:37:47 INFO  : 'ps7_post_config' command is executed.
09:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:47 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:37:47 INFO  : 'configparams force-mem-access 0' command is executed.
09:37:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

09:37:47 INFO  : Memory regions updated for context APU
09:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:47 INFO  : 'con' command is executed.
09:37:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

09:37:47 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
09:51:55 INFO  : Disconnected from the channel tcfchan#2.
09:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
09:51:56 INFO  : 'jtag frequency' command is executed.
09:51:56 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:51:56 INFO  : Context for 'APU' is selected.
09:51:56 INFO  : System reset is completed.
09:51:59 INFO  : 'after 3000' command is executed.
09:51:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
09:52:01 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:52:01 INFO  : Context for 'APU' is selected.
09:52:02 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:52:02 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:02 INFO  : Context for 'APU' is selected.
09:52:02 INFO  : 'ps7_init' command is executed.
09:52:02 INFO  : 'ps7_post_config' command is executed.
09:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:02 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:02 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:02 INFO  : Memory regions updated for context APU
09:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:02 INFO  : 'con' command is executed.
09:52:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

09:52:02 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
09:56:46 INFO  : Disconnected from the channel tcfchan#3.
09:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
09:56:47 INFO  : 'jtag frequency' command is executed.
09:56:47 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:56:47 INFO  : Context for 'APU' is selected.
09:56:47 INFO  : System reset is completed.
09:56:50 INFO  : 'after 3000' command is executed.
09:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
09:56:53 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:56:53 INFO  : Context for 'APU' is selected.
09:56:53 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:56:53 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:53 INFO  : Context for 'APU' is selected.
09:56:53 INFO  : 'ps7_init' command is executed.
09:56:53 INFO  : 'ps7_post_config' command is executed.
09:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:53 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:53 INFO  : Memory regions updated for context APU
09:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:53 INFO  : 'con' command is executed.
09:56:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

09:56:53 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:00:03 INFO  : Disconnected from the channel tcfchan#4.
10:00:39 INFO  : Registering command handlers for SDK TCF services
10:00:41 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\temp_xsdb_launch_script.tcl
10:00:43 INFO  : XSCT server has started successfully.
10:00:43 INFO  : Successfully done setting XSCT server connection channel  
10:00:45 INFO  : Successfully done setting SDK workspace  
10:00:45 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
10:00:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:02:20 INFO  : 'jtag frequency' command is executed.
10:02:20 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:02:20 INFO  : Context for 'APU' is selected.
10:02:20 INFO  : System reset is completed.
10:02:23 INFO  : 'after 3000' command is executed.
10:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:02:25 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:02:25 INFO  : Context for 'APU' is selected.
10:02:26 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:02:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:26 INFO  : Context for 'APU' is selected.
10:02:26 INFO  : 'ps7_init' command is executed.
10:02:26 INFO  : 'ps7_post_config' command is executed.
10:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:26 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:26 INFO  : Memory regions updated for context APU
10:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:26 INFO  : 'con' command is executed.
10:02:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:02:26 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:16:19 INFO  : Disconnected from the channel tcfchan#1.
10:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:16:20 INFO  : 'jtag frequency' command is executed.
10:16:20 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:16:20 INFO  : Context for 'APU' is selected.
10:16:21 INFO  : System reset is completed.
10:16:24 INFO  : 'after 3000' command is executed.
10:16:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:16:26 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:16:26 INFO  : Context for 'APU' is selected.
10:16:28 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:16:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:16:28 INFO  : Context for 'APU' is selected.
10:16:28 INFO  : 'ps7_init' command is executed.
10:16:28 INFO  : 'ps7_post_config' command is executed.
10:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:28 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:16:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:16:28 INFO  : Memory regions updated for context APU
10:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:28 INFO  : 'con' command is executed.
10:16:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:16:28 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:17:22 INFO  : Disconnected from the channel tcfchan#2.
10:17:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:17:23 INFO  : 'jtag frequency' command is executed.
10:17:23 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:17:23 INFO  : Context for 'APU' is selected.
10:17:23 INFO  : System reset is completed.
10:17:26 INFO  : 'after 3000' command is executed.
10:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:17:29 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:17:29 INFO  : Context for 'APU' is selected.
10:17:30 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:17:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:30 INFO  : Context for 'APU' is selected.
10:17:31 INFO  : 'ps7_init' command is executed.
10:17:31 INFO  : 'ps7_post_config' command is executed.
10:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:31 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:31 INFO  : Memory regions updated for context APU
10:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:31 INFO  : 'con' command is executed.
10:17:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:17:31 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:20:46 INFO  : Disconnected from the channel tcfchan#3.
10:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:20:48 INFO  : 'jtag frequency' command is executed.
10:20:48 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:20:48 INFO  : Context for 'APU' is selected.
10:20:48 INFO  : System reset is completed.
10:20:51 INFO  : 'after 3000' command is executed.
10:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:20:53 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:20:53 INFO  : Context for 'APU' is selected.
10:20:55 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:20:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:55 INFO  : Context for 'APU' is selected.
10:20:55 INFO  : 'ps7_init' command is executed.
10:20:55 INFO  : 'ps7_post_config' command is executed.
10:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:56 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:56 INFO  : Memory regions updated for context APU
10:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:56 INFO  : 'con' command is executed.
10:20:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:20:56 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:21:13 INFO  : Disconnected from the channel tcfchan#4.
10:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:21:14 INFO  : 'jtag frequency' command is executed.
10:21:14 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:14 INFO  : Context for 'APU' is selected.
10:21:14 INFO  : System reset is completed.
10:21:17 INFO  : 'after 3000' command is executed.
10:21:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:21:20 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:21:20 INFO  : Context for 'APU' is selected.
10:21:21 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:21:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:21 INFO  : Context for 'APU' is selected.
10:21:21 INFO  : 'ps7_init' command is executed.
10:21:21 INFO  : 'ps7_post_config' command is executed.
10:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:21 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:22 INFO  : Memory regions updated for context APU
10:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:22 INFO  : 'con' command is executed.
10:21:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:21:22 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:21:36 INFO  : Disconnected from the channel tcfchan#5.
10:21:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:21:38 INFO  : 'jtag frequency' command is executed.
10:21:38 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:38 INFO  : Context for 'APU' is selected.
10:21:38 INFO  : System reset is completed.
10:21:41 INFO  : 'after 3000' command is executed.
10:21:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:21:43 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:21:43 INFO  : Context for 'APU' is selected.
10:21:45 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:21:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:45 INFO  : Context for 'APU' is selected.
10:21:45 INFO  : 'ps7_init' command is executed.
10:21:45 INFO  : 'ps7_post_config' command is executed.
10:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:45 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:45 INFO  : Memory regions updated for context APU
10:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:45 INFO  : 'con' command is executed.
10:21:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:21:45 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:29:49 INFO  : Disconnected from the channel tcfchan#6.
10:29:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:29:50 INFO  : 'jtag frequency' command is executed.
10:29:50 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:29:50 INFO  : Context for 'APU' is selected.
10:29:50 INFO  : System reset is completed.
10:29:53 INFO  : 'after 3000' command is executed.
10:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:29:55 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:29:55 INFO  : Context for 'APU' is selected.
10:29:57 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:57 INFO  : Context for 'APU' is selected.
10:29:57 INFO  : 'ps7_init' command is executed.
10:29:57 INFO  : 'ps7_post_config' command is executed.
10:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:57 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:57 INFO  : Memory regions updated for context APU
10:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:57 INFO  : 'con' command is executed.
10:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:29:57 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:30:42 INFO  : Disconnected from the channel tcfchan#7.
10:30:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:30:43 INFO  : 'jtag frequency' command is executed.
10:30:43 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:30:43 INFO  : Context for 'APU' is selected.
10:30:44 INFO  : System reset is completed.
10:30:47 INFO  : 'after 3000' command is executed.
10:30:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:30:49 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:30:49 INFO  : Context for 'APU' is selected.
10:30:50 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:50 INFO  : Context for 'APU' is selected.
10:30:51 INFO  : 'ps7_init' command is executed.
10:30:51 INFO  : 'ps7_post_config' command is executed.
10:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:51 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:51 INFO  : Memory regions updated for context APU
10:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:51 INFO  : 'con' command is executed.
10:30:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:30:51 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:33:17 INFO  : Disconnected from the channel tcfchan#8.
10:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:33:18 INFO  : 'jtag frequency' command is executed.
10:33:18 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:33:18 INFO  : Context for 'APU' is selected.
10:33:18 INFO  : System reset is completed.
10:33:21 INFO  : 'after 3000' command is executed.
10:33:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:33:24 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:33:24 INFO  : Context for 'APU' is selected.
10:33:25 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:33:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:25 INFO  : Context for 'APU' is selected.
10:33:26 INFO  : 'ps7_init' command is executed.
10:33:26 INFO  : 'ps7_post_config' command is executed.
10:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:26 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:26 INFO  : Memory regions updated for context APU
10:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:26 INFO  : 'con' command is executed.
10:33:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:33:26 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:33:56 INFO  : Disconnected from the channel tcfchan#9.
10:33:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:33:57 INFO  : 'jtag frequency' command is executed.
10:33:57 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:33:57 INFO  : Context for 'APU' is selected.
10:33:57 INFO  : System reset is completed.
10:34:00 INFO  : 'after 3000' command is executed.
10:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:34:02 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:34:02 INFO  : Context for 'APU' is selected.
10:34:04 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:04 INFO  : Context for 'APU' is selected.
10:34:04 INFO  : 'ps7_init' command is executed.
10:34:04 INFO  : 'ps7_post_config' command is executed.
10:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:04 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:04 INFO  : Memory regions updated for context APU
10:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:04 INFO  : 'con' command is executed.
10:34:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:34:04 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:34:47 INFO  : Disconnected from the channel tcfchan#10.
10:34:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:34:48 INFO  : 'jtag frequency' command is executed.
10:34:48 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:48 INFO  : Context for 'APU' is selected.
10:34:49 INFO  : System reset is completed.
10:34:52 INFO  : 'after 3000' command is executed.
10:34:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:34:54 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:34:54 INFO  : Context for 'APU' is selected.
10:34:55 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:34:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:55 INFO  : Context for 'APU' is selected.
10:34:56 INFO  : 'ps7_init' command is executed.
10:34:56 INFO  : 'ps7_post_config' command is executed.
10:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:56 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:56 INFO  : Memory regions updated for context APU
10:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:56 INFO  : 'con' command is executed.
10:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:34:56 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:35:33 INFO  : Disconnected from the channel tcfchan#11.
10:35:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:35:35 INFO  : 'jtag frequency' command is executed.
10:35:35 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:35 INFO  : Context for 'APU' is selected.
10:35:35 INFO  : System reset is completed.
10:35:38 INFO  : 'after 3000' command is executed.
10:35:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:35:40 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:35:40 INFO  : Context for 'APU' is selected.
10:35:42 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:35:42 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:42 INFO  : Context for 'APU' is selected.
10:35:42 INFO  : 'ps7_init' command is executed.
10:35:42 INFO  : 'ps7_post_config' command is executed.
10:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:42 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:42 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:42 INFO  : Memory regions updated for context APU
10:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:42 INFO  : 'con' command is executed.
10:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:35:42 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:37:10 INFO  : Disconnected from the channel tcfchan#12.
10:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:37:12 INFO  : 'jtag frequency' command is executed.
10:37:12 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:12 INFO  : Context for 'APU' is selected.
10:37:12 INFO  : System reset is completed.
10:37:15 INFO  : 'after 3000' command is executed.
10:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:37:17 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:37:17 INFO  : Context for 'APU' is selected.
10:37:19 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:37:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:19 INFO  : Context for 'APU' is selected.
10:37:19 INFO  : 'ps7_init' command is executed.
10:37:19 INFO  : 'ps7_post_config' command is executed.
10:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:19 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:19 INFO  : Memory regions updated for context APU
10:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:19 INFO  : 'con' command is executed.
10:37:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:37:19 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:38:42 INFO  : Disconnected from the channel tcfchan#13.
10:38:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:38:43 INFO  : 'jtag frequency' command is executed.
10:38:43 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:43 INFO  : Context for 'APU' is selected.
10:38:43 INFO  : System reset is completed.
10:38:46 INFO  : 'after 3000' command is executed.
10:38:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:38:48 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:38:48 INFO  : Context for 'APU' is selected.
10:38:50 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:38:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:50 INFO  : Context for 'APU' is selected.
10:38:51 INFO  : 'ps7_init' command is executed.
10:38:51 INFO  : 'ps7_post_config' command is executed.
10:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:51 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:51 INFO  : Memory regions updated for context APU
10:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:51 INFO  : 'con' command is executed.
10:38:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:38:51 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:39:36 INFO  : Disconnected from the channel tcfchan#14.
10:39:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:39:38 INFO  : 'jtag frequency' command is executed.
10:39:38 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:39:38 INFO  : Context for 'APU' is selected.
10:39:38 INFO  : System reset is completed.
10:39:41 INFO  : 'after 3000' command is executed.
10:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:39:43 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:39:43 INFO  : Context for 'APU' is selected.
10:39:45 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:39:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:45 INFO  : Context for 'APU' is selected.
10:39:45 INFO  : 'ps7_init' command is executed.
10:39:45 INFO  : 'ps7_post_config' command is executed.
10:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:45 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:46 INFO  : Memory regions updated for context APU
10:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:46 INFO  : 'con' command is executed.
10:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:39:46 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:40:19 INFO  : Disconnected from the channel tcfchan#15.
10:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:40:20 INFO  : 'jtag frequency' command is executed.
10:40:20 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:40:20 INFO  : Context for 'APU' is selected.
10:40:20 INFO  : System reset is completed.
10:40:23 INFO  : 'after 3000' command is executed.
10:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:40:26 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:40:26 INFO  : Context for 'APU' is selected.
10:40:27 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:40:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:27 INFO  : Context for 'APU' is selected.
10:40:27 INFO  : 'ps7_init' command is executed.
10:40:28 INFO  : 'ps7_post_config' command is executed.
10:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:28 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:28 INFO  : Memory regions updated for context APU
10:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:28 INFO  : 'con' command is executed.
10:40:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:40:28 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:40:52 INFO  : Disconnected from the channel tcfchan#16.
10:40:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:40:53 INFO  : 'jtag frequency' command is executed.
10:40:53 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:40:53 INFO  : Context for 'APU' is selected.
10:40:53 INFO  : System reset is completed.
10:40:56 INFO  : 'after 3000' command is executed.
10:40:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:40:58 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:40:58 INFO  : Context for 'APU' is selected.
10:41:00 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:00 INFO  : Context for 'APU' is selected.
10:41:00 INFO  : 'ps7_init' command is executed.
10:41:00 INFO  : 'ps7_post_config' command is executed.
10:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:00 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:01 INFO  : Memory regions updated for context APU
10:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:01 INFO  : 'con' command is executed.
10:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:41:01 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:41:46 INFO  : Disconnected from the channel tcfchan#17.
10:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:41:48 INFO  : 'jtag frequency' command is executed.
10:41:48 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:48 INFO  : Context for 'APU' is selected.
10:41:48 INFO  : System reset is completed.
10:41:51 INFO  : 'after 3000' command is executed.
10:41:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:41:53 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:41:53 INFO  : Context for 'APU' is selected.
10:41:55 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:41:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:55 INFO  : Context for 'APU' is selected.
10:41:55 INFO  : 'ps7_init' command is executed.
10:41:55 INFO  : 'ps7_post_config' command is executed.
10:41:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:56 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:56 INFO  : Memory regions updated for context APU
10:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:56 INFO  : 'con' command is executed.
10:41:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:41:56 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:43:24 INFO  : Disconnected from the channel tcfchan#18.
10:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:43:25 INFO  : 'jtag frequency' command is executed.
10:43:25 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:43:25 INFO  : Context for 'APU' is selected.
10:43:25 INFO  : System reset is completed.
10:43:28 INFO  : 'after 3000' command is executed.
10:43:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:43:31 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:43:31 INFO  : Context for 'APU' is selected.
10:43:33 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:33 INFO  : Context for 'APU' is selected.
10:43:33 INFO  : 'ps7_init' command is executed.
10:43:33 INFO  : 'ps7_post_config' command is executed.
10:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:33 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:33 INFO  : Memory regions updated for context APU
10:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:34 INFO  : 'con' command is executed.
10:43:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:43:34 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:44:53 INFO  : Disconnected from the channel tcfchan#19.
10:44:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:44:54 INFO  : 'jtag frequency' command is executed.
10:44:54 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:44:54 INFO  : Context for 'APU' is selected.
10:44:55 INFO  : System reset is completed.
10:44:58 INFO  : 'after 3000' command is executed.
10:44:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:45:00 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:45:00 INFO  : Context for 'APU' is selected.
10:45:02 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:45:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:02 INFO  : Context for 'APU' is selected.
10:45:02 INFO  : 'ps7_init' command is executed.
10:45:02 INFO  : 'ps7_post_config' command is executed.
10:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:02 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:02 INFO  : Memory regions updated for context APU
10:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:02 INFO  : 'con' command is executed.
10:45:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:45:02 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:46:28 INFO  : Disconnected from the channel tcfchan#20.
10:46:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:46:30 INFO  : 'jtag frequency' command is executed.
10:46:30 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:46:30 INFO  : Context for 'APU' is selected.
10:46:30 INFO  : System reset is completed.
10:46:33 INFO  : 'after 3000' command is executed.
10:46:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:46:35 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:46:35 INFO  : Context for 'APU' is selected.
10:46:37 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:46:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:37 INFO  : Context for 'APU' is selected.
10:46:37 INFO  : 'ps7_init' command is executed.
10:46:37 INFO  : 'ps7_post_config' command is executed.
10:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:37 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:37 INFO  : Memory regions updated for context APU
10:46:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:38 INFO  : 'con' command is executed.
10:46:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:46:38 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:47:37 INFO  : Disconnected from the channel tcfchan#21.
10:47:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:47:38 INFO  : 'jtag frequency' command is executed.
10:47:38 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:47:38 INFO  : Context for 'APU' is selected.
10:47:39 INFO  : System reset is completed.
10:47:42 INFO  : 'after 3000' command is executed.
10:47:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:47:44 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:47:44 INFO  : Context for 'APU' is selected.
10:47:45 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:47:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:45 INFO  : Context for 'APU' is selected.
10:47:46 INFO  : 'ps7_init' command is executed.
10:47:46 INFO  : 'ps7_post_config' command is executed.
10:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:46 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:46 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:46 INFO  : Memory regions updated for context APU
10:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:46 INFO  : 'con' command is executed.
10:47:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:47:46 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:48:06 INFO  : Disconnected from the channel tcfchan#22.
10:48:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:48:07 INFO  : 'jtag frequency' command is executed.
10:48:07 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:48:07 INFO  : Context for 'APU' is selected.
10:48:08 INFO  : System reset is completed.
10:48:11 INFO  : 'after 3000' command is executed.
10:48:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:48:13 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:48:13 INFO  : Context for 'APU' is selected.
10:48:15 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:48:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:15 INFO  : Context for 'APU' is selected.
10:48:15 INFO  : 'ps7_init' command is executed.
10:48:15 INFO  : 'ps7_post_config' command is executed.
10:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:15 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:15 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:15 INFO  : Memory regions updated for context APU
10:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:15 INFO  : 'con' command is executed.
10:48:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:48:15 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:50:17 INFO  : Disconnected from the channel tcfchan#23.
10:57:08 INFO  : Registering command handlers for SDK TCF services
10:57:09 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\temp_xsdb_launch_script.tcl
10:57:11 INFO  : XSCT server has started successfully.
10:57:11 INFO  : Successfully done setting XSCT server connection channel  
10:57:11 INFO  : Successfully done setting SDK workspace  
10:57:11 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
10:57:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:57:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:57:54 INFO  : 'jtag frequency' command is executed.
10:57:54 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:54 INFO  : Context for 'APU' is selected.
10:57:54 INFO  : System reset is completed.
10:57:57 INFO  : 'after 3000' command is executed.
10:57:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:57:59 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:57:59 INFO  : Context for 'APU' is selected.
10:57:59 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:59 INFO  : Context for 'APU' is selected.
10:58:00 INFO  : 'ps7_init' command is executed.
10:58:00 INFO  : 'ps7_post_config' command is executed.
10:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:00 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:00 INFO  : Memory regions updated for context APU
10:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:00 INFO  : 'con' command is executed.
10:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:58:00 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
10:58:43 INFO  : Disconnected from the channel tcfchan#1.
10:58:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
10:58:44 INFO  : 'jtag frequency' command is executed.
10:58:44 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:44 INFO  : Context for 'APU' is selected.
10:58:44 INFO  : System reset is completed.
10:58:47 INFO  : 'after 3000' command is executed.
10:58:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
10:58:50 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:58:50 INFO  : Context for 'APU' is selected.
10:58:51 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:58:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:51 INFO  : Context for 'APU' is selected.
10:58:52 INFO  : 'ps7_init' command is executed.
10:58:52 INFO  : 'ps7_post_config' command is executed.
10:58:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:52 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:52 INFO  : Memory regions updated for context APU
10:58:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:52 INFO  : 'con' command is executed.
10:58:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

10:58:52 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:02:18 INFO  : Disconnected from the channel tcfchan#2.
11:02:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:02:20 INFO  : 'jtag frequency' command is executed.
11:02:20 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:02:20 INFO  : Context for 'APU' is selected.
11:02:20 INFO  : System reset is completed.
11:02:23 INFO  : 'after 3000' command is executed.
11:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:02:25 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:02:25 INFO  : Context for 'APU' is selected.
11:02:27 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:02:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:27 INFO  : Context for 'APU' is selected.
11:02:27 INFO  : 'ps7_init' command is executed.
11:02:27 INFO  : 'ps7_post_config' command is executed.
11:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:27 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:27 INFO  : Memory regions updated for context APU
11:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:28 INFO  : 'con' command is executed.
11:02:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:02:28 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:03:03 INFO  : Disconnected from the channel tcfchan#3.
11:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:03:04 INFO  : 'jtag frequency' command is executed.
11:03:04 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:04 INFO  : Context for 'APU' is selected.
11:03:04 INFO  : System reset is completed.
11:03:07 INFO  : 'after 3000' command is executed.
11:03:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:03:09 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:03:09 INFO  : Context for 'APU' is selected.
11:03:11 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:03:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:11 INFO  : Context for 'APU' is selected.
11:03:11 INFO  : 'ps7_init' command is executed.
11:03:11 INFO  : 'ps7_post_config' command is executed.
11:03:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:11 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:11 INFO  : Memory regions updated for context APU
11:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:12 INFO  : 'con' command is executed.
11:03:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:03:12 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:03:38 INFO  : Disconnected from the channel tcfchan#4.
11:03:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:03:39 INFO  : 'jtag frequency' command is executed.
11:03:39 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:39 INFO  : Context for 'APU' is selected.
11:03:39 INFO  : System reset is completed.
11:03:42 INFO  : 'after 3000' command is executed.
11:03:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:03:45 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:03:45 INFO  : Context for 'APU' is selected.
11:03:47 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:03:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:47 INFO  : Context for 'APU' is selected.
11:03:47 INFO  : 'ps7_init' command is executed.
11:03:47 INFO  : 'ps7_post_config' command is executed.
11:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:47 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:47 INFO  : Memory regions updated for context APU
11:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:47 INFO  : 'con' command is executed.
11:03:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:03:47 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:04:44 INFO  : Disconnected from the channel tcfchan#5.
11:04:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:04:45 INFO  : 'jtag frequency' command is executed.
11:04:45 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:45 INFO  : Context for 'APU' is selected.
11:04:45 INFO  : System reset is completed.
11:04:48 INFO  : 'after 3000' command is executed.
11:04:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:04:51 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:04:51 INFO  : Context for 'APU' is selected.
11:04:52 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:04:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:52 INFO  : Context for 'APU' is selected.
11:04:52 INFO  : 'ps7_init' command is executed.
11:04:52 INFO  : 'ps7_post_config' command is executed.
11:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:52 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:53 INFO  : Memory regions updated for context APU
11:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:53 INFO  : 'con' command is executed.
11:04:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:04:53 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:08:23 INFO  : Disconnected from the channel tcfchan#6.
11:08:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:08:25 INFO  : 'jtag frequency' command is executed.
11:08:25 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:25 INFO  : Context for 'APU' is selected.
11:08:25 INFO  : System reset is completed.
11:08:28 INFO  : 'after 3000' command is executed.
11:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:08:30 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:08:30 INFO  : Context for 'APU' is selected.
11:08:32 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:08:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:32 INFO  : Context for 'APU' is selected.
11:08:32 INFO  : 'ps7_init' command is executed.
11:08:32 INFO  : 'ps7_post_config' command is executed.
11:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:32 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:32 INFO  : Memory regions updated for context APU
11:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:32 INFO  : 'con' command is executed.
11:08:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:08:32 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:19:48 INFO  : Disconnected from the channel tcfchan#7.
11:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:19:49 INFO  : 'jtag frequency' command is executed.
11:19:49 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:19:49 INFO  : Context for 'APU' is selected.
11:19:49 INFO  : System reset is completed.
11:19:52 INFO  : 'after 3000' command is executed.
11:19:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:19:55 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:19:55 INFO  : Context for 'APU' is selected.
11:19:56 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:19:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:56 INFO  : Context for 'APU' is selected.
11:19:57 INFO  : 'ps7_init' command is executed.
11:19:57 INFO  : 'ps7_post_config' command is executed.
11:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:57 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:57 INFO  : Memory regions updated for context APU
11:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:57 INFO  : 'con' command is executed.
11:19:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:19:57 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:20:14 INFO  : Disconnected from the channel tcfchan#8.
11:20:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:20:15 INFO  : 'jtag frequency' command is executed.
11:20:15 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:20:15 INFO  : Context for 'APU' is selected.
11:20:15 INFO  : System reset is completed.
11:20:18 INFO  : 'after 3000' command is executed.
11:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:20:21 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:20:21 INFO  : Context for 'APU' is selected.
11:20:22 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:20:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:22 INFO  : Context for 'APU' is selected.
11:20:22 INFO  : 'ps7_init' command is executed.
11:20:22 INFO  : 'ps7_post_config' command is executed.
11:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:23 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:23 INFO  : Memory regions updated for context APU
11:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:23 INFO  : 'con' command is executed.
11:20:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:20:23 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:29:09 INFO  : Disconnected from the channel tcfchan#9.
11:29:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:29:10 INFO  : 'jtag frequency' command is executed.
11:29:10 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:29:10 INFO  : Context for 'APU' is selected.
11:29:10 INFO  : System reset is completed.
11:29:13 INFO  : 'after 3000' command is executed.
11:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:29:16 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:29:16 INFO  : Context for 'APU' is selected.
11:29:17 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:29:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:17 INFO  : Context for 'APU' is selected.
11:29:18 INFO  : 'ps7_init' command is executed.
11:29:18 INFO  : 'ps7_post_config' command is executed.
11:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:18 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:18 INFO  : Memory regions updated for context APU
11:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:18 INFO  : 'con' command is executed.
11:29:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:29:18 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:31:55 INFO  : Disconnected from the channel tcfchan#10.
11:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:31:56 INFO  : 'jtag frequency' command is executed.
11:31:56 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:56 INFO  : Context for 'APU' is selected.
11:31:57 INFO  : System reset is completed.
11:32:00 INFO  : 'after 3000' command is executed.
11:32:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:32:02 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:32:02 INFO  : Context for 'APU' is selected.
11:32:04 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:32:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:04 INFO  : Context for 'APU' is selected.
11:32:04 INFO  : 'ps7_init' command is executed.
11:32:04 INFO  : 'ps7_post_config' command is executed.
11:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:04 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:04 INFO  : Memory regions updated for context APU
11:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:04 INFO  : 'con' command is executed.
11:32:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:32:04 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:33:10 INFO  : Disconnected from the channel tcfchan#11.
11:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:33:12 INFO  : 'jtag frequency' command is executed.
11:33:12 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:12 INFO  : Context for 'APU' is selected.
11:33:12 INFO  : System reset is completed.
11:33:15 INFO  : 'after 3000' command is executed.
11:33:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:33:17 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:33:17 INFO  : Context for 'APU' is selected.
11:33:19 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:33:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:19 INFO  : Context for 'APU' is selected.
11:33:19 INFO  : 'ps7_init' command is executed.
11:33:19 INFO  : 'ps7_post_config' command is executed.
11:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:19 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:19 INFO  : Memory regions updated for context APU
11:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:19 INFO  : 'con' command is executed.
11:33:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:33:19 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:35:16 INFO  : Disconnected from the channel tcfchan#12.
11:35:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:35:18 INFO  : 'jtag frequency' command is executed.
11:35:18 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:35:18 INFO  : Context for 'APU' is selected.
11:35:18 INFO  : System reset is completed.
11:35:21 INFO  : 'after 3000' command is executed.
11:35:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:35:23 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:35:23 INFO  : Context for 'APU' is selected.
11:35:25 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:35:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:25 INFO  : Context for 'APU' is selected.
11:35:25 INFO  : 'ps7_init' command is executed.
11:35:25 INFO  : 'ps7_post_config' command is executed.
11:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:25 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:25 INFO  : Memory regions updated for context APU
11:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:25 INFO  : 'con' command is executed.
11:35:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:35:25 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:37:20 INFO  : Disconnected from the channel tcfchan#13.
11:37:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:37:22 INFO  : 'jtag frequency' command is executed.
11:37:22 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:37:22 INFO  : Context for 'APU' is selected.
11:37:22 INFO  : System reset is completed.
11:37:25 INFO  : 'after 3000' command is executed.
11:37:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:37:27 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:37:27 INFO  : Context for 'APU' is selected.
11:37:29 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:29 INFO  : Context for 'APU' is selected.
11:37:29 INFO  : 'ps7_init' command is executed.
11:37:29 INFO  : 'ps7_post_config' command is executed.
11:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:29 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:29 INFO  : Memory regions updated for context APU
11:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:30 INFO  : 'con' command is executed.
11:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:37:30 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:37:49 INFO  : Disconnected from the channel tcfchan#14.
11:37:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:37:51 INFO  : 'jtag frequency' command is executed.
11:37:51 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:37:51 INFO  : Context for 'APU' is selected.
11:37:51 INFO  : System reset is completed.
11:37:54 INFO  : 'after 3000' command is executed.
11:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:37:56 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:37:56 INFO  : Context for 'APU' is selected.
11:37:58 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:58 INFO  : Context for 'APU' is selected.
11:37:58 INFO  : 'ps7_init' command is executed.
11:37:58 INFO  : 'ps7_post_config' command is executed.
11:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:58 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:58 INFO  : Memory regions updated for context APU
11:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:58 INFO  : 'con' command is executed.
11:37:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:37:58 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:38:59 INFO  : Disconnected from the channel tcfchan#15.
11:39:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:39:00 INFO  : 'jtag frequency' command is executed.
11:39:00 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:00 INFO  : Context for 'APU' is selected.
11:39:00 INFO  : System reset is completed.
11:39:03 INFO  : 'after 3000' command is executed.
11:39:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:39:06 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:39:06 INFO  : Context for 'APU' is selected.
11:39:07 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:39:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:07 INFO  : Context for 'APU' is selected.
11:39:08 INFO  : 'ps7_init' command is executed.
11:39:08 INFO  : 'ps7_post_config' command is executed.
11:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:08 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:08 INFO  : Memory regions updated for context APU
11:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:08 INFO  : 'con' command is executed.
11:39:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:39:08 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:39:28 INFO  : Disconnected from the channel tcfchan#16.
11:39:38 INFO  : Registering command handlers for SDK TCF services
11:39:38 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\temp_xsdb_launch_script.tcl
11:39:40 INFO  : XSCT server has started successfully.
11:39:41 INFO  : Successfully done setting XSCT server connection channel  
11:39:41 INFO  : Successfully done setting SDK workspace  
11:39:41 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
11:39:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:39:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:39:57 INFO  : 'jtag frequency' command is executed.
11:39:57 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:57 INFO  : Context for 'APU' is selected.
11:39:57 INFO  : System reset is completed.
11:40:00 INFO  : 'after 3000' command is executed.
11:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:40:03 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:40:03 INFO  : Context for 'APU' is selected.
11:40:03 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:40:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:03 INFO  : Context for 'APU' is selected.
11:40:03 INFO  : 'ps7_init' command is executed.
11:40:03 INFO  : 'ps7_post_config' command is executed.
11:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:03 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:03 INFO  : Memory regions updated for context APU
11:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:03 INFO  : 'con' command is executed.
11:40:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:40:03 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:40:58 INFO  : Disconnected from the channel tcfchan#1.
11:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:40:59 INFO  : 'jtag frequency' command is executed.
11:40:59 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:40:59 INFO  : Context for 'APU' is selected.
11:40:59 INFO  : System reset is completed.
11:41:02 INFO  : 'after 3000' command is executed.
11:41:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:41:05 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:41:05 INFO  : Context for 'APU' is selected.
11:41:06 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:41:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:06 INFO  : Context for 'APU' is selected.
11:41:07 INFO  : 'ps7_init' command is executed.
11:41:07 INFO  : 'ps7_post_config' command is executed.
11:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:07 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:07 INFO  : Memory regions updated for context APU
11:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:07 INFO  : 'con' command is executed.
11:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:41:07 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:42:10 INFO  : Disconnected from the channel tcfchan#2.
11:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:42:11 INFO  : 'jtag frequency' command is executed.
11:42:11 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:11 INFO  : Context for 'APU' is selected.
11:42:11 INFO  : System reset is completed.
11:42:14 INFO  : 'after 3000' command is executed.
11:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:42:17 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:42:17 INFO  : Context for 'APU' is selected.
11:42:18 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:42:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:18 INFO  : Context for 'APU' is selected.
11:42:19 INFO  : 'ps7_init' command is executed.
11:42:19 INFO  : 'ps7_post_config' command is executed.
11:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:19 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:19 INFO  : Memory regions updated for context APU
11:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:19 INFO  : 'con' command is executed.
11:42:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:42:19 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:44:38 INFO  : Disconnected from the channel tcfchan#3.
11:44:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:44:39 INFO  : 'jtag frequency' command is executed.
11:44:39 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:44:39 INFO  : Context for 'APU' is selected.
11:44:39 INFO  : System reset is completed.
11:44:42 INFO  : 'after 3000' command is executed.
11:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:44:45 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:44:45 INFO  : Context for 'APU' is selected.
11:44:46 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:44:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:46 INFO  : Context for 'APU' is selected.
11:44:47 INFO  : 'ps7_init' command is executed.
11:44:47 INFO  : 'ps7_post_config' command is executed.
11:44:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:47 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:47 INFO  : Memory regions updated for context APU
11:44:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:47 INFO  : 'con' command is executed.
11:44:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:44:47 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:45:53 INFO  : Disconnected from the channel tcfchan#4.
11:45:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:45:54 INFO  : 'jtag frequency' command is executed.
11:45:54 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:54 INFO  : Context for 'APU' is selected.
11:45:54 INFO  : System reset is completed.
11:45:57 INFO  : 'after 3000' command is executed.
11:45:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:46:00 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:46:00 INFO  : Context for 'APU' is selected.
11:46:01 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:46:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:01 INFO  : Context for 'APU' is selected.
11:46:01 INFO  : 'ps7_init' command is executed.
11:46:01 INFO  : 'ps7_post_config' command is executed.
11:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:02 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:02 INFO  : Memory regions updated for context APU
11:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:02 INFO  : 'con' command is executed.
11:46:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:46:02 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:47:14 INFO  : Disconnected from the channel tcfchan#5.
11:47:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:47:15 INFO  : 'jtag frequency' command is executed.
11:47:15 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:15 INFO  : Context for 'APU' is selected.
11:47:15 INFO  : System reset is completed.
11:47:18 INFO  : 'after 3000' command is executed.
11:47:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:47:21 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:47:21 INFO  : Context for 'APU' is selected.
11:47:22 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:47:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:22 INFO  : Context for 'APU' is selected.
11:47:23 INFO  : 'ps7_init' command is executed.
11:47:23 INFO  : 'ps7_post_config' command is executed.
11:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:23 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:23 INFO  : Memory regions updated for context APU
11:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:23 INFO  : 'con' command is executed.
11:47:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:47:23 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:47:47 INFO  : Disconnected from the channel tcfchan#6.
11:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:47:48 INFO  : 'jtag frequency' command is executed.
11:47:48 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:48 INFO  : Context for 'APU' is selected.
11:47:49 INFO  : System reset is completed.
11:47:52 INFO  : 'after 3000' command is executed.
11:47:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:47:54 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:47:54 INFO  : Context for 'APU' is selected.
11:47:55 ERROR : 'loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]' is cancelled.
11:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
----------------End of Script----------------

11:47:55 INFO  : Issued abort command to xsdb.
11:48:22 INFO  : Registering command handlers for SDK TCF services
11:48:23 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\temp_xsdb_launch_script.tcl
11:48:25 INFO  : XSCT server has started successfully.
11:48:25 INFO  : Successfully done setting XSCT server connection channel  
11:48:25 INFO  : Successfully done setting SDK workspace  
11:48:25 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
11:48:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:48:47 INFO  : 'jtag frequency' command is executed.
11:48:47 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:47 INFO  : Context for 'APU' is selected.
11:48:48 INFO  : System reset is completed.
11:48:51 INFO  : 'after 3000' command is executed.
11:48:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:48:53 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:48:53 INFO  : Context for 'APU' is selected.
11:48:53 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:48:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:53 INFO  : Context for 'APU' is selected.
11:48:53 INFO  : 'ps7_init' command is executed.
11:48:53 INFO  : 'ps7_post_config' command is executed.
11:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:54 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:54 INFO  : Memory regions updated for context APU
11:48:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:54 INFO  : 'con' command is executed.
11:48:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:48:54 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:49:21 INFO  : Disconnected from the channel tcfchan#1.
11:49:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:49:22 INFO  : 'jtag frequency' command is executed.
11:49:22 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:22 INFO  : Context for 'APU' is selected.
11:49:22 INFO  : System reset is completed.
11:49:25 INFO  : 'after 3000' command is executed.
11:49:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:49:27 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:49:27 INFO  : Context for 'APU' is selected.
11:49:29 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:49:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:29 INFO  : Context for 'APU' is selected.
11:49:29 INFO  : 'ps7_init' command is executed.
11:49:29 INFO  : 'ps7_post_config' command is executed.
11:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:29 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:29 INFO  : Memory regions updated for context APU
11:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:29 INFO  : 'con' command is executed.
11:49:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:49:29 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:51:12 INFO  : Disconnected from the channel tcfchan#2.
11:51:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:51:13 INFO  : 'jtag frequency' command is executed.
11:51:13 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:13 INFO  : Context for 'APU' is selected.
11:51:13 INFO  : System reset is completed.
11:51:16 INFO  : 'after 3000' command is executed.
11:51:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:51:19 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:51:19 INFO  : Context for 'APU' is selected.
11:51:20 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:51:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:20 INFO  : Context for 'APU' is selected.
11:51:21 INFO  : 'ps7_init' command is executed.
11:51:21 INFO  : 'ps7_post_config' command is executed.
11:51:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:21 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:21 INFO  : Memory regions updated for context APU
11:51:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:21 INFO  : 'con' command is executed.
11:51:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:51:21 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:52:23 INFO  : Disconnected from the channel tcfchan#3.
11:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:52:24 INFO  : 'jtag frequency' command is executed.
11:52:24 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:24 INFO  : Context for 'APU' is selected.
11:52:25 INFO  : System reset is completed.
11:52:28 INFO  : 'after 3000' command is executed.
11:52:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:52:30 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:52:30 INFO  : Context for 'APU' is selected.
11:52:32 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:52:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:32 INFO  : Context for 'APU' is selected.
11:52:32 INFO  : 'ps7_init' command is executed.
11:52:32 INFO  : 'ps7_post_config' command is executed.
11:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:32 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:32 INFO  : Memory regions updated for context APU
11:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:32 INFO  : 'con' command is executed.
11:52:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:52:32 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:53:37 INFO  : Disconnected from the channel tcfchan#4.
11:53:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:53:38 INFO  : 'jtag frequency' command is executed.
11:53:38 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:38 INFO  : Context for 'APU' is selected.
11:53:39 INFO  : System reset is completed.
11:53:42 INFO  : 'after 3000' command is executed.
11:53:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:53:44 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:53:44 INFO  : Context for 'APU' is selected.
11:53:45 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:53:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:45 INFO  : Context for 'APU' is selected.
11:53:46 INFO  : 'ps7_init' command is executed.
11:53:46 INFO  : 'ps7_post_config' command is executed.
11:53:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:46 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:46 INFO  : Memory regions updated for context APU
11:53:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:46 INFO  : 'con' command is executed.
11:53:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:53:46 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:54:34 INFO  : Disconnected from the channel tcfchan#5.
11:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:54:36 INFO  : 'jtag frequency' command is executed.
11:54:36 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:54:36 INFO  : Context for 'APU' is selected.
11:54:36 INFO  : System reset is completed.
11:54:39 INFO  : 'after 3000' command is executed.
11:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:54:41 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:54:41 INFO  : Context for 'APU' is selected.
11:54:43 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:54:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:43 INFO  : Context for 'APU' is selected.
11:54:43 INFO  : 'ps7_init' command is executed.
11:54:43 INFO  : 'ps7_post_config' command is executed.
11:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:43 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:43 INFO  : Memory regions updated for context APU
11:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:43 INFO  : 'con' command is executed.
11:54:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:54:43 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:54:54 INFO  : Disconnected from the channel tcfchan#6.
11:55:15 INFO  : Registering command handlers for SDK TCF services
11:55:15 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\temp_xsdb_launch_script.tcl
11:55:17 INFO  : XSCT server has started successfully.
11:55:17 INFO  : Successfully done setting XSCT server connection channel  
11:55:17 INFO  : Successfully done setting SDK workspace  
11:55:17 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
11:55:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:55:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
11:55:34 INFO  : 'jtag frequency' command is executed.
11:55:34 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:55:34 INFO  : Context for 'APU' is selected.
11:55:34 INFO  : System reset is completed.
11:55:37 INFO  : 'after 3000' command is executed.
11:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
11:55:40 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:55:40 INFO  : Context for 'APU' is selected.
11:55:40 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:55:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:40 INFO  : Context for 'APU' is selected.
11:55:40 INFO  : 'ps7_init' command is executed.
11:55:40 INFO  : 'ps7_post_config' command is executed.
11:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:40 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:40 INFO  : Memory regions updated for context APU
11:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:40 INFO  : 'con' command is executed.
11:55:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

11:55:40 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
11:56:10 INFO  : Disconnected from the channel tcfchan#1.
18:00:36 INFO  : Registering command handlers for SDK TCF services
18:00:36 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\temp_xsdb_launch_script.tcl
18:00:38 INFO  : XSCT server has started successfully.
18:00:41 INFO  : Successfully done setting XSCT server connection channel  
18:00:41 INFO  : Successfully done setting SDK workspace  
18:00:41 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
18:00:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:00:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731488398583,  Project:1731456043072
18:00:46 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
18:00:46 INFO  : Copied contents of E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:00:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:00:51 INFO  : 
18:00:52 INFO  : Updating hardware inferred compiler options for ZynqLab06.
18:00:52 INFO  : Clearing existing target manager status.
18:18:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
18:18:39 INFO  : 'jtag frequency' command is executed.
18:18:39 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:39 INFO  : Context for 'APU' is selected.
18:18:39 INFO  : System reset is completed.
18:18:42 INFO  : 'after 3000' command is executed.
18:18:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
18:18:44 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:18:44 INFO  : Context for 'APU' is selected.
18:18:44 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:44 INFO  : Context for 'APU' is selected.
18:18:45 INFO  : 'ps7_init' command is executed.
18:18:45 INFO  : 'ps7_post_config' command is executed.
18:18:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:45 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:45 INFO  : Memory regions updated for context APU
18:18:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:45 INFO  : 'con' command is executed.
18:18:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

18:18:45 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
18:21:52 INFO  : Disconnected from the channel tcfchan#1.
18:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
18:21:53 INFO  : 'jtag frequency' command is executed.
18:21:53 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:53 INFO  : Context for 'APU' is selected.
18:21:53 INFO  : System reset is completed.
18:21:56 INFO  : 'after 3000' command is executed.
18:21:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
18:21:59 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:21:59 INFO  : Context for 'APU' is selected.
18:22:00 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:22:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:00 INFO  : Context for 'APU' is selected.
18:22:01 INFO  : 'ps7_init' command is executed.
18:22:01 INFO  : 'ps7_post_config' command is executed.
18:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:01 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:01 INFO  : Memory regions updated for context APU
18:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:01 INFO  : 'con' command is executed.
18:22:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

18:22:01 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
18:22:36 INFO  : Disconnected from the channel tcfchan#2.
18:22:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
18:22:38 INFO  : 'jtag frequency' command is executed.
18:22:38 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:38 INFO  : Context for 'APU' is selected.
18:22:38 INFO  : System reset is completed.
18:22:41 INFO  : 'after 3000' command is executed.
18:22:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
18:22:43 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:22:43 INFO  : Context for 'APU' is selected.
18:22:43 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:22:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:43 INFO  : Context for 'APU' is selected.
18:22:44 INFO  : 'ps7_init' command is executed.
18:22:44 INFO  : 'ps7_post_config' command is executed.
18:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:44 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:44 INFO  : Memory regions updated for context APU
18:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:44 INFO  : 'con' command is executed.
18:22:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

18:22:44 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
18:23:09 INFO  : Disconnected from the channel tcfchan#3.
18:23:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
18:23:10 INFO  : 'jtag frequency' command is executed.
18:23:10 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:10 INFO  : Context for 'APU' is selected.
18:23:10 INFO  : System reset is completed.
18:23:13 INFO  : 'after 3000' command is executed.
18:23:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
18:23:16 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:23:16 INFO  : Context for 'APU' is selected.
18:23:16 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:23:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:16 INFO  : Context for 'APU' is selected.
18:23:16 INFO  : 'ps7_init' command is executed.
18:23:16 INFO  : 'ps7_post_config' command is executed.
18:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:16 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:16 INFO  : Memory regions updated for context APU
18:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:16 INFO  : 'con' command is executed.
18:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

18:23:16 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
18:24:54 INFO  : Disconnected from the channel tcfchan#4.
18:24:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
18:24:55 INFO  : 'jtag frequency' command is executed.
18:24:55 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:55 INFO  : Context for 'APU' is selected.
18:24:55 INFO  : System reset is completed.
18:24:58 INFO  : 'after 3000' command is executed.
18:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
18:25:00 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:25:00 INFO  : Context for 'APU' is selected.
18:25:00 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:25:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:00 INFO  : Context for 'APU' is selected.
18:25:01 INFO  : 'ps7_init' command is executed.
18:25:01 INFO  : 'ps7_post_config' command is executed.
18:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:01 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:01 INFO  : Memory regions updated for context APU
18:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:01 INFO  : 'con' command is executed.
18:25:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

18:25:01 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
18:28:24 INFO  : Disconnected from the channel tcfchan#5.
18:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
18:28:25 INFO  : 'jtag frequency' command is executed.
18:28:25 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:25 INFO  : Context for 'APU' is selected.
18:28:25 INFO  : System reset is completed.
18:28:28 INFO  : 'after 3000' command is executed.
18:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
18:28:30 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:28:30 INFO  : Context for 'APU' is selected.
18:28:30 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:28:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:30 INFO  : Context for 'APU' is selected.
18:28:31 INFO  : 'ps7_init' command is executed.
18:28:31 INFO  : 'ps7_post_config' command is executed.
18:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:31 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:31 INFO  : Memory regions updated for context APU
18:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:31 INFO  : 'con' command is executed.
18:28:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

18:28:31 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
18:42:04 INFO  : Disconnected from the channel tcfchan#6.
18:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
18:42:05 INFO  : 'jtag frequency' command is executed.
18:42:05 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:05 INFO  : Context for 'APU' is selected.
18:42:05 INFO  : System reset is completed.
18:42:08 INFO  : 'after 3000' command is executed.
18:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
18:42:10 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:42:10 INFO  : Context for 'APU' is selected.
18:42:10 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:10 INFO  : Context for 'APU' is selected.
18:42:11 INFO  : 'ps7_init' command is executed.
18:42:11 INFO  : 'ps7_post_config' command is executed.
18:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:11 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:11 INFO  : Memory regions updated for context APU
18:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:11 INFO  : 'con' command is executed.
18:42:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

18:42:11 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
18:46:51 INFO  : Disconnected from the channel tcfchan#7.
18:46:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
18:46:52 INFO  : 'jtag frequency' command is executed.
18:46:52 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:52 INFO  : Context for 'APU' is selected.
18:46:52 INFO  : System reset is completed.
18:46:55 INFO  : 'after 3000' command is executed.
18:46:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
18:46:57 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:46:58 INFO  : Context for 'APU' is selected.
18:46:58 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:46:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:58 INFO  : Context for 'APU' is selected.
18:46:58 INFO  : 'ps7_init' command is executed.
18:46:58 INFO  : 'ps7_post_config' command is executed.
18:46:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:58 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:58 INFO  : Memory regions updated for context APU
18:46:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:58 INFO  : 'con' command is executed.
18:46:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

18:46:58 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
18:48:11 INFO  : Disconnected from the channel tcfchan#8.
09:02:46 INFO  : Registering command handlers for SDK TCF services
09:02:46 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\temp_xsdb_launch_script.tcl
09:02:49 INFO  : XSCT server has started successfully.
09:02:49 INFO  : Successfully done setting XSCT server connection channel  
09:02:52 INFO  : Successfully done setting SDK workspace  
09:02:52 INFO  : Processing command line option -hwspec E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper.hdf.
09:02:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:03:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:03:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
09:03:13 INFO  : 'jtag frequency' command is executed.
09:03:13 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:03:13 INFO  : Context for 'APU' is selected.
09:03:13 INFO  : System reset is completed.
09:03:16 INFO  : 'after 3000' command is executed.
09:03:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
09:03:19 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:03:19 INFO  : Context for 'APU' is selected.
09:03:19 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:03:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:03:19 INFO  : Context for 'APU' is selected.
09:03:19 INFO  : 'ps7_init' command is executed.
09:03:19 INFO  : 'ps7_post_config' command is executed.
09:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:03:19 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:03:19 INFO  : 'configparams force-mem-access 0' command is executed.
09:03:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

09:03:19 INFO  : Memory regions updated for context APU
09:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:03:19 INFO  : 'con' command is executed.
09:03:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

09:03:19 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
09:04:27 INFO  : Disconnected from the channel tcfchan#1.
09:04:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:04:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
09:04:28 INFO  : 'jtag frequency' command is executed.
09:04:28 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:04:28 INFO  : Context for 'APU' is selected.
09:04:28 INFO  : System reset is completed.
09:04:31 INFO  : 'after 3000' command is executed.
09:04:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
09:04:33 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:04:33 INFO  : Context for 'APU' is selected.
09:04:35 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:04:35 INFO  : 'configparams force-mem-access 1' command is executed.
09:04:35 INFO  : Context for 'APU' is selected.
09:04:35 INFO  : 'ps7_init' command is executed.
09:04:35 INFO  : 'ps7_post_config' command is executed.
09:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:04:36 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:04:36 INFO  : 'configparams force-mem-access 0' command is executed.
09:04:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

09:04:36 INFO  : Memory regions updated for context APU
09:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:04:36 INFO  : 'con' command is executed.
09:04:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

09:04:36 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
09:07:05 INFO  : Disconnected from the channel tcfchan#2.
09:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:07:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
09:07:06 INFO  : 'jtag frequency' command is executed.
09:07:06 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:07:06 INFO  : Context for 'APU' is selected.
09:07:07 INFO  : System reset is completed.
09:07:10 INFO  : 'after 3000' command is executed.
09:07:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
09:07:12 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:07:12 INFO  : Context for 'APU' is selected.
09:07:13 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:07:13 INFO  : 'configparams force-mem-access 1' command is executed.
09:07:14 INFO  : Context for 'APU' is selected.
09:07:14 INFO  : 'ps7_init' command is executed.
09:07:14 INFO  : 'ps7_post_config' command is executed.
09:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:07:14 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:07:14 INFO  : 'configparams force-mem-access 0' command is executed.
09:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

09:07:14 INFO  : Memory regions updated for context APU
09:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:07:14 INFO  : 'con' command is executed.
09:07:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

09:07:14 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
09:12:36 INFO  : Disconnected from the channel tcfchan#3.
09:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
09:12:37 INFO  : 'jtag frequency' command is executed.
09:12:37 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:12:37 INFO  : Context for 'APU' is selected.
09:12:37 INFO  : System reset is completed.
09:12:40 INFO  : 'after 3000' command is executed.
09:12:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
09:12:43 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:12:43 INFO  : Context for 'APU' is selected.
09:12:44 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:12:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:12:44 INFO  : Context for 'APU' is selected.
09:12:45 INFO  : 'ps7_init' command is executed.
09:12:45 INFO  : 'ps7_post_config' command is executed.
09:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:45 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:12:45 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:45 INFO  : Memory regions updated for context APU
09:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:45 INFO  : 'con' command is executed.
09:12:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

09:12:45 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
09:13:10 INFO  : Disconnected from the channel tcfchan#4.
09:13:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
09:13:11 INFO  : 'jtag frequency' command is executed.
09:13:12 INFO  : Sourcing of 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:13:12 INFO  : Context for 'APU' is selected.
09:13:12 INFO  : System reset is completed.
09:13:15 INFO  : 'after 3000' command is executed.
09:13:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
09:13:17 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:13:17 INFO  : Context for 'APU' is selected.
09:13:19 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:13:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:13:19 INFO  : Context for 'APU' is selected.
09:13:19 INFO  : 'ps7_init' command is executed.
09:13:19 INFO  : 'ps7_post_config' command is executed.
09:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:19 INFO  : The application 'E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:13:19 INFO  : 'configparams force-mem-access 0' command is executed.
09:13:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/HW3_20101407/ZynqLab06/ZynqLab06.sdk/ZynqLab06/Debug/ZynqLab06.elf
configparams force-mem-access 0
----------------End of Script----------------

09:13:19 INFO  : Memory regions updated for context APU
09:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:20 INFO  : 'con' command is executed.
09:13:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

09:13:20 INFO  : Launch script is exported to file 'E:\Verilog\soc\HW3_20101407\ZynqLab06\ZynqLab06.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab06.elf_on_local.tcl'
09:16:06 INFO  : Disconnected from the channel tcfchan#5.
