// Seed: 2290758977
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_9;
  assign id_4[(-1'b0)] = (~id_6 - 1);
  parameter id_10 = {1{1}};
  wire id_11;
endmodule
module module_1 #(
    parameter id_10 = 32'd98,
    parameter id_4  = 32'd36
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11
);
  input wire id_11;
  inout wire _id_10;
  inout tri0 id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout tri id_5;
  input wire _id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_12 = 1;
  assign id_5 = -1 ? 1 : id_10 == id_4;
  parameter id_13 = id_12 < id_12;
  wire id_14;
  assign id_9 = 1 + (id_5) ? id_3 : id_13 ? id_12[id_10] - id_10 : id_11;
  wire  id_15;
  logic id_16;
  ;
  tri1 [id_4 : 1 'b0] id_17;
  ;
  assign id_17 = -1'd0 - -1 ? id_4 : 1'b0;
  wire id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30;
  module_0 modCall_1 (
      id_3,
      id_27,
      id_18,
      id_12,
      id_6,
      id_23,
      id_15,
      id_22
  );
endmodule
