create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg9[0]} {design_1_i/core_top_0/inst/u_core_reg/reg9[1]} {design_1_i/core_top_0/inst/u_core_reg/reg9[2]} {design_1_i/core_top_0/inst/u_core_reg/reg9[3]} {design_1_i/core_top_0/inst/u_core_reg/reg9[4]} {design_1_i/core_top_0/inst/u_core_reg/reg9[5]} {design_1_i/core_top_0/inst/u_core_reg/reg9[6]} {design_1_i/core_top_0/inst/u_core_reg/reg9[7]} {design_1_i/core_top_0/inst/u_core_reg/reg9[8]} {design_1_i/core_top_0/inst/u_core_reg/reg9[9]} {design_1_i/core_top_0/inst/u_core_reg/reg9[10]} {design_1_i/core_top_0/inst/u_core_reg/reg9[11]} {design_1_i/core_top_0/inst/u_core_reg/reg9[12]} {design_1_i/core_top_0/inst/u_core_reg/reg9[13]} {design_1_i/core_top_0/inst/u_core_reg/reg9[14]} {design_1_i/core_top_0/inst/u_core_reg/reg9[15]} {design_1_i/core_top_0/inst/u_core_reg/reg9[16]} {design_1_i/core_top_0/inst/u_core_reg/reg9[17]} {design_1_i/core_top_0/inst/u_core_reg/reg9[18]} {design_1_i/core_top_0/inst/u_core_reg/reg9[19]} {design_1_i/core_top_0/inst/u_core_reg/reg9[20]} {design_1_i/core_top_0/inst/u_core_reg/reg9[21]} {design_1_i/core_top_0/inst/u_core_reg/reg9[22]} {design_1_i/core_top_0/inst/u_core_reg/reg9[23]} {design_1_i/core_top_0/inst/u_core_reg/reg9[24]} {design_1_i/core_top_0/inst/u_core_reg/reg9[25]} {design_1_i/core_top_0/inst/u_core_reg/reg9[26]} {design_1_i/core_top_0/inst/u_core_reg/reg9[27]} {design_1_i/core_top_0/inst/u_core_reg/reg9[28]} {design_1_i/core_top_0/inst/u_core_reg/reg9[29]} {design_1_i/core_top_0/inst/u_core_reg/reg9[30]} {design_1_i/core_top_0/inst/u_core_reg/reg9[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg8[0]} {design_1_i/core_top_0/inst/u_core_reg/reg8[1]} {design_1_i/core_top_0/inst/u_core_reg/reg8[2]} {design_1_i/core_top_0/inst/u_core_reg/reg8[3]} {design_1_i/core_top_0/inst/u_core_reg/reg8[4]} {design_1_i/core_top_0/inst/u_core_reg/reg8[5]} {design_1_i/core_top_0/inst/u_core_reg/reg8[6]} {design_1_i/core_top_0/inst/u_core_reg/reg8[7]} {design_1_i/core_top_0/inst/u_core_reg/reg8[8]} {design_1_i/core_top_0/inst/u_core_reg/reg8[9]} {design_1_i/core_top_0/inst/u_core_reg/reg8[10]} {design_1_i/core_top_0/inst/u_core_reg/reg8[11]} {design_1_i/core_top_0/inst/u_core_reg/reg8[12]} {design_1_i/core_top_0/inst/u_core_reg/reg8[13]} {design_1_i/core_top_0/inst/u_core_reg/reg8[14]} {design_1_i/core_top_0/inst/u_core_reg/reg8[15]} {design_1_i/core_top_0/inst/u_core_reg/reg8[16]} {design_1_i/core_top_0/inst/u_core_reg/reg8[17]} {design_1_i/core_top_0/inst/u_core_reg/reg8[18]} {design_1_i/core_top_0/inst/u_core_reg/reg8[19]} {design_1_i/core_top_0/inst/u_core_reg/reg8[20]} {design_1_i/core_top_0/inst/u_core_reg/reg8[21]} {design_1_i/core_top_0/inst/u_core_reg/reg8[22]} {design_1_i/core_top_0/inst/u_core_reg/reg8[23]} {design_1_i/core_top_0/inst/u_core_reg/reg8[24]} {design_1_i/core_top_0/inst/u_core_reg/reg8[25]} {design_1_i/core_top_0/inst/u_core_reg/reg8[26]} {design_1_i/core_top_0/inst/u_core_reg/reg8[27]} {design_1_i/core_top_0/inst/u_core_reg/reg8[28]} {design_1_i/core_top_0/inst/u_core_reg/reg8[29]} {design_1_i/core_top_0/inst/u_core_reg/reg8[30]} {design_1_i/core_top_0/inst/u_core_reg/reg8[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg7[0]} {design_1_i/core_top_0/inst/u_core_reg/reg7[1]} {design_1_i/core_top_0/inst/u_core_reg/reg7[2]} {design_1_i/core_top_0/inst/u_core_reg/reg7[3]} {design_1_i/core_top_0/inst/u_core_reg/reg7[4]} {design_1_i/core_top_0/inst/u_core_reg/reg7[5]} {design_1_i/core_top_0/inst/u_core_reg/reg7[6]} {design_1_i/core_top_0/inst/u_core_reg/reg7[7]} {design_1_i/core_top_0/inst/u_core_reg/reg7[8]} {design_1_i/core_top_0/inst/u_core_reg/reg7[9]} {design_1_i/core_top_0/inst/u_core_reg/reg7[10]} {design_1_i/core_top_0/inst/u_core_reg/reg7[11]} {design_1_i/core_top_0/inst/u_core_reg/reg7[12]} {design_1_i/core_top_0/inst/u_core_reg/reg7[13]} {design_1_i/core_top_0/inst/u_core_reg/reg7[14]} {design_1_i/core_top_0/inst/u_core_reg/reg7[15]} {design_1_i/core_top_0/inst/u_core_reg/reg7[16]} {design_1_i/core_top_0/inst/u_core_reg/reg7[17]} {design_1_i/core_top_0/inst/u_core_reg/reg7[18]} {design_1_i/core_top_0/inst/u_core_reg/reg7[19]} {design_1_i/core_top_0/inst/u_core_reg/reg7[20]} {design_1_i/core_top_0/inst/u_core_reg/reg7[21]} {design_1_i/core_top_0/inst/u_core_reg/reg7[22]} {design_1_i/core_top_0/inst/u_core_reg/reg7[23]} {design_1_i/core_top_0/inst/u_core_reg/reg7[24]} {design_1_i/core_top_0/inst/u_core_reg/reg7[25]} {design_1_i/core_top_0/inst/u_core_reg/reg7[26]} {design_1_i/core_top_0/inst/u_core_reg/reg7[27]} {design_1_i/core_top_0/inst/u_core_reg/reg7[28]} {design_1_i/core_top_0/inst/u_core_reg/reg7[29]} {design_1_i/core_top_0/inst/u_core_reg/reg7[30]} {design_1_i/core_top_0/inst/u_core_reg/reg7[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg6[0]} {design_1_i/core_top_0/inst/u_core_reg/reg6[1]} {design_1_i/core_top_0/inst/u_core_reg/reg6[2]} {design_1_i/core_top_0/inst/u_core_reg/reg6[3]} {design_1_i/core_top_0/inst/u_core_reg/reg6[4]} {design_1_i/core_top_0/inst/u_core_reg/reg6[5]} {design_1_i/core_top_0/inst/u_core_reg/reg6[6]} {design_1_i/core_top_0/inst/u_core_reg/reg6[7]} {design_1_i/core_top_0/inst/u_core_reg/reg6[8]} {design_1_i/core_top_0/inst/u_core_reg/reg6[9]} {design_1_i/core_top_0/inst/u_core_reg/reg6[10]} {design_1_i/core_top_0/inst/u_core_reg/reg6[11]} {design_1_i/core_top_0/inst/u_core_reg/reg6[12]} {design_1_i/core_top_0/inst/u_core_reg/reg6[13]} {design_1_i/core_top_0/inst/u_core_reg/reg6[14]} {design_1_i/core_top_0/inst/u_core_reg/reg6[15]} {design_1_i/core_top_0/inst/u_core_reg/reg6[16]} {design_1_i/core_top_0/inst/u_core_reg/reg6[17]} {design_1_i/core_top_0/inst/u_core_reg/reg6[18]} {design_1_i/core_top_0/inst/u_core_reg/reg6[19]} {design_1_i/core_top_0/inst/u_core_reg/reg6[20]} {design_1_i/core_top_0/inst/u_core_reg/reg6[21]} {design_1_i/core_top_0/inst/u_core_reg/reg6[22]} {design_1_i/core_top_0/inst/u_core_reg/reg6[23]} {design_1_i/core_top_0/inst/u_core_reg/reg6[24]} {design_1_i/core_top_0/inst/u_core_reg/reg6[25]} {design_1_i/core_top_0/inst/u_core_reg/reg6[26]} {design_1_i/core_top_0/inst/u_core_reg/reg6[27]} {design_1_i/core_top_0/inst/u_core_reg/reg6[28]} {design_1_i/core_top_0/inst/u_core_reg/reg6[29]} {design_1_i/core_top_0/inst/u_core_reg/reg6[30]} {design_1_i/core_top_0/inst/u_core_reg/reg6[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg5[0]} {design_1_i/core_top_0/inst/u_core_reg/reg5[1]} {design_1_i/core_top_0/inst/u_core_reg/reg5[2]} {design_1_i/core_top_0/inst/u_core_reg/reg5[3]} {design_1_i/core_top_0/inst/u_core_reg/reg5[4]} {design_1_i/core_top_0/inst/u_core_reg/reg5[5]} {design_1_i/core_top_0/inst/u_core_reg/reg5[6]} {design_1_i/core_top_0/inst/u_core_reg/reg5[7]} {design_1_i/core_top_0/inst/u_core_reg/reg5[8]} {design_1_i/core_top_0/inst/u_core_reg/reg5[9]} {design_1_i/core_top_0/inst/u_core_reg/reg5[10]} {design_1_i/core_top_0/inst/u_core_reg/reg5[11]} {design_1_i/core_top_0/inst/u_core_reg/reg5[12]} {design_1_i/core_top_0/inst/u_core_reg/reg5[13]} {design_1_i/core_top_0/inst/u_core_reg/reg5[14]} {design_1_i/core_top_0/inst/u_core_reg/reg5[15]} {design_1_i/core_top_0/inst/u_core_reg/reg5[16]} {design_1_i/core_top_0/inst/u_core_reg/reg5[17]} {design_1_i/core_top_0/inst/u_core_reg/reg5[18]} {design_1_i/core_top_0/inst/u_core_reg/reg5[19]} {design_1_i/core_top_0/inst/u_core_reg/reg5[20]} {design_1_i/core_top_0/inst/u_core_reg/reg5[21]} {design_1_i/core_top_0/inst/u_core_reg/reg5[22]} {design_1_i/core_top_0/inst/u_core_reg/reg5[23]} {design_1_i/core_top_0/inst/u_core_reg/reg5[24]} {design_1_i/core_top_0/inst/u_core_reg/reg5[25]} {design_1_i/core_top_0/inst/u_core_reg/reg5[26]} {design_1_i/core_top_0/inst/u_core_reg/reg5[27]} {design_1_i/core_top_0/inst/u_core_reg/reg5[28]} {design_1_i/core_top_0/inst/u_core_reg/reg5[29]} {design_1_i/core_top_0/inst/u_core_reg/reg5[30]} {design_1_i/core_top_0/inst/u_core_reg/reg5[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg4[0]} {design_1_i/core_top_0/inst/u_core_reg/reg4[1]} {design_1_i/core_top_0/inst/u_core_reg/reg4[2]} {design_1_i/core_top_0/inst/u_core_reg/reg4[3]} {design_1_i/core_top_0/inst/u_core_reg/reg4[4]} {design_1_i/core_top_0/inst/u_core_reg/reg4[5]} {design_1_i/core_top_0/inst/u_core_reg/reg4[6]} {design_1_i/core_top_0/inst/u_core_reg/reg4[7]} {design_1_i/core_top_0/inst/u_core_reg/reg4[8]} {design_1_i/core_top_0/inst/u_core_reg/reg4[9]} {design_1_i/core_top_0/inst/u_core_reg/reg4[10]} {design_1_i/core_top_0/inst/u_core_reg/reg4[11]} {design_1_i/core_top_0/inst/u_core_reg/reg4[12]} {design_1_i/core_top_0/inst/u_core_reg/reg4[13]} {design_1_i/core_top_0/inst/u_core_reg/reg4[14]} {design_1_i/core_top_0/inst/u_core_reg/reg4[15]} {design_1_i/core_top_0/inst/u_core_reg/reg4[16]} {design_1_i/core_top_0/inst/u_core_reg/reg4[17]} {design_1_i/core_top_0/inst/u_core_reg/reg4[18]} {design_1_i/core_top_0/inst/u_core_reg/reg4[19]} {design_1_i/core_top_0/inst/u_core_reg/reg4[20]} {design_1_i/core_top_0/inst/u_core_reg/reg4[21]} {design_1_i/core_top_0/inst/u_core_reg/reg4[22]} {design_1_i/core_top_0/inst/u_core_reg/reg4[23]} {design_1_i/core_top_0/inst/u_core_reg/reg4[24]} {design_1_i/core_top_0/inst/u_core_reg/reg4[25]} {design_1_i/core_top_0/inst/u_core_reg/reg4[26]} {design_1_i/core_top_0/inst/u_core_reg/reg4[27]} {design_1_i/core_top_0/inst/u_core_reg/reg4[28]} {design_1_i/core_top_0/inst/u_core_reg/reg4[29]} {design_1_i/core_top_0/inst/u_core_reg/reg4[30]} {design_1_i/core_top_0/inst/u_core_reg/reg4[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg31[0]} {design_1_i/core_top_0/inst/u_core_reg/reg31[1]} {design_1_i/core_top_0/inst/u_core_reg/reg31[2]} {design_1_i/core_top_0/inst/u_core_reg/reg31[3]} {design_1_i/core_top_0/inst/u_core_reg/reg31[4]} {design_1_i/core_top_0/inst/u_core_reg/reg31[5]} {design_1_i/core_top_0/inst/u_core_reg/reg31[6]} {design_1_i/core_top_0/inst/u_core_reg/reg31[7]} {design_1_i/core_top_0/inst/u_core_reg/reg31[8]} {design_1_i/core_top_0/inst/u_core_reg/reg31[9]} {design_1_i/core_top_0/inst/u_core_reg/reg31[10]} {design_1_i/core_top_0/inst/u_core_reg/reg31[11]} {design_1_i/core_top_0/inst/u_core_reg/reg31[12]} {design_1_i/core_top_0/inst/u_core_reg/reg31[13]} {design_1_i/core_top_0/inst/u_core_reg/reg31[14]} {design_1_i/core_top_0/inst/u_core_reg/reg31[15]} {design_1_i/core_top_0/inst/u_core_reg/reg31[16]} {design_1_i/core_top_0/inst/u_core_reg/reg31[17]} {design_1_i/core_top_0/inst/u_core_reg/reg31[18]} {design_1_i/core_top_0/inst/u_core_reg/reg31[19]} {design_1_i/core_top_0/inst/u_core_reg/reg31[20]} {design_1_i/core_top_0/inst/u_core_reg/reg31[21]} {design_1_i/core_top_0/inst/u_core_reg/reg31[22]} {design_1_i/core_top_0/inst/u_core_reg/reg31[23]} {design_1_i/core_top_0/inst/u_core_reg/reg31[24]} {design_1_i/core_top_0/inst/u_core_reg/reg31[25]} {design_1_i/core_top_0/inst/u_core_reg/reg31[26]} {design_1_i/core_top_0/inst/u_core_reg/reg31[27]} {design_1_i/core_top_0/inst/u_core_reg/reg31[28]} {design_1_i/core_top_0/inst/u_core_reg/reg31[29]} {design_1_i/core_top_0/inst/u_core_reg/reg31[30]} {design_1_i/core_top_0/inst/u_core_reg/reg31[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg30[0]} {design_1_i/core_top_0/inst/u_core_reg/reg30[1]} {design_1_i/core_top_0/inst/u_core_reg/reg30[2]} {design_1_i/core_top_0/inst/u_core_reg/reg30[3]} {design_1_i/core_top_0/inst/u_core_reg/reg30[4]} {design_1_i/core_top_0/inst/u_core_reg/reg30[5]} {design_1_i/core_top_0/inst/u_core_reg/reg30[6]} {design_1_i/core_top_0/inst/u_core_reg/reg30[7]} {design_1_i/core_top_0/inst/u_core_reg/reg30[8]} {design_1_i/core_top_0/inst/u_core_reg/reg30[9]} {design_1_i/core_top_0/inst/u_core_reg/reg30[10]} {design_1_i/core_top_0/inst/u_core_reg/reg30[11]} {design_1_i/core_top_0/inst/u_core_reg/reg30[12]} {design_1_i/core_top_0/inst/u_core_reg/reg30[13]} {design_1_i/core_top_0/inst/u_core_reg/reg30[14]} {design_1_i/core_top_0/inst/u_core_reg/reg30[15]} {design_1_i/core_top_0/inst/u_core_reg/reg30[16]} {design_1_i/core_top_0/inst/u_core_reg/reg30[17]} {design_1_i/core_top_0/inst/u_core_reg/reg30[18]} {design_1_i/core_top_0/inst/u_core_reg/reg30[19]} {design_1_i/core_top_0/inst/u_core_reg/reg30[20]} {design_1_i/core_top_0/inst/u_core_reg/reg30[21]} {design_1_i/core_top_0/inst/u_core_reg/reg30[22]} {design_1_i/core_top_0/inst/u_core_reg/reg30[23]} {design_1_i/core_top_0/inst/u_core_reg/reg30[24]} {design_1_i/core_top_0/inst/u_core_reg/reg30[25]} {design_1_i/core_top_0/inst/u_core_reg/reg30[26]} {design_1_i/core_top_0/inst/u_core_reg/reg30[27]} {design_1_i/core_top_0/inst/u_core_reg/reg30[28]} {design_1_i/core_top_0/inst/u_core_reg/reg30[29]} {design_1_i/core_top_0/inst/u_core_reg/reg30[30]} {design_1_i/core_top_0/inst/u_core_reg/reg30[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg3[0]} {design_1_i/core_top_0/inst/u_core_reg/reg3[1]} {design_1_i/core_top_0/inst/u_core_reg/reg3[2]} {design_1_i/core_top_0/inst/u_core_reg/reg3[3]} {design_1_i/core_top_0/inst/u_core_reg/reg3[4]} {design_1_i/core_top_0/inst/u_core_reg/reg3[5]} {design_1_i/core_top_0/inst/u_core_reg/reg3[6]} {design_1_i/core_top_0/inst/u_core_reg/reg3[7]} {design_1_i/core_top_0/inst/u_core_reg/reg3[8]} {design_1_i/core_top_0/inst/u_core_reg/reg3[9]} {design_1_i/core_top_0/inst/u_core_reg/reg3[10]} {design_1_i/core_top_0/inst/u_core_reg/reg3[11]} {design_1_i/core_top_0/inst/u_core_reg/reg3[12]} {design_1_i/core_top_0/inst/u_core_reg/reg3[13]} {design_1_i/core_top_0/inst/u_core_reg/reg3[14]} {design_1_i/core_top_0/inst/u_core_reg/reg3[15]} {design_1_i/core_top_0/inst/u_core_reg/reg3[16]} {design_1_i/core_top_0/inst/u_core_reg/reg3[17]} {design_1_i/core_top_0/inst/u_core_reg/reg3[18]} {design_1_i/core_top_0/inst/u_core_reg/reg3[19]} {design_1_i/core_top_0/inst/u_core_reg/reg3[20]} {design_1_i/core_top_0/inst/u_core_reg/reg3[21]} {design_1_i/core_top_0/inst/u_core_reg/reg3[22]} {design_1_i/core_top_0/inst/u_core_reg/reg3[23]} {design_1_i/core_top_0/inst/u_core_reg/reg3[24]} {design_1_i/core_top_0/inst/u_core_reg/reg3[25]} {design_1_i/core_top_0/inst/u_core_reg/reg3[26]} {design_1_i/core_top_0/inst/u_core_reg/reg3[27]} {design_1_i/core_top_0/inst/u_core_reg/reg3[28]} {design_1_i/core_top_0/inst/u_core_reg/reg3[29]} {design_1_i/core_top_0/inst/u_core_reg/reg3[30]} {design_1_i/core_top_0/inst/u_core_reg/reg3[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg29[0]} {design_1_i/core_top_0/inst/u_core_reg/reg29[1]} {design_1_i/core_top_0/inst/u_core_reg/reg29[2]} {design_1_i/core_top_0/inst/u_core_reg/reg29[3]} {design_1_i/core_top_0/inst/u_core_reg/reg29[4]} {design_1_i/core_top_0/inst/u_core_reg/reg29[5]} {design_1_i/core_top_0/inst/u_core_reg/reg29[6]} {design_1_i/core_top_0/inst/u_core_reg/reg29[7]} {design_1_i/core_top_0/inst/u_core_reg/reg29[8]} {design_1_i/core_top_0/inst/u_core_reg/reg29[9]} {design_1_i/core_top_0/inst/u_core_reg/reg29[10]} {design_1_i/core_top_0/inst/u_core_reg/reg29[11]} {design_1_i/core_top_0/inst/u_core_reg/reg29[12]} {design_1_i/core_top_0/inst/u_core_reg/reg29[13]} {design_1_i/core_top_0/inst/u_core_reg/reg29[14]} {design_1_i/core_top_0/inst/u_core_reg/reg29[15]} {design_1_i/core_top_0/inst/u_core_reg/reg29[16]} {design_1_i/core_top_0/inst/u_core_reg/reg29[17]} {design_1_i/core_top_0/inst/u_core_reg/reg29[18]} {design_1_i/core_top_0/inst/u_core_reg/reg29[19]} {design_1_i/core_top_0/inst/u_core_reg/reg29[20]} {design_1_i/core_top_0/inst/u_core_reg/reg29[21]} {design_1_i/core_top_0/inst/u_core_reg/reg29[22]} {design_1_i/core_top_0/inst/u_core_reg/reg29[23]} {design_1_i/core_top_0/inst/u_core_reg/reg29[24]} {design_1_i/core_top_0/inst/u_core_reg/reg29[25]} {design_1_i/core_top_0/inst/u_core_reg/reg29[26]} {design_1_i/core_top_0/inst/u_core_reg/reg29[27]} {design_1_i/core_top_0/inst/u_core_reg/reg29[28]} {design_1_i/core_top_0/inst/u_core_reg/reg29[29]} {design_1_i/core_top_0/inst/u_core_reg/reg29[30]} {design_1_i/core_top_0/inst/u_core_reg/reg29[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg28[0]} {design_1_i/core_top_0/inst/u_core_reg/reg28[1]} {design_1_i/core_top_0/inst/u_core_reg/reg28[2]} {design_1_i/core_top_0/inst/u_core_reg/reg28[3]} {design_1_i/core_top_0/inst/u_core_reg/reg28[4]} {design_1_i/core_top_0/inst/u_core_reg/reg28[5]} {design_1_i/core_top_0/inst/u_core_reg/reg28[6]} {design_1_i/core_top_0/inst/u_core_reg/reg28[7]} {design_1_i/core_top_0/inst/u_core_reg/reg28[8]} {design_1_i/core_top_0/inst/u_core_reg/reg28[9]} {design_1_i/core_top_0/inst/u_core_reg/reg28[10]} {design_1_i/core_top_0/inst/u_core_reg/reg28[11]} {design_1_i/core_top_0/inst/u_core_reg/reg28[12]} {design_1_i/core_top_0/inst/u_core_reg/reg28[13]} {design_1_i/core_top_0/inst/u_core_reg/reg28[14]} {design_1_i/core_top_0/inst/u_core_reg/reg28[15]} {design_1_i/core_top_0/inst/u_core_reg/reg28[16]} {design_1_i/core_top_0/inst/u_core_reg/reg28[17]} {design_1_i/core_top_0/inst/u_core_reg/reg28[18]} {design_1_i/core_top_0/inst/u_core_reg/reg28[19]} {design_1_i/core_top_0/inst/u_core_reg/reg28[20]} {design_1_i/core_top_0/inst/u_core_reg/reg28[21]} {design_1_i/core_top_0/inst/u_core_reg/reg28[22]} {design_1_i/core_top_0/inst/u_core_reg/reg28[23]} {design_1_i/core_top_0/inst/u_core_reg/reg28[24]} {design_1_i/core_top_0/inst/u_core_reg/reg28[25]} {design_1_i/core_top_0/inst/u_core_reg/reg28[26]} {design_1_i/core_top_0/inst/u_core_reg/reg28[27]} {design_1_i/core_top_0/inst/u_core_reg/reg28[28]} {design_1_i/core_top_0/inst/u_core_reg/reg28[29]} {design_1_i/core_top_0/inst/u_core_reg/reg28[30]} {design_1_i/core_top_0/inst/u_core_reg/reg28[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg27[0]} {design_1_i/core_top_0/inst/u_core_reg/reg27[1]} {design_1_i/core_top_0/inst/u_core_reg/reg27[2]} {design_1_i/core_top_0/inst/u_core_reg/reg27[3]} {design_1_i/core_top_0/inst/u_core_reg/reg27[4]} {design_1_i/core_top_0/inst/u_core_reg/reg27[5]} {design_1_i/core_top_0/inst/u_core_reg/reg27[6]} {design_1_i/core_top_0/inst/u_core_reg/reg27[7]} {design_1_i/core_top_0/inst/u_core_reg/reg27[8]} {design_1_i/core_top_0/inst/u_core_reg/reg27[9]} {design_1_i/core_top_0/inst/u_core_reg/reg27[10]} {design_1_i/core_top_0/inst/u_core_reg/reg27[11]} {design_1_i/core_top_0/inst/u_core_reg/reg27[12]} {design_1_i/core_top_0/inst/u_core_reg/reg27[13]} {design_1_i/core_top_0/inst/u_core_reg/reg27[14]} {design_1_i/core_top_0/inst/u_core_reg/reg27[15]} {design_1_i/core_top_0/inst/u_core_reg/reg27[16]} {design_1_i/core_top_0/inst/u_core_reg/reg27[17]} {design_1_i/core_top_0/inst/u_core_reg/reg27[18]} {design_1_i/core_top_0/inst/u_core_reg/reg27[19]} {design_1_i/core_top_0/inst/u_core_reg/reg27[20]} {design_1_i/core_top_0/inst/u_core_reg/reg27[21]} {design_1_i/core_top_0/inst/u_core_reg/reg27[22]} {design_1_i/core_top_0/inst/u_core_reg/reg27[23]} {design_1_i/core_top_0/inst/u_core_reg/reg27[24]} {design_1_i/core_top_0/inst/u_core_reg/reg27[25]} {design_1_i/core_top_0/inst/u_core_reg/reg27[26]} {design_1_i/core_top_0/inst/u_core_reg/reg27[27]} {design_1_i/core_top_0/inst/u_core_reg/reg27[28]} {design_1_i/core_top_0/inst/u_core_reg/reg27[29]} {design_1_i/core_top_0/inst/u_core_reg/reg27[30]} {design_1_i/core_top_0/inst/u_core_reg/reg27[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg26[0]} {design_1_i/core_top_0/inst/u_core_reg/reg26[1]} {design_1_i/core_top_0/inst/u_core_reg/reg26[2]} {design_1_i/core_top_0/inst/u_core_reg/reg26[3]} {design_1_i/core_top_0/inst/u_core_reg/reg26[4]} {design_1_i/core_top_0/inst/u_core_reg/reg26[5]} {design_1_i/core_top_0/inst/u_core_reg/reg26[6]} {design_1_i/core_top_0/inst/u_core_reg/reg26[7]} {design_1_i/core_top_0/inst/u_core_reg/reg26[8]} {design_1_i/core_top_0/inst/u_core_reg/reg26[9]} {design_1_i/core_top_0/inst/u_core_reg/reg26[10]} {design_1_i/core_top_0/inst/u_core_reg/reg26[11]} {design_1_i/core_top_0/inst/u_core_reg/reg26[12]} {design_1_i/core_top_0/inst/u_core_reg/reg26[13]} {design_1_i/core_top_0/inst/u_core_reg/reg26[14]} {design_1_i/core_top_0/inst/u_core_reg/reg26[15]} {design_1_i/core_top_0/inst/u_core_reg/reg26[16]} {design_1_i/core_top_0/inst/u_core_reg/reg26[17]} {design_1_i/core_top_0/inst/u_core_reg/reg26[18]} {design_1_i/core_top_0/inst/u_core_reg/reg26[19]} {design_1_i/core_top_0/inst/u_core_reg/reg26[20]} {design_1_i/core_top_0/inst/u_core_reg/reg26[21]} {design_1_i/core_top_0/inst/u_core_reg/reg26[22]} {design_1_i/core_top_0/inst/u_core_reg/reg26[23]} {design_1_i/core_top_0/inst/u_core_reg/reg26[24]} {design_1_i/core_top_0/inst/u_core_reg/reg26[25]} {design_1_i/core_top_0/inst/u_core_reg/reg26[26]} {design_1_i/core_top_0/inst/u_core_reg/reg26[27]} {design_1_i/core_top_0/inst/u_core_reg/reg26[28]} {design_1_i/core_top_0/inst/u_core_reg/reg26[29]} {design_1_i/core_top_0/inst/u_core_reg/reg26[30]} {design_1_i/core_top_0/inst/u_core_reg/reg26[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg25[0]} {design_1_i/core_top_0/inst/u_core_reg/reg25[1]} {design_1_i/core_top_0/inst/u_core_reg/reg25[2]} {design_1_i/core_top_0/inst/u_core_reg/reg25[3]} {design_1_i/core_top_0/inst/u_core_reg/reg25[4]} {design_1_i/core_top_0/inst/u_core_reg/reg25[5]} {design_1_i/core_top_0/inst/u_core_reg/reg25[6]} {design_1_i/core_top_0/inst/u_core_reg/reg25[7]} {design_1_i/core_top_0/inst/u_core_reg/reg25[8]} {design_1_i/core_top_0/inst/u_core_reg/reg25[9]} {design_1_i/core_top_0/inst/u_core_reg/reg25[10]} {design_1_i/core_top_0/inst/u_core_reg/reg25[11]} {design_1_i/core_top_0/inst/u_core_reg/reg25[12]} {design_1_i/core_top_0/inst/u_core_reg/reg25[13]} {design_1_i/core_top_0/inst/u_core_reg/reg25[14]} {design_1_i/core_top_0/inst/u_core_reg/reg25[15]} {design_1_i/core_top_0/inst/u_core_reg/reg25[16]} {design_1_i/core_top_0/inst/u_core_reg/reg25[17]} {design_1_i/core_top_0/inst/u_core_reg/reg25[18]} {design_1_i/core_top_0/inst/u_core_reg/reg25[19]} {design_1_i/core_top_0/inst/u_core_reg/reg25[20]} {design_1_i/core_top_0/inst/u_core_reg/reg25[21]} {design_1_i/core_top_0/inst/u_core_reg/reg25[22]} {design_1_i/core_top_0/inst/u_core_reg/reg25[23]} {design_1_i/core_top_0/inst/u_core_reg/reg25[24]} {design_1_i/core_top_0/inst/u_core_reg/reg25[25]} {design_1_i/core_top_0/inst/u_core_reg/reg25[26]} {design_1_i/core_top_0/inst/u_core_reg/reg25[27]} {design_1_i/core_top_0/inst/u_core_reg/reg25[28]} {design_1_i/core_top_0/inst/u_core_reg/reg25[29]} {design_1_i/core_top_0/inst/u_core_reg/reg25[30]} {design_1_i/core_top_0/inst/u_core_reg/reg25[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg24[0]} {design_1_i/core_top_0/inst/u_core_reg/reg24[1]} {design_1_i/core_top_0/inst/u_core_reg/reg24[2]} {design_1_i/core_top_0/inst/u_core_reg/reg24[3]} {design_1_i/core_top_0/inst/u_core_reg/reg24[4]} {design_1_i/core_top_0/inst/u_core_reg/reg24[5]} {design_1_i/core_top_0/inst/u_core_reg/reg24[6]} {design_1_i/core_top_0/inst/u_core_reg/reg24[7]} {design_1_i/core_top_0/inst/u_core_reg/reg24[8]} {design_1_i/core_top_0/inst/u_core_reg/reg24[9]} {design_1_i/core_top_0/inst/u_core_reg/reg24[10]} {design_1_i/core_top_0/inst/u_core_reg/reg24[11]} {design_1_i/core_top_0/inst/u_core_reg/reg24[12]} {design_1_i/core_top_0/inst/u_core_reg/reg24[13]} {design_1_i/core_top_0/inst/u_core_reg/reg24[14]} {design_1_i/core_top_0/inst/u_core_reg/reg24[15]} {design_1_i/core_top_0/inst/u_core_reg/reg24[16]} {design_1_i/core_top_0/inst/u_core_reg/reg24[17]} {design_1_i/core_top_0/inst/u_core_reg/reg24[18]} {design_1_i/core_top_0/inst/u_core_reg/reg24[19]} {design_1_i/core_top_0/inst/u_core_reg/reg24[20]} {design_1_i/core_top_0/inst/u_core_reg/reg24[21]} {design_1_i/core_top_0/inst/u_core_reg/reg24[22]} {design_1_i/core_top_0/inst/u_core_reg/reg24[23]} {design_1_i/core_top_0/inst/u_core_reg/reg24[24]} {design_1_i/core_top_0/inst/u_core_reg/reg24[25]} {design_1_i/core_top_0/inst/u_core_reg/reg24[26]} {design_1_i/core_top_0/inst/u_core_reg/reg24[27]} {design_1_i/core_top_0/inst/u_core_reg/reg24[28]} {design_1_i/core_top_0/inst/u_core_reg/reg24[29]} {design_1_i/core_top_0/inst/u_core_reg/reg24[30]} {design_1_i/core_top_0/inst/u_core_reg/reg24[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg23[0]} {design_1_i/core_top_0/inst/u_core_reg/reg23[1]} {design_1_i/core_top_0/inst/u_core_reg/reg23[2]} {design_1_i/core_top_0/inst/u_core_reg/reg23[3]} {design_1_i/core_top_0/inst/u_core_reg/reg23[4]} {design_1_i/core_top_0/inst/u_core_reg/reg23[5]} {design_1_i/core_top_0/inst/u_core_reg/reg23[6]} {design_1_i/core_top_0/inst/u_core_reg/reg23[7]} {design_1_i/core_top_0/inst/u_core_reg/reg23[8]} {design_1_i/core_top_0/inst/u_core_reg/reg23[9]} {design_1_i/core_top_0/inst/u_core_reg/reg23[10]} {design_1_i/core_top_0/inst/u_core_reg/reg23[11]} {design_1_i/core_top_0/inst/u_core_reg/reg23[12]} {design_1_i/core_top_0/inst/u_core_reg/reg23[13]} {design_1_i/core_top_0/inst/u_core_reg/reg23[14]} {design_1_i/core_top_0/inst/u_core_reg/reg23[15]} {design_1_i/core_top_0/inst/u_core_reg/reg23[16]} {design_1_i/core_top_0/inst/u_core_reg/reg23[17]} {design_1_i/core_top_0/inst/u_core_reg/reg23[18]} {design_1_i/core_top_0/inst/u_core_reg/reg23[19]} {design_1_i/core_top_0/inst/u_core_reg/reg23[20]} {design_1_i/core_top_0/inst/u_core_reg/reg23[21]} {design_1_i/core_top_0/inst/u_core_reg/reg23[22]} {design_1_i/core_top_0/inst/u_core_reg/reg23[23]} {design_1_i/core_top_0/inst/u_core_reg/reg23[24]} {design_1_i/core_top_0/inst/u_core_reg/reg23[25]} {design_1_i/core_top_0/inst/u_core_reg/reg23[26]} {design_1_i/core_top_0/inst/u_core_reg/reg23[27]} {design_1_i/core_top_0/inst/u_core_reg/reg23[28]} {design_1_i/core_top_0/inst/u_core_reg/reg23[29]} {design_1_i/core_top_0/inst/u_core_reg/reg23[30]} {design_1_i/core_top_0/inst/u_core_reg/reg23[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg22[0]} {design_1_i/core_top_0/inst/u_core_reg/reg22[1]} {design_1_i/core_top_0/inst/u_core_reg/reg22[2]} {design_1_i/core_top_0/inst/u_core_reg/reg22[3]} {design_1_i/core_top_0/inst/u_core_reg/reg22[4]} {design_1_i/core_top_0/inst/u_core_reg/reg22[5]} {design_1_i/core_top_0/inst/u_core_reg/reg22[6]} {design_1_i/core_top_0/inst/u_core_reg/reg22[7]} {design_1_i/core_top_0/inst/u_core_reg/reg22[8]} {design_1_i/core_top_0/inst/u_core_reg/reg22[9]} {design_1_i/core_top_0/inst/u_core_reg/reg22[10]} {design_1_i/core_top_0/inst/u_core_reg/reg22[11]} {design_1_i/core_top_0/inst/u_core_reg/reg22[12]} {design_1_i/core_top_0/inst/u_core_reg/reg22[13]} {design_1_i/core_top_0/inst/u_core_reg/reg22[14]} {design_1_i/core_top_0/inst/u_core_reg/reg22[15]} {design_1_i/core_top_0/inst/u_core_reg/reg22[16]} {design_1_i/core_top_0/inst/u_core_reg/reg22[17]} {design_1_i/core_top_0/inst/u_core_reg/reg22[18]} {design_1_i/core_top_0/inst/u_core_reg/reg22[19]} {design_1_i/core_top_0/inst/u_core_reg/reg22[20]} {design_1_i/core_top_0/inst/u_core_reg/reg22[21]} {design_1_i/core_top_0/inst/u_core_reg/reg22[22]} {design_1_i/core_top_0/inst/u_core_reg/reg22[23]} {design_1_i/core_top_0/inst/u_core_reg/reg22[24]} {design_1_i/core_top_0/inst/u_core_reg/reg22[25]} {design_1_i/core_top_0/inst/u_core_reg/reg22[26]} {design_1_i/core_top_0/inst/u_core_reg/reg22[27]} {design_1_i/core_top_0/inst/u_core_reg/reg22[28]} {design_1_i/core_top_0/inst/u_core_reg/reg22[29]} {design_1_i/core_top_0/inst/u_core_reg/reg22[30]} {design_1_i/core_top_0/inst/u_core_reg/reg22[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg21[0]} {design_1_i/core_top_0/inst/u_core_reg/reg21[1]} {design_1_i/core_top_0/inst/u_core_reg/reg21[2]} {design_1_i/core_top_0/inst/u_core_reg/reg21[3]} {design_1_i/core_top_0/inst/u_core_reg/reg21[4]} {design_1_i/core_top_0/inst/u_core_reg/reg21[5]} {design_1_i/core_top_0/inst/u_core_reg/reg21[6]} {design_1_i/core_top_0/inst/u_core_reg/reg21[7]} {design_1_i/core_top_0/inst/u_core_reg/reg21[8]} {design_1_i/core_top_0/inst/u_core_reg/reg21[9]} {design_1_i/core_top_0/inst/u_core_reg/reg21[10]} {design_1_i/core_top_0/inst/u_core_reg/reg21[11]} {design_1_i/core_top_0/inst/u_core_reg/reg21[12]} {design_1_i/core_top_0/inst/u_core_reg/reg21[13]} {design_1_i/core_top_0/inst/u_core_reg/reg21[14]} {design_1_i/core_top_0/inst/u_core_reg/reg21[15]} {design_1_i/core_top_0/inst/u_core_reg/reg21[16]} {design_1_i/core_top_0/inst/u_core_reg/reg21[17]} {design_1_i/core_top_0/inst/u_core_reg/reg21[18]} {design_1_i/core_top_0/inst/u_core_reg/reg21[19]} {design_1_i/core_top_0/inst/u_core_reg/reg21[20]} {design_1_i/core_top_0/inst/u_core_reg/reg21[21]} {design_1_i/core_top_0/inst/u_core_reg/reg21[22]} {design_1_i/core_top_0/inst/u_core_reg/reg21[23]} {design_1_i/core_top_0/inst/u_core_reg/reg21[24]} {design_1_i/core_top_0/inst/u_core_reg/reg21[25]} {design_1_i/core_top_0/inst/u_core_reg/reg21[26]} {design_1_i/core_top_0/inst/u_core_reg/reg21[27]} {design_1_i/core_top_0/inst/u_core_reg/reg21[28]} {design_1_i/core_top_0/inst/u_core_reg/reg21[29]} {design_1_i/core_top_0/inst/u_core_reg/reg21[30]} {design_1_i/core_top_0/inst/u_core_reg/reg21[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg20[0]} {design_1_i/core_top_0/inst/u_core_reg/reg20[1]} {design_1_i/core_top_0/inst/u_core_reg/reg20[2]} {design_1_i/core_top_0/inst/u_core_reg/reg20[3]} {design_1_i/core_top_0/inst/u_core_reg/reg20[4]} {design_1_i/core_top_0/inst/u_core_reg/reg20[5]} {design_1_i/core_top_0/inst/u_core_reg/reg20[6]} {design_1_i/core_top_0/inst/u_core_reg/reg20[7]} {design_1_i/core_top_0/inst/u_core_reg/reg20[8]} {design_1_i/core_top_0/inst/u_core_reg/reg20[9]} {design_1_i/core_top_0/inst/u_core_reg/reg20[10]} {design_1_i/core_top_0/inst/u_core_reg/reg20[11]} {design_1_i/core_top_0/inst/u_core_reg/reg20[12]} {design_1_i/core_top_0/inst/u_core_reg/reg20[13]} {design_1_i/core_top_0/inst/u_core_reg/reg20[14]} {design_1_i/core_top_0/inst/u_core_reg/reg20[15]} {design_1_i/core_top_0/inst/u_core_reg/reg20[16]} {design_1_i/core_top_0/inst/u_core_reg/reg20[17]} {design_1_i/core_top_0/inst/u_core_reg/reg20[18]} {design_1_i/core_top_0/inst/u_core_reg/reg20[19]} {design_1_i/core_top_0/inst/u_core_reg/reg20[20]} {design_1_i/core_top_0/inst/u_core_reg/reg20[21]} {design_1_i/core_top_0/inst/u_core_reg/reg20[22]} {design_1_i/core_top_0/inst/u_core_reg/reg20[23]} {design_1_i/core_top_0/inst/u_core_reg/reg20[24]} {design_1_i/core_top_0/inst/u_core_reg/reg20[25]} {design_1_i/core_top_0/inst/u_core_reg/reg20[26]} {design_1_i/core_top_0/inst/u_core_reg/reg20[27]} {design_1_i/core_top_0/inst/u_core_reg/reg20[28]} {design_1_i/core_top_0/inst/u_core_reg/reg20[29]} {design_1_i/core_top_0/inst/u_core_reg/reg20[30]} {design_1_i/core_top_0/inst/u_core_reg/reg20[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg2[0]} {design_1_i/core_top_0/inst/u_core_reg/reg2[1]} {design_1_i/core_top_0/inst/u_core_reg/reg2[2]} {design_1_i/core_top_0/inst/u_core_reg/reg2[3]} {design_1_i/core_top_0/inst/u_core_reg/reg2[4]} {design_1_i/core_top_0/inst/u_core_reg/reg2[5]} {design_1_i/core_top_0/inst/u_core_reg/reg2[6]} {design_1_i/core_top_0/inst/u_core_reg/reg2[7]} {design_1_i/core_top_0/inst/u_core_reg/reg2[8]} {design_1_i/core_top_0/inst/u_core_reg/reg2[9]} {design_1_i/core_top_0/inst/u_core_reg/reg2[10]} {design_1_i/core_top_0/inst/u_core_reg/reg2[11]} {design_1_i/core_top_0/inst/u_core_reg/reg2[12]} {design_1_i/core_top_0/inst/u_core_reg/reg2[13]} {design_1_i/core_top_0/inst/u_core_reg/reg2[14]} {design_1_i/core_top_0/inst/u_core_reg/reg2[15]} {design_1_i/core_top_0/inst/u_core_reg/reg2[16]} {design_1_i/core_top_0/inst/u_core_reg/reg2[17]} {design_1_i/core_top_0/inst/u_core_reg/reg2[18]} {design_1_i/core_top_0/inst/u_core_reg/reg2[19]} {design_1_i/core_top_0/inst/u_core_reg/reg2[20]} {design_1_i/core_top_0/inst/u_core_reg/reg2[21]} {design_1_i/core_top_0/inst/u_core_reg/reg2[22]} {design_1_i/core_top_0/inst/u_core_reg/reg2[23]} {design_1_i/core_top_0/inst/u_core_reg/reg2[24]} {design_1_i/core_top_0/inst/u_core_reg/reg2[25]} {design_1_i/core_top_0/inst/u_core_reg/reg2[26]} {design_1_i/core_top_0/inst/u_core_reg/reg2[27]} {design_1_i/core_top_0/inst/u_core_reg/reg2[28]} {design_1_i/core_top_0/inst/u_core_reg/reg2[29]} {design_1_i/core_top_0/inst/u_core_reg/reg2[30]} {design_1_i/core_top_0/inst/u_core_reg/reg2[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg19[0]} {design_1_i/core_top_0/inst/u_core_reg/reg19[1]} {design_1_i/core_top_0/inst/u_core_reg/reg19[2]} {design_1_i/core_top_0/inst/u_core_reg/reg19[3]} {design_1_i/core_top_0/inst/u_core_reg/reg19[4]} {design_1_i/core_top_0/inst/u_core_reg/reg19[5]} {design_1_i/core_top_0/inst/u_core_reg/reg19[6]} {design_1_i/core_top_0/inst/u_core_reg/reg19[7]} {design_1_i/core_top_0/inst/u_core_reg/reg19[8]} {design_1_i/core_top_0/inst/u_core_reg/reg19[9]} {design_1_i/core_top_0/inst/u_core_reg/reg19[10]} {design_1_i/core_top_0/inst/u_core_reg/reg19[11]} {design_1_i/core_top_0/inst/u_core_reg/reg19[12]} {design_1_i/core_top_0/inst/u_core_reg/reg19[13]} {design_1_i/core_top_0/inst/u_core_reg/reg19[14]} {design_1_i/core_top_0/inst/u_core_reg/reg19[15]} {design_1_i/core_top_0/inst/u_core_reg/reg19[16]} {design_1_i/core_top_0/inst/u_core_reg/reg19[17]} {design_1_i/core_top_0/inst/u_core_reg/reg19[18]} {design_1_i/core_top_0/inst/u_core_reg/reg19[19]} {design_1_i/core_top_0/inst/u_core_reg/reg19[20]} {design_1_i/core_top_0/inst/u_core_reg/reg19[21]} {design_1_i/core_top_0/inst/u_core_reg/reg19[22]} {design_1_i/core_top_0/inst/u_core_reg/reg19[23]} {design_1_i/core_top_0/inst/u_core_reg/reg19[24]} {design_1_i/core_top_0/inst/u_core_reg/reg19[25]} {design_1_i/core_top_0/inst/u_core_reg/reg19[26]} {design_1_i/core_top_0/inst/u_core_reg/reg19[27]} {design_1_i/core_top_0/inst/u_core_reg/reg19[28]} {design_1_i/core_top_0/inst/u_core_reg/reg19[29]} {design_1_i/core_top_0/inst/u_core_reg/reg19[30]} {design_1_i/core_top_0/inst/u_core_reg/reg19[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg18[0]} {design_1_i/core_top_0/inst/u_core_reg/reg18[1]} {design_1_i/core_top_0/inst/u_core_reg/reg18[2]} {design_1_i/core_top_0/inst/u_core_reg/reg18[3]} {design_1_i/core_top_0/inst/u_core_reg/reg18[4]} {design_1_i/core_top_0/inst/u_core_reg/reg18[5]} {design_1_i/core_top_0/inst/u_core_reg/reg18[6]} {design_1_i/core_top_0/inst/u_core_reg/reg18[7]} {design_1_i/core_top_0/inst/u_core_reg/reg18[8]} {design_1_i/core_top_0/inst/u_core_reg/reg18[9]} {design_1_i/core_top_0/inst/u_core_reg/reg18[10]} {design_1_i/core_top_0/inst/u_core_reg/reg18[11]} {design_1_i/core_top_0/inst/u_core_reg/reg18[12]} {design_1_i/core_top_0/inst/u_core_reg/reg18[13]} {design_1_i/core_top_0/inst/u_core_reg/reg18[14]} {design_1_i/core_top_0/inst/u_core_reg/reg18[15]} {design_1_i/core_top_0/inst/u_core_reg/reg18[16]} {design_1_i/core_top_0/inst/u_core_reg/reg18[17]} {design_1_i/core_top_0/inst/u_core_reg/reg18[18]} {design_1_i/core_top_0/inst/u_core_reg/reg18[19]} {design_1_i/core_top_0/inst/u_core_reg/reg18[20]} {design_1_i/core_top_0/inst/u_core_reg/reg18[21]} {design_1_i/core_top_0/inst/u_core_reg/reg18[22]} {design_1_i/core_top_0/inst/u_core_reg/reg18[23]} {design_1_i/core_top_0/inst/u_core_reg/reg18[24]} {design_1_i/core_top_0/inst/u_core_reg/reg18[25]} {design_1_i/core_top_0/inst/u_core_reg/reg18[26]} {design_1_i/core_top_0/inst/u_core_reg/reg18[27]} {design_1_i/core_top_0/inst/u_core_reg/reg18[28]} {design_1_i/core_top_0/inst/u_core_reg/reg18[29]} {design_1_i/core_top_0/inst/u_core_reg/reg18[30]} {design_1_i/core_top_0/inst/u_core_reg/reg18[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg17[0]} {design_1_i/core_top_0/inst/u_core_reg/reg17[1]} {design_1_i/core_top_0/inst/u_core_reg/reg17[2]} {design_1_i/core_top_0/inst/u_core_reg/reg17[3]} {design_1_i/core_top_0/inst/u_core_reg/reg17[4]} {design_1_i/core_top_0/inst/u_core_reg/reg17[5]} {design_1_i/core_top_0/inst/u_core_reg/reg17[6]} {design_1_i/core_top_0/inst/u_core_reg/reg17[7]} {design_1_i/core_top_0/inst/u_core_reg/reg17[8]} {design_1_i/core_top_0/inst/u_core_reg/reg17[9]} {design_1_i/core_top_0/inst/u_core_reg/reg17[10]} {design_1_i/core_top_0/inst/u_core_reg/reg17[11]} {design_1_i/core_top_0/inst/u_core_reg/reg17[12]} {design_1_i/core_top_0/inst/u_core_reg/reg17[13]} {design_1_i/core_top_0/inst/u_core_reg/reg17[14]} {design_1_i/core_top_0/inst/u_core_reg/reg17[15]} {design_1_i/core_top_0/inst/u_core_reg/reg17[16]} {design_1_i/core_top_0/inst/u_core_reg/reg17[17]} {design_1_i/core_top_0/inst/u_core_reg/reg17[18]} {design_1_i/core_top_0/inst/u_core_reg/reg17[19]} {design_1_i/core_top_0/inst/u_core_reg/reg17[20]} {design_1_i/core_top_0/inst/u_core_reg/reg17[21]} {design_1_i/core_top_0/inst/u_core_reg/reg17[22]} {design_1_i/core_top_0/inst/u_core_reg/reg17[23]} {design_1_i/core_top_0/inst/u_core_reg/reg17[24]} {design_1_i/core_top_0/inst/u_core_reg/reg17[25]} {design_1_i/core_top_0/inst/u_core_reg/reg17[26]} {design_1_i/core_top_0/inst/u_core_reg/reg17[27]} {design_1_i/core_top_0/inst/u_core_reg/reg17[28]} {design_1_i/core_top_0/inst/u_core_reg/reg17[29]} {design_1_i/core_top_0/inst/u_core_reg/reg17[30]} {design_1_i/core_top_0/inst/u_core_reg/reg17[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 32 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg16[0]} {design_1_i/core_top_0/inst/u_core_reg/reg16[1]} {design_1_i/core_top_0/inst/u_core_reg/reg16[2]} {design_1_i/core_top_0/inst/u_core_reg/reg16[3]} {design_1_i/core_top_0/inst/u_core_reg/reg16[4]} {design_1_i/core_top_0/inst/u_core_reg/reg16[5]} {design_1_i/core_top_0/inst/u_core_reg/reg16[6]} {design_1_i/core_top_0/inst/u_core_reg/reg16[7]} {design_1_i/core_top_0/inst/u_core_reg/reg16[8]} {design_1_i/core_top_0/inst/u_core_reg/reg16[9]} {design_1_i/core_top_0/inst/u_core_reg/reg16[10]} {design_1_i/core_top_0/inst/u_core_reg/reg16[11]} {design_1_i/core_top_0/inst/u_core_reg/reg16[12]} {design_1_i/core_top_0/inst/u_core_reg/reg16[13]} {design_1_i/core_top_0/inst/u_core_reg/reg16[14]} {design_1_i/core_top_0/inst/u_core_reg/reg16[15]} {design_1_i/core_top_0/inst/u_core_reg/reg16[16]} {design_1_i/core_top_0/inst/u_core_reg/reg16[17]} {design_1_i/core_top_0/inst/u_core_reg/reg16[18]} {design_1_i/core_top_0/inst/u_core_reg/reg16[19]} {design_1_i/core_top_0/inst/u_core_reg/reg16[20]} {design_1_i/core_top_0/inst/u_core_reg/reg16[21]} {design_1_i/core_top_0/inst/u_core_reg/reg16[22]} {design_1_i/core_top_0/inst/u_core_reg/reg16[23]} {design_1_i/core_top_0/inst/u_core_reg/reg16[24]} {design_1_i/core_top_0/inst/u_core_reg/reg16[25]} {design_1_i/core_top_0/inst/u_core_reg/reg16[26]} {design_1_i/core_top_0/inst/u_core_reg/reg16[27]} {design_1_i/core_top_0/inst/u_core_reg/reg16[28]} {design_1_i/core_top_0/inst/u_core_reg/reg16[29]} {design_1_i/core_top_0/inst/u_core_reg/reg16[30]} {design_1_i/core_top_0/inst/u_core_reg/reg16[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 32 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg15[0]} {design_1_i/core_top_0/inst/u_core_reg/reg15[1]} {design_1_i/core_top_0/inst/u_core_reg/reg15[2]} {design_1_i/core_top_0/inst/u_core_reg/reg15[3]} {design_1_i/core_top_0/inst/u_core_reg/reg15[4]} {design_1_i/core_top_0/inst/u_core_reg/reg15[5]} {design_1_i/core_top_0/inst/u_core_reg/reg15[6]} {design_1_i/core_top_0/inst/u_core_reg/reg15[7]} {design_1_i/core_top_0/inst/u_core_reg/reg15[8]} {design_1_i/core_top_0/inst/u_core_reg/reg15[9]} {design_1_i/core_top_0/inst/u_core_reg/reg15[10]} {design_1_i/core_top_0/inst/u_core_reg/reg15[11]} {design_1_i/core_top_0/inst/u_core_reg/reg15[12]} {design_1_i/core_top_0/inst/u_core_reg/reg15[13]} {design_1_i/core_top_0/inst/u_core_reg/reg15[14]} {design_1_i/core_top_0/inst/u_core_reg/reg15[15]} {design_1_i/core_top_0/inst/u_core_reg/reg15[16]} {design_1_i/core_top_0/inst/u_core_reg/reg15[17]} {design_1_i/core_top_0/inst/u_core_reg/reg15[18]} {design_1_i/core_top_0/inst/u_core_reg/reg15[19]} {design_1_i/core_top_0/inst/u_core_reg/reg15[20]} {design_1_i/core_top_0/inst/u_core_reg/reg15[21]} {design_1_i/core_top_0/inst/u_core_reg/reg15[22]} {design_1_i/core_top_0/inst/u_core_reg/reg15[23]} {design_1_i/core_top_0/inst/u_core_reg/reg15[24]} {design_1_i/core_top_0/inst/u_core_reg/reg15[25]} {design_1_i/core_top_0/inst/u_core_reg/reg15[26]} {design_1_i/core_top_0/inst/u_core_reg/reg15[27]} {design_1_i/core_top_0/inst/u_core_reg/reg15[28]} {design_1_i/core_top_0/inst/u_core_reg/reg15[29]} {design_1_i/core_top_0/inst/u_core_reg/reg15[30]} {design_1_i/core_top_0/inst/u_core_reg/reg15[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg14[0]} {design_1_i/core_top_0/inst/u_core_reg/reg14[1]} {design_1_i/core_top_0/inst/u_core_reg/reg14[2]} {design_1_i/core_top_0/inst/u_core_reg/reg14[3]} {design_1_i/core_top_0/inst/u_core_reg/reg14[4]} {design_1_i/core_top_0/inst/u_core_reg/reg14[5]} {design_1_i/core_top_0/inst/u_core_reg/reg14[6]} {design_1_i/core_top_0/inst/u_core_reg/reg14[7]} {design_1_i/core_top_0/inst/u_core_reg/reg14[8]} {design_1_i/core_top_0/inst/u_core_reg/reg14[9]} {design_1_i/core_top_0/inst/u_core_reg/reg14[10]} {design_1_i/core_top_0/inst/u_core_reg/reg14[11]} {design_1_i/core_top_0/inst/u_core_reg/reg14[12]} {design_1_i/core_top_0/inst/u_core_reg/reg14[13]} {design_1_i/core_top_0/inst/u_core_reg/reg14[14]} {design_1_i/core_top_0/inst/u_core_reg/reg14[15]} {design_1_i/core_top_0/inst/u_core_reg/reg14[16]} {design_1_i/core_top_0/inst/u_core_reg/reg14[17]} {design_1_i/core_top_0/inst/u_core_reg/reg14[18]} {design_1_i/core_top_0/inst/u_core_reg/reg14[19]} {design_1_i/core_top_0/inst/u_core_reg/reg14[20]} {design_1_i/core_top_0/inst/u_core_reg/reg14[21]} {design_1_i/core_top_0/inst/u_core_reg/reg14[22]} {design_1_i/core_top_0/inst/u_core_reg/reg14[23]} {design_1_i/core_top_0/inst/u_core_reg/reg14[24]} {design_1_i/core_top_0/inst/u_core_reg/reg14[25]} {design_1_i/core_top_0/inst/u_core_reg/reg14[26]} {design_1_i/core_top_0/inst/u_core_reg/reg14[27]} {design_1_i/core_top_0/inst/u_core_reg/reg14[28]} {design_1_i/core_top_0/inst/u_core_reg/reg14[29]} {design_1_i/core_top_0/inst/u_core_reg/reg14[30]} {design_1_i/core_top_0/inst/u_core_reg/reg14[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg13[0]} {design_1_i/core_top_0/inst/u_core_reg/reg13[1]} {design_1_i/core_top_0/inst/u_core_reg/reg13[2]} {design_1_i/core_top_0/inst/u_core_reg/reg13[3]} {design_1_i/core_top_0/inst/u_core_reg/reg13[4]} {design_1_i/core_top_0/inst/u_core_reg/reg13[5]} {design_1_i/core_top_0/inst/u_core_reg/reg13[6]} {design_1_i/core_top_0/inst/u_core_reg/reg13[7]} {design_1_i/core_top_0/inst/u_core_reg/reg13[8]} {design_1_i/core_top_0/inst/u_core_reg/reg13[9]} {design_1_i/core_top_0/inst/u_core_reg/reg13[10]} {design_1_i/core_top_0/inst/u_core_reg/reg13[11]} {design_1_i/core_top_0/inst/u_core_reg/reg13[12]} {design_1_i/core_top_0/inst/u_core_reg/reg13[13]} {design_1_i/core_top_0/inst/u_core_reg/reg13[14]} {design_1_i/core_top_0/inst/u_core_reg/reg13[15]} {design_1_i/core_top_0/inst/u_core_reg/reg13[16]} {design_1_i/core_top_0/inst/u_core_reg/reg13[17]} {design_1_i/core_top_0/inst/u_core_reg/reg13[18]} {design_1_i/core_top_0/inst/u_core_reg/reg13[19]} {design_1_i/core_top_0/inst/u_core_reg/reg13[20]} {design_1_i/core_top_0/inst/u_core_reg/reg13[21]} {design_1_i/core_top_0/inst/u_core_reg/reg13[22]} {design_1_i/core_top_0/inst/u_core_reg/reg13[23]} {design_1_i/core_top_0/inst/u_core_reg/reg13[24]} {design_1_i/core_top_0/inst/u_core_reg/reg13[25]} {design_1_i/core_top_0/inst/u_core_reg/reg13[26]} {design_1_i/core_top_0/inst/u_core_reg/reg13[27]} {design_1_i/core_top_0/inst/u_core_reg/reg13[28]} {design_1_i/core_top_0/inst/u_core_reg/reg13[29]} {design_1_i/core_top_0/inst/u_core_reg/reg13[30]} {design_1_i/core_top_0/inst/u_core_reg/reg13[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 32 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg12[0]} {design_1_i/core_top_0/inst/u_core_reg/reg12[1]} {design_1_i/core_top_0/inst/u_core_reg/reg12[2]} {design_1_i/core_top_0/inst/u_core_reg/reg12[3]} {design_1_i/core_top_0/inst/u_core_reg/reg12[4]} {design_1_i/core_top_0/inst/u_core_reg/reg12[5]} {design_1_i/core_top_0/inst/u_core_reg/reg12[6]} {design_1_i/core_top_0/inst/u_core_reg/reg12[7]} {design_1_i/core_top_0/inst/u_core_reg/reg12[8]} {design_1_i/core_top_0/inst/u_core_reg/reg12[9]} {design_1_i/core_top_0/inst/u_core_reg/reg12[10]} {design_1_i/core_top_0/inst/u_core_reg/reg12[11]} {design_1_i/core_top_0/inst/u_core_reg/reg12[12]} {design_1_i/core_top_0/inst/u_core_reg/reg12[13]} {design_1_i/core_top_0/inst/u_core_reg/reg12[14]} {design_1_i/core_top_0/inst/u_core_reg/reg12[15]} {design_1_i/core_top_0/inst/u_core_reg/reg12[16]} {design_1_i/core_top_0/inst/u_core_reg/reg12[17]} {design_1_i/core_top_0/inst/u_core_reg/reg12[18]} {design_1_i/core_top_0/inst/u_core_reg/reg12[19]} {design_1_i/core_top_0/inst/u_core_reg/reg12[20]} {design_1_i/core_top_0/inst/u_core_reg/reg12[21]} {design_1_i/core_top_0/inst/u_core_reg/reg12[22]} {design_1_i/core_top_0/inst/u_core_reg/reg12[23]} {design_1_i/core_top_0/inst/u_core_reg/reg12[24]} {design_1_i/core_top_0/inst/u_core_reg/reg12[25]} {design_1_i/core_top_0/inst/u_core_reg/reg12[26]} {design_1_i/core_top_0/inst/u_core_reg/reg12[27]} {design_1_i/core_top_0/inst/u_core_reg/reg12[28]} {design_1_i/core_top_0/inst/u_core_reg/reg12[29]} {design_1_i/core_top_0/inst/u_core_reg/reg12[30]} {design_1_i/core_top_0/inst/u_core_reg/reg12[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 32 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg11[0]} {design_1_i/core_top_0/inst/u_core_reg/reg11[1]} {design_1_i/core_top_0/inst/u_core_reg/reg11[2]} {design_1_i/core_top_0/inst/u_core_reg/reg11[3]} {design_1_i/core_top_0/inst/u_core_reg/reg11[4]} {design_1_i/core_top_0/inst/u_core_reg/reg11[5]} {design_1_i/core_top_0/inst/u_core_reg/reg11[6]} {design_1_i/core_top_0/inst/u_core_reg/reg11[7]} {design_1_i/core_top_0/inst/u_core_reg/reg11[8]} {design_1_i/core_top_0/inst/u_core_reg/reg11[9]} {design_1_i/core_top_0/inst/u_core_reg/reg11[10]} {design_1_i/core_top_0/inst/u_core_reg/reg11[11]} {design_1_i/core_top_0/inst/u_core_reg/reg11[12]} {design_1_i/core_top_0/inst/u_core_reg/reg11[13]} {design_1_i/core_top_0/inst/u_core_reg/reg11[14]} {design_1_i/core_top_0/inst/u_core_reg/reg11[15]} {design_1_i/core_top_0/inst/u_core_reg/reg11[16]} {design_1_i/core_top_0/inst/u_core_reg/reg11[17]} {design_1_i/core_top_0/inst/u_core_reg/reg11[18]} {design_1_i/core_top_0/inst/u_core_reg/reg11[19]} {design_1_i/core_top_0/inst/u_core_reg/reg11[20]} {design_1_i/core_top_0/inst/u_core_reg/reg11[21]} {design_1_i/core_top_0/inst/u_core_reg/reg11[22]} {design_1_i/core_top_0/inst/u_core_reg/reg11[23]} {design_1_i/core_top_0/inst/u_core_reg/reg11[24]} {design_1_i/core_top_0/inst/u_core_reg/reg11[25]} {design_1_i/core_top_0/inst/u_core_reg/reg11[26]} {design_1_i/core_top_0/inst/u_core_reg/reg11[27]} {design_1_i/core_top_0/inst/u_core_reg/reg11[28]} {design_1_i/core_top_0/inst/u_core_reg/reg11[29]} {design_1_i/core_top_0/inst/u_core_reg/reg11[30]} {design_1_i/core_top_0/inst/u_core_reg/reg11[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 32 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg10[0]} {design_1_i/core_top_0/inst/u_core_reg/reg10[1]} {design_1_i/core_top_0/inst/u_core_reg/reg10[2]} {design_1_i/core_top_0/inst/u_core_reg/reg10[3]} {design_1_i/core_top_0/inst/u_core_reg/reg10[4]} {design_1_i/core_top_0/inst/u_core_reg/reg10[5]} {design_1_i/core_top_0/inst/u_core_reg/reg10[6]} {design_1_i/core_top_0/inst/u_core_reg/reg10[7]} {design_1_i/core_top_0/inst/u_core_reg/reg10[8]} {design_1_i/core_top_0/inst/u_core_reg/reg10[9]} {design_1_i/core_top_0/inst/u_core_reg/reg10[10]} {design_1_i/core_top_0/inst/u_core_reg/reg10[11]} {design_1_i/core_top_0/inst/u_core_reg/reg10[12]} {design_1_i/core_top_0/inst/u_core_reg/reg10[13]} {design_1_i/core_top_0/inst/u_core_reg/reg10[14]} {design_1_i/core_top_0/inst/u_core_reg/reg10[15]} {design_1_i/core_top_0/inst/u_core_reg/reg10[16]} {design_1_i/core_top_0/inst/u_core_reg/reg10[17]} {design_1_i/core_top_0/inst/u_core_reg/reg10[18]} {design_1_i/core_top_0/inst/u_core_reg/reg10[19]} {design_1_i/core_top_0/inst/u_core_reg/reg10[20]} {design_1_i/core_top_0/inst/u_core_reg/reg10[21]} {design_1_i/core_top_0/inst/u_core_reg/reg10[22]} {design_1_i/core_top_0/inst/u_core_reg/reg10[23]} {design_1_i/core_top_0/inst/u_core_reg/reg10[24]} {design_1_i/core_top_0/inst/u_core_reg/reg10[25]} {design_1_i/core_top_0/inst/u_core_reg/reg10[26]} {design_1_i/core_top_0/inst/u_core_reg/reg10[27]} {design_1_i/core_top_0/inst/u_core_reg/reg10[28]} {design_1_i/core_top_0/inst/u_core_reg/reg10[29]} {design_1_i/core_top_0/inst/u_core_reg/reg10[30]} {design_1_i/core_top_0/inst/u_core_reg/reg10[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 32 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg1[0]} {design_1_i/core_top_0/inst/u_core_reg/reg1[1]} {design_1_i/core_top_0/inst/u_core_reg/reg1[2]} {design_1_i/core_top_0/inst/u_core_reg/reg1[3]} {design_1_i/core_top_0/inst/u_core_reg/reg1[4]} {design_1_i/core_top_0/inst/u_core_reg/reg1[5]} {design_1_i/core_top_0/inst/u_core_reg/reg1[6]} {design_1_i/core_top_0/inst/u_core_reg/reg1[7]} {design_1_i/core_top_0/inst/u_core_reg/reg1[8]} {design_1_i/core_top_0/inst/u_core_reg/reg1[9]} {design_1_i/core_top_0/inst/u_core_reg/reg1[10]} {design_1_i/core_top_0/inst/u_core_reg/reg1[11]} {design_1_i/core_top_0/inst/u_core_reg/reg1[12]} {design_1_i/core_top_0/inst/u_core_reg/reg1[13]} {design_1_i/core_top_0/inst/u_core_reg/reg1[14]} {design_1_i/core_top_0/inst/u_core_reg/reg1[15]} {design_1_i/core_top_0/inst/u_core_reg/reg1[16]} {design_1_i/core_top_0/inst/u_core_reg/reg1[17]} {design_1_i/core_top_0/inst/u_core_reg/reg1[18]} {design_1_i/core_top_0/inst/u_core_reg/reg1[19]} {design_1_i/core_top_0/inst/u_core_reg/reg1[20]} {design_1_i/core_top_0/inst/u_core_reg/reg1[21]} {design_1_i/core_top_0/inst/u_core_reg/reg1[22]} {design_1_i/core_top_0/inst/u_core_reg/reg1[23]} {design_1_i/core_top_0/inst/u_core_reg/reg1[24]} {design_1_i/core_top_0/inst/u_core_reg/reg1[25]} {design_1_i/core_top_0/inst/u_core_reg/reg1[26]} {design_1_i/core_top_0/inst/u_core_reg/reg1[27]} {design_1_i/core_top_0/inst/u_core_reg/reg1[28]} {design_1_i/core_top_0/inst/u_core_reg/reg1[29]} {design_1_i/core_top_0/inst/u_core_reg/reg1[30]} {design_1_i/core_top_0/inst/u_core_reg/reg1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 32 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg9[0]} {design_1_i/core_top_0/inst/u_core_reg/freg9[1]} {design_1_i/core_top_0/inst/u_core_reg/freg9[2]} {design_1_i/core_top_0/inst/u_core_reg/freg9[3]} {design_1_i/core_top_0/inst/u_core_reg/freg9[4]} {design_1_i/core_top_0/inst/u_core_reg/freg9[5]} {design_1_i/core_top_0/inst/u_core_reg/freg9[6]} {design_1_i/core_top_0/inst/u_core_reg/freg9[7]} {design_1_i/core_top_0/inst/u_core_reg/freg9[8]} {design_1_i/core_top_0/inst/u_core_reg/freg9[9]} {design_1_i/core_top_0/inst/u_core_reg/freg9[10]} {design_1_i/core_top_0/inst/u_core_reg/freg9[11]} {design_1_i/core_top_0/inst/u_core_reg/freg9[12]} {design_1_i/core_top_0/inst/u_core_reg/freg9[13]} {design_1_i/core_top_0/inst/u_core_reg/freg9[14]} {design_1_i/core_top_0/inst/u_core_reg/freg9[15]} {design_1_i/core_top_0/inst/u_core_reg/freg9[16]} {design_1_i/core_top_0/inst/u_core_reg/freg9[17]} {design_1_i/core_top_0/inst/u_core_reg/freg9[18]} {design_1_i/core_top_0/inst/u_core_reg/freg9[19]} {design_1_i/core_top_0/inst/u_core_reg/freg9[20]} {design_1_i/core_top_0/inst/u_core_reg/freg9[21]} {design_1_i/core_top_0/inst/u_core_reg/freg9[22]} {design_1_i/core_top_0/inst/u_core_reg/freg9[23]} {design_1_i/core_top_0/inst/u_core_reg/freg9[24]} {design_1_i/core_top_0/inst/u_core_reg/freg9[25]} {design_1_i/core_top_0/inst/u_core_reg/freg9[26]} {design_1_i/core_top_0/inst/u_core_reg/freg9[27]} {design_1_i/core_top_0/inst/u_core_reg/freg9[28]} {design_1_i/core_top_0/inst/u_core_reg/freg9[29]} {design_1_i/core_top_0/inst/u_core_reg/freg9[30]} {design_1_i/core_top_0/inst/u_core_reg/freg9[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 32 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg8[0]} {design_1_i/core_top_0/inst/u_core_reg/freg8[1]} {design_1_i/core_top_0/inst/u_core_reg/freg8[2]} {design_1_i/core_top_0/inst/u_core_reg/freg8[3]} {design_1_i/core_top_0/inst/u_core_reg/freg8[4]} {design_1_i/core_top_0/inst/u_core_reg/freg8[5]} {design_1_i/core_top_0/inst/u_core_reg/freg8[6]} {design_1_i/core_top_0/inst/u_core_reg/freg8[7]} {design_1_i/core_top_0/inst/u_core_reg/freg8[8]} {design_1_i/core_top_0/inst/u_core_reg/freg8[9]} {design_1_i/core_top_0/inst/u_core_reg/freg8[10]} {design_1_i/core_top_0/inst/u_core_reg/freg8[11]} {design_1_i/core_top_0/inst/u_core_reg/freg8[12]} {design_1_i/core_top_0/inst/u_core_reg/freg8[13]} {design_1_i/core_top_0/inst/u_core_reg/freg8[14]} {design_1_i/core_top_0/inst/u_core_reg/freg8[15]} {design_1_i/core_top_0/inst/u_core_reg/freg8[16]} {design_1_i/core_top_0/inst/u_core_reg/freg8[17]} {design_1_i/core_top_0/inst/u_core_reg/freg8[18]} {design_1_i/core_top_0/inst/u_core_reg/freg8[19]} {design_1_i/core_top_0/inst/u_core_reg/freg8[20]} {design_1_i/core_top_0/inst/u_core_reg/freg8[21]} {design_1_i/core_top_0/inst/u_core_reg/freg8[22]} {design_1_i/core_top_0/inst/u_core_reg/freg8[23]} {design_1_i/core_top_0/inst/u_core_reg/freg8[24]} {design_1_i/core_top_0/inst/u_core_reg/freg8[25]} {design_1_i/core_top_0/inst/u_core_reg/freg8[26]} {design_1_i/core_top_0/inst/u_core_reg/freg8[27]} {design_1_i/core_top_0/inst/u_core_reg/freg8[28]} {design_1_i/core_top_0/inst/u_core_reg/freg8[29]} {design_1_i/core_top_0/inst/u_core_reg/freg8[30]} {design_1_i/core_top_0/inst/u_core_reg/freg8[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 32 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg7[0]} {design_1_i/core_top_0/inst/u_core_reg/freg7[1]} {design_1_i/core_top_0/inst/u_core_reg/freg7[2]} {design_1_i/core_top_0/inst/u_core_reg/freg7[3]} {design_1_i/core_top_0/inst/u_core_reg/freg7[4]} {design_1_i/core_top_0/inst/u_core_reg/freg7[5]} {design_1_i/core_top_0/inst/u_core_reg/freg7[6]} {design_1_i/core_top_0/inst/u_core_reg/freg7[7]} {design_1_i/core_top_0/inst/u_core_reg/freg7[8]} {design_1_i/core_top_0/inst/u_core_reg/freg7[9]} {design_1_i/core_top_0/inst/u_core_reg/freg7[10]} {design_1_i/core_top_0/inst/u_core_reg/freg7[11]} {design_1_i/core_top_0/inst/u_core_reg/freg7[12]} {design_1_i/core_top_0/inst/u_core_reg/freg7[13]} {design_1_i/core_top_0/inst/u_core_reg/freg7[14]} {design_1_i/core_top_0/inst/u_core_reg/freg7[15]} {design_1_i/core_top_0/inst/u_core_reg/freg7[16]} {design_1_i/core_top_0/inst/u_core_reg/freg7[17]} {design_1_i/core_top_0/inst/u_core_reg/freg7[18]} {design_1_i/core_top_0/inst/u_core_reg/freg7[19]} {design_1_i/core_top_0/inst/u_core_reg/freg7[20]} {design_1_i/core_top_0/inst/u_core_reg/freg7[21]} {design_1_i/core_top_0/inst/u_core_reg/freg7[22]} {design_1_i/core_top_0/inst/u_core_reg/freg7[23]} {design_1_i/core_top_0/inst/u_core_reg/freg7[24]} {design_1_i/core_top_0/inst/u_core_reg/freg7[25]} {design_1_i/core_top_0/inst/u_core_reg/freg7[26]} {design_1_i/core_top_0/inst/u_core_reg/freg7[27]} {design_1_i/core_top_0/inst/u_core_reg/freg7[28]} {design_1_i/core_top_0/inst/u_core_reg/freg7[29]} {design_1_i/core_top_0/inst/u_core_reg/freg7[30]} {design_1_i/core_top_0/inst/u_core_reg/freg7[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 32 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg6[0]} {design_1_i/core_top_0/inst/u_core_reg/freg6[1]} {design_1_i/core_top_0/inst/u_core_reg/freg6[2]} {design_1_i/core_top_0/inst/u_core_reg/freg6[3]} {design_1_i/core_top_0/inst/u_core_reg/freg6[4]} {design_1_i/core_top_0/inst/u_core_reg/freg6[5]} {design_1_i/core_top_0/inst/u_core_reg/freg6[6]} {design_1_i/core_top_0/inst/u_core_reg/freg6[7]} {design_1_i/core_top_0/inst/u_core_reg/freg6[8]} {design_1_i/core_top_0/inst/u_core_reg/freg6[9]} {design_1_i/core_top_0/inst/u_core_reg/freg6[10]} {design_1_i/core_top_0/inst/u_core_reg/freg6[11]} {design_1_i/core_top_0/inst/u_core_reg/freg6[12]} {design_1_i/core_top_0/inst/u_core_reg/freg6[13]} {design_1_i/core_top_0/inst/u_core_reg/freg6[14]} {design_1_i/core_top_0/inst/u_core_reg/freg6[15]} {design_1_i/core_top_0/inst/u_core_reg/freg6[16]} {design_1_i/core_top_0/inst/u_core_reg/freg6[17]} {design_1_i/core_top_0/inst/u_core_reg/freg6[18]} {design_1_i/core_top_0/inst/u_core_reg/freg6[19]} {design_1_i/core_top_0/inst/u_core_reg/freg6[20]} {design_1_i/core_top_0/inst/u_core_reg/freg6[21]} {design_1_i/core_top_0/inst/u_core_reg/freg6[22]} {design_1_i/core_top_0/inst/u_core_reg/freg6[23]} {design_1_i/core_top_0/inst/u_core_reg/freg6[24]} {design_1_i/core_top_0/inst/u_core_reg/freg6[25]} {design_1_i/core_top_0/inst/u_core_reg/freg6[26]} {design_1_i/core_top_0/inst/u_core_reg/freg6[27]} {design_1_i/core_top_0/inst/u_core_reg/freg6[28]} {design_1_i/core_top_0/inst/u_core_reg/freg6[29]} {design_1_i/core_top_0/inst/u_core_reg/freg6[30]} {design_1_i/core_top_0/inst/u_core_reg/freg6[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 32 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg5[0]} {design_1_i/core_top_0/inst/u_core_reg/freg5[1]} {design_1_i/core_top_0/inst/u_core_reg/freg5[2]} {design_1_i/core_top_0/inst/u_core_reg/freg5[3]} {design_1_i/core_top_0/inst/u_core_reg/freg5[4]} {design_1_i/core_top_0/inst/u_core_reg/freg5[5]} {design_1_i/core_top_0/inst/u_core_reg/freg5[6]} {design_1_i/core_top_0/inst/u_core_reg/freg5[7]} {design_1_i/core_top_0/inst/u_core_reg/freg5[8]} {design_1_i/core_top_0/inst/u_core_reg/freg5[9]} {design_1_i/core_top_0/inst/u_core_reg/freg5[10]} {design_1_i/core_top_0/inst/u_core_reg/freg5[11]} {design_1_i/core_top_0/inst/u_core_reg/freg5[12]} {design_1_i/core_top_0/inst/u_core_reg/freg5[13]} {design_1_i/core_top_0/inst/u_core_reg/freg5[14]} {design_1_i/core_top_0/inst/u_core_reg/freg5[15]} {design_1_i/core_top_0/inst/u_core_reg/freg5[16]} {design_1_i/core_top_0/inst/u_core_reg/freg5[17]} {design_1_i/core_top_0/inst/u_core_reg/freg5[18]} {design_1_i/core_top_0/inst/u_core_reg/freg5[19]} {design_1_i/core_top_0/inst/u_core_reg/freg5[20]} {design_1_i/core_top_0/inst/u_core_reg/freg5[21]} {design_1_i/core_top_0/inst/u_core_reg/freg5[22]} {design_1_i/core_top_0/inst/u_core_reg/freg5[23]} {design_1_i/core_top_0/inst/u_core_reg/freg5[24]} {design_1_i/core_top_0/inst/u_core_reg/freg5[25]} {design_1_i/core_top_0/inst/u_core_reg/freg5[26]} {design_1_i/core_top_0/inst/u_core_reg/freg5[27]} {design_1_i/core_top_0/inst/u_core_reg/freg5[28]} {design_1_i/core_top_0/inst/u_core_reg/freg5[29]} {design_1_i/core_top_0/inst/u_core_reg/freg5[30]} {design_1_i/core_top_0/inst/u_core_reg/freg5[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 32 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg4[0]} {design_1_i/core_top_0/inst/u_core_reg/freg4[1]} {design_1_i/core_top_0/inst/u_core_reg/freg4[2]} {design_1_i/core_top_0/inst/u_core_reg/freg4[3]} {design_1_i/core_top_0/inst/u_core_reg/freg4[4]} {design_1_i/core_top_0/inst/u_core_reg/freg4[5]} {design_1_i/core_top_0/inst/u_core_reg/freg4[6]} {design_1_i/core_top_0/inst/u_core_reg/freg4[7]} {design_1_i/core_top_0/inst/u_core_reg/freg4[8]} {design_1_i/core_top_0/inst/u_core_reg/freg4[9]} {design_1_i/core_top_0/inst/u_core_reg/freg4[10]} {design_1_i/core_top_0/inst/u_core_reg/freg4[11]} {design_1_i/core_top_0/inst/u_core_reg/freg4[12]} {design_1_i/core_top_0/inst/u_core_reg/freg4[13]} {design_1_i/core_top_0/inst/u_core_reg/freg4[14]} {design_1_i/core_top_0/inst/u_core_reg/freg4[15]} {design_1_i/core_top_0/inst/u_core_reg/freg4[16]} {design_1_i/core_top_0/inst/u_core_reg/freg4[17]} {design_1_i/core_top_0/inst/u_core_reg/freg4[18]} {design_1_i/core_top_0/inst/u_core_reg/freg4[19]} {design_1_i/core_top_0/inst/u_core_reg/freg4[20]} {design_1_i/core_top_0/inst/u_core_reg/freg4[21]} {design_1_i/core_top_0/inst/u_core_reg/freg4[22]} {design_1_i/core_top_0/inst/u_core_reg/freg4[23]} {design_1_i/core_top_0/inst/u_core_reg/freg4[24]} {design_1_i/core_top_0/inst/u_core_reg/freg4[25]} {design_1_i/core_top_0/inst/u_core_reg/freg4[26]} {design_1_i/core_top_0/inst/u_core_reg/freg4[27]} {design_1_i/core_top_0/inst/u_core_reg/freg4[28]} {design_1_i/core_top_0/inst/u_core_reg/freg4[29]} {design_1_i/core_top_0/inst/u_core_reg/freg4[30]} {design_1_i/core_top_0/inst/u_core_reg/freg4[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 32 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg31[0]} {design_1_i/core_top_0/inst/u_core_reg/freg31[1]} {design_1_i/core_top_0/inst/u_core_reg/freg31[2]} {design_1_i/core_top_0/inst/u_core_reg/freg31[3]} {design_1_i/core_top_0/inst/u_core_reg/freg31[4]} {design_1_i/core_top_0/inst/u_core_reg/freg31[5]} {design_1_i/core_top_0/inst/u_core_reg/freg31[6]} {design_1_i/core_top_0/inst/u_core_reg/freg31[7]} {design_1_i/core_top_0/inst/u_core_reg/freg31[8]} {design_1_i/core_top_0/inst/u_core_reg/freg31[9]} {design_1_i/core_top_0/inst/u_core_reg/freg31[10]} {design_1_i/core_top_0/inst/u_core_reg/freg31[11]} {design_1_i/core_top_0/inst/u_core_reg/freg31[12]} {design_1_i/core_top_0/inst/u_core_reg/freg31[13]} {design_1_i/core_top_0/inst/u_core_reg/freg31[14]} {design_1_i/core_top_0/inst/u_core_reg/freg31[15]} {design_1_i/core_top_0/inst/u_core_reg/freg31[16]} {design_1_i/core_top_0/inst/u_core_reg/freg31[17]} {design_1_i/core_top_0/inst/u_core_reg/freg31[18]} {design_1_i/core_top_0/inst/u_core_reg/freg31[19]} {design_1_i/core_top_0/inst/u_core_reg/freg31[20]} {design_1_i/core_top_0/inst/u_core_reg/freg31[21]} {design_1_i/core_top_0/inst/u_core_reg/freg31[22]} {design_1_i/core_top_0/inst/u_core_reg/freg31[23]} {design_1_i/core_top_0/inst/u_core_reg/freg31[24]} {design_1_i/core_top_0/inst/u_core_reg/freg31[25]} {design_1_i/core_top_0/inst/u_core_reg/freg31[26]} {design_1_i/core_top_0/inst/u_core_reg/freg31[27]} {design_1_i/core_top_0/inst/u_core_reg/freg31[28]} {design_1_i/core_top_0/inst/u_core_reg/freg31[29]} {design_1_i/core_top_0/inst/u_core_reg/freg31[30]} {design_1_i/core_top_0/inst/u_core_reg/freg31[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 32 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg30[0]} {design_1_i/core_top_0/inst/u_core_reg/freg30[1]} {design_1_i/core_top_0/inst/u_core_reg/freg30[2]} {design_1_i/core_top_0/inst/u_core_reg/freg30[3]} {design_1_i/core_top_0/inst/u_core_reg/freg30[4]} {design_1_i/core_top_0/inst/u_core_reg/freg30[5]} {design_1_i/core_top_0/inst/u_core_reg/freg30[6]} {design_1_i/core_top_0/inst/u_core_reg/freg30[7]} {design_1_i/core_top_0/inst/u_core_reg/freg30[8]} {design_1_i/core_top_0/inst/u_core_reg/freg30[9]} {design_1_i/core_top_0/inst/u_core_reg/freg30[10]} {design_1_i/core_top_0/inst/u_core_reg/freg30[11]} {design_1_i/core_top_0/inst/u_core_reg/freg30[12]} {design_1_i/core_top_0/inst/u_core_reg/freg30[13]} {design_1_i/core_top_0/inst/u_core_reg/freg30[14]} {design_1_i/core_top_0/inst/u_core_reg/freg30[15]} {design_1_i/core_top_0/inst/u_core_reg/freg30[16]} {design_1_i/core_top_0/inst/u_core_reg/freg30[17]} {design_1_i/core_top_0/inst/u_core_reg/freg30[18]} {design_1_i/core_top_0/inst/u_core_reg/freg30[19]} {design_1_i/core_top_0/inst/u_core_reg/freg30[20]} {design_1_i/core_top_0/inst/u_core_reg/freg30[21]} {design_1_i/core_top_0/inst/u_core_reg/freg30[22]} {design_1_i/core_top_0/inst/u_core_reg/freg30[23]} {design_1_i/core_top_0/inst/u_core_reg/freg30[24]} {design_1_i/core_top_0/inst/u_core_reg/freg30[25]} {design_1_i/core_top_0/inst/u_core_reg/freg30[26]} {design_1_i/core_top_0/inst/u_core_reg/freg30[27]} {design_1_i/core_top_0/inst/u_core_reg/freg30[28]} {design_1_i/core_top_0/inst/u_core_reg/freg30[29]} {design_1_i/core_top_0/inst/u_core_reg/freg30[30]} {design_1_i/core_top_0/inst/u_core_reg/freg30[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 32 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg3[0]} {design_1_i/core_top_0/inst/u_core_reg/freg3[1]} {design_1_i/core_top_0/inst/u_core_reg/freg3[2]} {design_1_i/core_top_0/inst/u_core_reg/freg3[3]} {design_1_i/core_top_0/inst/u_core_reg/freg3[4]} {design_1_i/core_top_0/inst/u_core_reg/freg3[5]} {design_1_i/core_top_0/inst/u_core_reg/freg3[6]} {design_1_i/core_top_0/inst/u_core_reg/freg3[7]} {design_1_i/core_top_0/inst/u_core_reg/freg3[8]} {design_1_i/core_top_0/inst/u_core_reg/freg3[9]} {design_1_i/core_top_0/inst/u_core_reg/freg3[10]} {design_1_i/core_top_0/inst/u_core_reg/freg3[11]} {design_1_i/core_top_0/inst/u_core_reg/freg3[12]} {design_1_i/core_top_0/inst/u_core_reg/freg3[13]} {design_1_i/core_top_0/inst/u_core_reg/freg3[14]} {design_1_i/core_top_0/inst/u_core_reg/freg3[15]} {design_1_i/core_top_0/inst/u_core_reg/freg3[16]} {design_1_i/core_top_0/inst/u_core_reg/freg3[17]} {design_1_i/core_top_0/inst/u_core_reg/freg3[18]} {design_1_i/core_top_0/inst/u_core_reg/freg3[19]} {design_1_i/core_top_0/inst/u_core_reg/freg3[20]} {design_1_i/core_top_0/inst/u_core_reg/freg3[21]} {design_1_i/core_top_0/inst/u_core_reg/freg3[22]} {design_1_i/core_top_0/inst/u_core_reg/freg3[23]} {design_1_i/core_top_0/inst/u_core_reg/freg3[24]} {design_1_i/core_top_0/inst/u_core_reg/freg3[25]} {design_1_i/core_top_0/inst/u_core_reg/freg3[26]} {design_1_i/core_top_0/inst/u_core_reg/freg3[27]} {design_1_i/core_top_0/inst/u_core_reg/freg3[28]} {design_1_i/core_top_0/inst/u_core_reg/freg3[29]} {design_1_i/core_top_0/inst/u_core_reg/freg3[30]} {design_1_i/core_top_0/inst/u_core_reg/freg3[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 32 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg29[0]} {design_1_i/core_top_0/inst/u_core_reg/freg29[1]} {design_1_i/core_top_0/inst/u_core_reg/freg29[2]} {design_1_i/core_top_0/inst/u_core_reg/freg29[3]} {design_1_i/core_top_0/inst/u_core_reg/freg29[4]} {design_1_i/core_top_0/inst/u_core_reg/freg29[5]} {design_1_i/core_top_0/inst/u_core_reg/freg29[6]} {design_1_i/core_top_0/inst/u_core_reg/freg29[7]} {design_1_i/core_top_0/inst/u_core_reg/freg29[8]} {design_1_i/core_top_0/inst/u_core_reg/freg29[9]} {design_1_i/core_top_0/inst/u_core_reg/freg29[10]} {design_1_i/core_top_0/inst/u_core_reg/freg29[11]} {design_1_i/core_top_0/inst/u_core_reg/freg29[12]} {design_1_i/core_top_0/inst/u_core_reg/freg29[13]} {design_1_i/core_top_0/inst/u_core_reg/freg29[14]} {design_1_i/core_top_0/inst/u_core_reg/freg29[15]} {design_1_i/core_top_0/inst/u_core_reg/freg29[16]} {design_1_i/core_top_0/inst/u_core_reg/freg29[17]} {design_1_i/core_top_0/inst/u_core_reg/freg29[18]} {design_1_i/core_top_0/inst/u_core_reg/freg29[19]} {design_1_i/core_top_0/inst/u_core_reg/freg29[20]} {design_1_i/core_top_0/inst/u_core_reg/freg29[21]} {design_1_i/core_top_0/inst/u_core_reg/freg29[22]} {design_1_i/core_top_0/inst/u_core_reg/freg29[23]} {design_1_i/core_top_0/inst/u_core_reg/freg29[24]} {design_1_i/core_top_0/inst/u_core_reg/freg29[25]} {design_1_i/core_top_0/inst/u_core_reg/freg29[26]} {design_1_i/core_top_0/inst/u_core_reg/freg29[27]} {design_1_i/core_top_0/inst/u_core_reg/freg29[28]} {design_1_i/core_top_0/inst/u_core_reg/freg29[29]} {design_1_i/core_top_0/inst/u_core_reg/freg29[30]} {design_1_i/core_top_0/inst/u_core_reg/freg29[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 32 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg28[0]} {design_1_i/core_top_0/inst/u_core_reg/freg28[1]} {design_1_i/core_top_0/inst/u_core_reg/freg28[2]} {design_1_i/core_top_0/inst/u_core_reg/freg28[3]} {design_1_i/core_top_0/inst/u_core_reg/freg28[4]} {design_1_i/core_top_0/inst/u_core_reg/freg28[5]} {design_1_i/core_top_0/inst/u_core_reg/freg28[6]} {design_1_i/core_top_0/inst/u_core_reg/freg28[7]} {design_1_i/core_top_0/inst/u_core_reg/freg28[8]} {design_1_i/core_top_0/inst/u_core_reg/freg28[9]} {design_1_i/core_top_0/inst/u_core_reg/freg28[10]} {design_1_i/core_top_0/inst/u_core_reg/freg28[11]} {design_1_i/core_top_0/inst/u_core_reg/freg28[12]} {design_1_i/core_top_0/inst/u_core_reg/freg28[13]} {design_1_i/core_top_0/inst/u_core_reg/freg28[14]} {design_1_i/core_top_0/inst/u_core_reg/freg28[15]} {design_1_i/core_top_0/inst/u_core_reg/freg28[16]} {design_1_i/core_top_0/inst/u_core_reg/freg28[17]} {design_1_i/core_top_0/inst/u_core_reg/freg28[18]} {design_1_i/core_top_0/inst/u_core_reg/freg28[19]} {design_1_i/core_top_0/inst/u_core_reg/freg28[20]} {design_1_i/core_top_0/inst/u_core_reg/freg28[21]} {design_1_i/core_top_0/inst/u_core_reg/freg28[22]} {design_1_i/core_top_0/inst/u_core_reg/freg28[23]} {design_1_i/core_top_0/inst/u_core_reg/freg28[24]} {design_1_i/core_top_0/inst/u_core_reg/freg28[25]} {design_1_i/core_top_0/inst/u_core_reg/freg28[26]} {design_1_i/core_top_0/inst/u_core_reg/freg28[27]} {design_1_i/core_top_0/inst/u_core_reg/freg28[28]} {design_1_i/core_top_0/inst/u_core_reg/freg28[29]} {design_1_i/core_top_0/inst/u_core_reg/freg28[30]} {design_1_i/core_top_0/inst/u_core_reg/freg28[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 32 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg27[0]} {design_1_i/core_top_0/inst/u_core_reg/freg27[1]} {design_1_i/core_top_0/inst/u_core_reg/freg27[2]} {design_1_i/core_top_0/inst/u_core_reg/freg27[3]} {design_1_i/core_top_0/inst/u_core_reg/freg27[4]} {design_1_i/core_top_0/inst/u_core_reg/freg27[5]} {design_1_i/core_top_0/inst/u_core_reg/freg27[6]} {design_1_i/core_top_0/inst/u_core_reg/freg27[7]} {design_1_i/core_top_0/inst/u_core_reg/freg27[8]} {design_1_i/core_top_0/inst/u_core_reg/freg27[9]} {design_1_i/core_top_0/inst/u_core_reg/freg27[10]} {design_1_i/core_top_0/inst/u_core_reg/freg27[11]} {design_1_i/core_top_0/inst/u_core_reg/freg27[12]} {design_1_i/core_top_0/inst/u_core_reg/freg27[13]} {design_1_i/core_top_0/inst/u_core_reg/freg27[14]} {design_1_i/core_top_0/inst/u_core_reg/freg27[15]} {design_1_i/core_top_0/inst/u_core_reg/freg27[16]} {design_1_i/core_top_0/inst/u_core_reg/freg27[17]} {design_1_i/core_top_0/inst/u_core_reg/freg27[18]} {design_1_i/core_top_0/inst/u_core_reg/freg27[19]} {design_1_i/core_top_0/inst/u_core_reg/freg27[20]} {design_1_i/core_top_0/inst/u_core_reg/freg27[21]} {design_1_i/core_top_0/inst/u_core_reg/freg27[22]} {design_1_i/core_top_0/inst/u_core_reg/freg27[23]} {design_1_i/core_top_0/inst/u_core_reg/freg27[24]} {design_1_i/core_top_0/inst/u_core_reg/freg27[25]} {design_1_i/core_top_0/inst/u_core_reg/freg27[26]} {design_1_i/core_top_0/inst/u_core_reg/freg27[27]} {design_1_i/core_top_0/inst/u_core_reg/freg27[28]} {design_1_i/core_top_0/inst/u_core_reg/freg27[29]} {design_1_i/core_top_0/inst/u_core_reg/freg27[30]} {design_1_i/core_top_0/inst/u_core_reg/freg27[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 32 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg26[0]} {design_1_i/core_top_0/inst/u_core_reg/freg26[1]} {design_1_i/core_top_0/inst/u_core_reg/freg26[2]} {design_1_i/core_top_0/inst/u_core_reg/freg26[3]} {design_1_i/core_top_0/inst/u_core_reg/freg26[4]} {design_1_i/core_top_0/inst/u_core_reg/freg26[5]} {design_1_i/core_top_0/inst/u_core_reg/freg26[6]} {design_1_i/core_top_0/inst/u_core_reg/freg26[7]} {design_1_i/core_top_0/inst/u_core_reg/freg26[8]} {design_1_i/core_top_0/inst/u_core_reg/freg26[9]} {design_1_i/core_top_0/inst/u_core_reg/freg26[10]} {design_1_i/core_top_0/inst/u_core_reg/freg26[11]} {design_1_i/core_top_0/inst/u_core_reg/freg26[12]} {design_1_i/core_top_0/inst/u_core_reg/freg26[13]} {design_1_i/core_top_0/inst/u_core_reg/freg26[14]} {design_1_i/core_top_0/inst/u_core_reg/freg26[15]} {design_1_i/core_top_0/inst/u_core_reg/freg26[16]} {design_1_i/core_top_0/inst/u_core_reg/freg26[17]} {design_1_i/core_top_0/inst/u_core_reg/freg26[18]} {design_1_i/core_top_0/inst/u_core_reg/freg26[19]} {design_1_i/core_top_0/inst/u_core_reg/freg26[20]} {design_1_i/core_top_0/inst/u_core_reg/freg26[21]} {design_1_i/core_top_0/inst/u_core_reg/freg26[22]} {design_1_i/core_top_0/inst/u_core_reg/freg26[23]} {design_1_i/core_top_0/inst/u_core_reg/freg26[24]} {design_1_i/core_top_0/inst/u_core_reg/freg26[25]} {design_1_i/core_top_0/inst/u_core_reg/freg26[26]} {design_1_i/core_top_0/inst/u_core_reg/freg26[27]} {design_1_i/core_top_0/inst/u_core_reg/freg26[28]} {design_1_i/core_top_0/inst/u_core_reg/freg26[29]} {design_1_i/core_top_0/inst/u_core_reg/freg26[30]} {design_1_i/core_top_0/inst/u_core_reg/freg26[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 32 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg25[0]} {design_1_i/core_top_0/inst/u_core_reg/freg25[1]} {design_1_i/core_top_0/inst/u_core_reg/freg25[2]} {design_1_i/core_top_0/inst/u_core_reg/freg25[3]} {design_1_i/core_top_0/inst/u_core_reg/freg25[4]} {design_1_i/core_top_0/inst/u_core_reg/freg25[5]} {design_1_i/core_top_0/inst/u_core_reg/freg25[6]} {design_1_i/core_top_0/inst/u_core_reg/freg25[7]} {design_1_i/core_top_0/inst/u_core_reg/freg25[8]} {design_1_i/core_top_0/inst/u_core_reg/freg25[9]} {design_1_i/core_top_0/inst/u_core_reg/freg25[10]} {design_1_i/core_top_0/inst/u_core_reg/freg25[11]} {design_1_i/core_top_0/inst/u_core_reg/freg25[12]} {design_1_i/core_top_0/inst/u_core_reg/freg25[13]} {design_1_i/core_top_0/inst/u_core_reg/freg25[14]} {design_1_i/core_top_0/inst/u_core_reg/freg25[15]} {design_1_i/core_top_0/inst/u_core_reg/freg25[16]} {design_1_i/core_top_0/inst/u_core_reg/freg25[17]} {design_1_i/core_top_0/inst/u_core_reg/freg25[18]} {design_1_i/core_top_0/inst/u_core_reg/freg25[19]} {design_1_i/core_top_0/inst/u_core_reg/freg25[20]} {design_1_i/core_top_0/inst/u_core_reg/freg25[21]} {design_1_i/core_top_0/inst/u_core_reg/freg25[22]} {design_1_i/core_top_0/inst/u_core_reg/freg25[23]} {design_1_i/core_top_0/inst/u_core_reg/freg25[24]} {design_1_i/core_top_0/inst/u_core_reg/freg25[25]} {design_1_i/core_top_0/inst/u_core_reg/freg25[26]} {design_1_i/core_top_0/inst/u_core_reg/freg25[27]} {design_1_i/core_top_0/inst/u_core_reg/freg25[28]} {design_1_i/core_top_0/inst/u_core_reg/freg25[29]} {design_1_i/core_top_0/inst/u_core_reg/freg25[30]} {design_1_i/core_top_0/inst/u_core_reg/freg25[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 32 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg24[0]} {design_1_i/core_top_0/inst/u_core_reg/freg24[1]} {design_1_i/core_top_0/inst/u_core_reg/freg24[2]} {design_1_i/core_top_0/inst/u_core_reg/freg24[3]} {design_1_i/core_top_0/inst/u_core_reg/freg24[4]} {design_1_i/core_top_0/inst/u_core_reg/freg24[5]} {design_1_i/core_top_0/inst/u_core_reg/freg24[6]} {design_1_i/core_top_0/inst/u_core_reg/freg24[7]} {design_1_i/core_top_0/inst/u_core_reg/freg24[8]} {design_1_i/core_top_0/inst/u_core_reg/freg24[9]} {design_1_i/core_top_0/inst/u_core_reg/freg24[10]} {design_1_i/core_top_0/inst/u_core_reg/freg24[11]} {design_1_i/core_top_0/inst/u_core_reg/freg24[12]} {design_1_i/core_top_0/inst/u_core_reg/freg24[13]} {design_1_i/core_top_0/inst/u_core_reg/freg24[14]} {design_1_i/core_top_0/inst/u_core_reg/freg24[15]} {design_1_i/core_top_0/inst/u_core_reg/freg24[16]} {design_1_i/core_top_0/inst/u_core_reg/freg24[17]} {design_1_i/core_top_0/inst/u_core_reg/freg24[18]} {design_1_i/core_top_0/inst/u_core_reg/freg24[19]} {design_1_i/core_top_0/inst/u_core_reg/freg24[20]} {design_1_i/core_top_0/inst/u_core_reg/freg24[21]} {design_1_i/core_top_0/inst/u_core_reg/freg24[22]} {design_1_i/core_top_0/inst/u_core_reg/freg24[23]} {design_1_i/core_top_0/inst/u_core_reg/freg24[24]} {design_1_i/core_top_0/inst/u_core_reg/freg24[25]} {design_1_i/core_top_0/inst/u_core_reg/freg24[26]} {design_1_i/core_top_0/inst/u_core_reg/freg24[27]} {design_1_i/core_top_0/inst/u_core_reg/freg24[28]} {design_1_i/core_top_0/inst/u_core_reg/freg24[29]} {design_1_i/core_top_0/inst/u_core_reg/freg24[30]} {design_1_i/core_top_0/inst/u_core_reg/freg24[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 32 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg23[0]} {design_1_i/core_top_0/inst/u_core_reg/freg23[1]} {design_1_i/core_top_0/inst/u_core_reg/freg23[2]} {design_1_i/core_top_0/inst/u_core_reg/freg23[3]} {design_1_i/core_top_0/inst/u_core_reg/freg23[4]} {design_1_i/core_top_0/inst/u_core_reg/freg23[5]} {design_1_i/core_top_0/inst/u_core_reg/freg23[6]} {design_1_i/core_top_0/inst/u_core_reg/freg23[7]} {design_1_i/core_top_0/inst/u_core_reg/freg23[8]} {design_1_i/core_top_0/inst/u_core_reg/freg23[9]} {design_1_i/core_top_0/inst/u_core_reg/freg23[10]} {design_1_i/core_top_0/inst/u_core_reg/freg23[11]} {design_1_i/core_top_0/inst/u_core_reg/freg23[12]} {design_1_i/core_top_0/inst/u_core_reg/freg23[13]} {design_1_i/core_top_0/inst/u_core_reg/freg23[14]} {design_1_i/core_top_0/inst/u_core_reg/freg23[15]} {design_1_i/core_top_0/inst/u_core_reg/freg23[16]} {design_1_i/core_top_0/inst/u_core_reg/freg23[17]} {design_1_i/core_top_0/inst/u_core_reg/freg23[18]} {design_1_i/core_top_0/inst/u_core_reg/freg23[19]} {design_1_i/core_top_0/inst/u_core_reg/freg23[20]} {design_1_i/core_top_0/inst/u_core_reg/freg23[21]} {design_1_i/core_top_0/inst/u_core_reg/freg23[22]} {design_1_i/core_top_0/inst/u_core_reg/freg23[23]} {design_1_i/core_top_0/inst/u_core_reg/freg23[24]} {design_1_i/core_top_0/inst/u_core_reg/freg23[25]} {design_1_i/core_top_0/inst/u_core_reg/freg23[26]} {design_1_i/core_top_0/inst/u_core_reg/freg23[27]} {design_1_i/core_top_0/inst/u_core_reg/freg23[28]} {design_1_i/core_top_0/inst/u_core_reg/freg23[29]} {design_1_i/core_top_0/inst/u_core_reg/freg23[30]} {design_1_i/core_top_0/inst/u_core_reg/freg23[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 32 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg22[0]} {design_1_i/core_top_0/inst/u_core_reg/freg22[1]} {design_1_i/core_top_0/inst/u_core_reg/freg22[2]} {design_1_i/core_top_0/inst/u_core_reg/freg22[3]} {design_1_i/core_top_0/inst/u_core_reg/freg22[4]} {design_1_i/core_top_0/inst/u_core_reg/freg22[5]} {design_1_i/core_top_0/inst/u_core_reg/freg22[6]} {design_1_i/core_top_0/inst/u_core_reg/freg22[7]} {design_1_i/core_top_0/inst/u_core_reg/freg22[8]} {design_1_i/core_top_0/inst/u_core_reg/freg22[9]} {design_1_i/core_top_0/inst/u_core_reg/freg22[10]} {design_1_i/core_top_0/inst/u_core_reg/freg22[11]} {design_1_i/core_top_0/inst/u_core_reg/freg22[12]} {design_1_i/core_top_0/inst/u_core_reg/freg22[13]} {design_1_i/core_top_0/inst/u_core_reg/freg22[14]} {design_1_i/core_top_0/inst/u_core_reg/freg22[15]} {design_1_i/core_top_0/inst/u_core_reg/freg22[16]} {design_1_i/core_top_0/inst/u_core_reg/freg22[17]} {design_1_i/core_top_0/inst/u_core_reg/freg22[18]} {design_1_i/core_top_0/inst/u_core_reg/freg22[19]} {design_1_i/core_top_0/inst/u_core_reg/freg22[20]} {design_1_i/core_top_0/inst/u_core_reg/freg22[21]} {design_1_i/core_top_0/inst/u_core_reg/freg22[22]} {design_1_i/core_top_0/inst/u_core_reg/freg22[23]} {design_1_i/core_top_0/inst/u_core_reg/freg22[24]} {design_1_i/core_top_0/inst/u_core_reg/freg22[25]} {design_1_i/core_top_0/inst/u_core_reg/freg22[26]} {design_1_i/core_top_0/inst/u_core_reg/freg22[27]} {design_1_i/core_top_0/inst/u_core_reg/freg22[28]} {design_1_i/core_top_0/inst/u_core_reg/freg22[29]} {design_1_i/core_top_0/inst/u_core_reg/freg22[30]} {design_1_i/core_top_0/inst/u_core_reg/freg22[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 32 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg21[0]} {design_1_i/core_top_0/inst/u_core_reg/freg21[1]} {design_1_i/core_top_0/inst/u_core_reg/freg21[2]} {design_1_i/core_top_0/inst/u_core_reg/freg21[3]} {design_1_i/core_top_0/inst/u_core_reg/freg21[4]} {design_1_i/core_top_0/inst/u_core_reg/freg21[5]} {design_1_i/core_top_0/inst/u_core_reg/freg21[6]} {design_1_i/core_top_0/inst/u_core_reg/freg21[7]} {design_1_i/core_top_0/inst/u_core_reg/freg21[8]} {design_1_i/core_top_0/inst/u_core_reg/freg21[9]} {design_1_i/core_top_0/inst/u_core_reg/freg21[10]} {design_1_i/core_top_0/inst/u_core_reg/freg21[11]} {design_1_i/core_top_0/inst/u_core_reg/freg21[12]} {design_1_i/core_top_0/inst/u_core_reg/freg21[13]} {design_1_i/core_top_0/inst/u_core_reg/freg21[14]} {design_1_i/core_top_0/inst/u_core_reg/freg21[15]} {design_1_i/core_top_0/inst/u_core_reg/freg21[16]} {design_1_i/core_top_0/inst/u_core_reg/freg21[17]} {design_1_i/core_top_0/inst/u_core_reg/freg21[18]} {design_1_i/core_top_0/inst/u_core_reg/freg21[19]} {design_1_i/core_top_0/inst/u_core_reg/freg21[20]} {design_1_i/core_top_0/inst/u_core_reg/freg21[21]} {design_1_i/core_top_0/inst/u_core_reg/freg21[22]} {design_1_i/core_top_0/inst/u_core_reg/freg21[23]} {design_1_i/core_top_0/inst/u_core_reg/freg21[24]} {design_1_i/core_top_0/inst/u_core_reg/freg21[25]} {design_1_i/core_top_0/inst/u_core_reg/freg21[26]} {design_1_i/core_top_0/inst/u_core_reg/freg21[27]} {design_1_i/core_top_0/inst/u_core_reg/freg21[28]} {design_1_i/core_top_0/inst/u_core_reg/freg21[29]} {design_1_i/core_top_0/inst/u_core_reg/freg21[30]} {design_1_i/core_top_0/inst/u_core_reg/freg21[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 32 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg20[0]} {design_1_i/core_top_0/inst/u_core_reg/freg20[1]} {design_1_i/core_top_0/inst/u_core_reg/freg20[2]} {design_1_i/core_top_0/inst/u_core_reg/freg20[3]} {design_1_i/core_top_0/inst/u_core_reg/freg20[4]} {design_1_i/core_top_0/inst/u_core_reg/freg20[5]} {design_1_i/core_top_0/inst/u_core_reg/freg20[6]} {design_1_i/core_top_0/inst/u_core_reg/freg20[7]} {design_1_i/core_top_0/inst/u_core_reg/freg20[8]} {design_1_i/core_top_0/inst/u_core_reg/freg20[9]} {design_1_i/core_top_0/inst/u_core_reg/freg20[10]} {design_1_i/core_top_0/inst/u_core_reg/freg20[11]} {design_1_i/core_top_0/inst/u_core_reg/freg20[12]} {design_1_i/core_top_0/inst/u_core_reg/freg20[13]} {design_1_i/core_top_0/inst/u_core_reg/freg20[14]} {design_1_i/core_top_0/inst/u_core_reg/freg20[15]} {design_1_i/core_top_0/inst/u_core_reg/freg20[16]} {design_1_i/core_top_0/inst/u_core_reg/freg20[17]} {design_1_i/core_top_0/inst/u_core_reg/freg20[18]} {design_1_i/core_top_0/inst/u_core_reg/freg20[19]} {design_1_i/core_top_0/inst/u_core_reg/freg20[20]} {design_1_i/core_top_0/inst/u_core_reg/freg20[21]} {design_1_i/core_top_0/inst/u_core_reg/freg20[22]} {design_1_i/core_top_0/inst/u_core_reg/freg20[23]} {design_1_i/core_top_0/inst/u_core_reg/freg20[24]} {design_1_i/core_top_0/inst/u_core_reg/freg20[25]} {design_1_i/core_top_0/inst/u_core_reg/freg20[26]} {design_1_i/core_top_0/inst/u_core_reg/freg20[27]} {design_1_i/core_top_0/inst/u_core_reg/freg20[28]} {design_1_i/core_top_0/inst/u_core_reg/freg20[29]} {design_1_i/core_top_0/inst/u_core_reg/freg20[30]} {design_1_i/core_top_0/inst/u_core_reg/freg20[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 32 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg2[0]} {design_1_i/core_top_0/inst/u_core_reg/freg2[1]} {design_1_i/core_top_0/inst/u_core_reg/freg2[2]} {design_1_i/core_top_0/inst/u_core_reg/freg2[3]} {design_1_i/core_top_0/inst/u_core_reg/freg2[4]} {design_1_i/core_top_0/inst/u_core_reg/freg2[5]} {design_1_i/core_top_0/inst/u_core_reg/freg2[6]} {design_1_i/core_top_0/inst/u_core_reg/freg2[7]} {design_1_i/core_top_0/inst/u_core_reg/freg2[8]} {design_1_i/core_top_0/inst/u_core_reg/freg2[9]} {design_1_i/core_top_0/inst/u_core_reg/freg2[10]} {design_1_i/core_top_0/inst/u_core_reg/freg2[11]} {design_1_i/core_top_0/inst/u_core_reg/freg2[12]} {design_1_i/core_top_0/inst/u_core_reg/freg2[13]} {design_1_i/core_top_0/inst/u_core_reg/freg2[14]} {design_1_i/core_top_0/inst/u_core_reg/freg2[15]} {design_1_i/core_top_0/inst/u_core_reg/freg2[16]} {design_1_i/core_top_0/inst/u_core_reg/freg2[17]} {design_1_i/core_top_0/inst/u_core_reg/freg2[18]} {design_1_i/core_top_0/inst/u_core_reg/freg2[19]} {design_1_i/core_top_0/inst/u_core_reg/freg2[20]} {design_1_i/core_top_0/inst/u_core_reg/freg2[21]} {design_1_i/core_top_0/inst/u_core_reg/freg2[22]} {design_1_i/core_top_0/inst/u_core_reg/freg2[23]} {design_1_i/core_top_0/inst/u_core_reg/freg2[24]} {design_1_i/core_top_0/inst/u_core_reg/freg2[25]} {design_1_i/core_top_0/inst/u_core_reg/freg2[26]} {design_1_i/core_top_0/inst/u_core_reg/freg2[27]} {design_1_i/core_top_0/inst/u_core_reg/freg2[28]} {design_1_i/core_top_0/inst/u_core_reg/freg2[29]} {design_1_i/core_top_0/inst/u_core_reg/freg2[30]} {design_1_i/core_top_0/inst/u_core_reg/freg2[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 32 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg19[0]} {design_1_i/core_top_0/inst/u_core_reg/freg19[1]} {design_1_i/core_top_0/inst/u_core_reg/freg19[2]} {design_1_i/core_top_0/inst/u_core_reg/freg19[3]} {design_1_i/core_top_0/inst/u_core_reg/freg19[4]} {design_1_i/core_top_0/inst/u_core_reg/freg19[5]} {design_1_i/core_top_0/inst/u_core_reg/freg19[6]} {design_1_i/core_top_0/inst/u_core_reg/freg19[7]} {design_1_i/core_top_0/inst/u_core_reg/freg19[8]} {design_1_i/core_top_0/inst/u_core_reg/freg19[9]} {design_1_i/core_top_0/inst/u_core_reg/freg19[10]} {design_1_i/core_top_0/inst/u_core_reg/freg19[11]} {design_1_i/core_top_0/inst/u_core_reg/freg19[12]} {design_1_i/core_top_0/inst/u_core_reg/freg19[13]} {design_1_i/core_top_0/inst/u_core_reg/freg19[14]} {design_1_i/core_top_0/inst/u_core_reg/freg19[15]} {design_1_i/core_top_0/inst/u_core_reg/freg19[16]} {design_1_i/core_top_0/inst/u_core_reg/freg19[17]} {design_1_i/core_top_0/inst/u_core_reg/freg19[18]} {design_1_i/core_top_0/inst/u_core_reg/freg19[19]} {design_1_i/core_top_0/inst/u_core_reg/freg19[20]} {design_1_i/core_top_0/inst/u_core_reg/freg19[21]} {design_1_i/core_top_0/inst/u_core_reg/freg19[22]} {design_1_i/core_top_0/inst/u_core_reg/freg19[23]} {design_1_i/core_top_0/inst/u_core_reg/freg19[24]} {design_1_i/core_top_0/inst/u_core_reg/freg19[25]} {design_1_i/core_top_0/inst/u_core_reg/freg19[26]} {design_1_i/core_top_0/inst/u_core_reg/freg19[27]} {design_1_i/core_top_0/inst/u_core_reg/freg19[28]} {design_1_i/core_top_0/inst/u_core_reg/freg19[29]} {design_1_i/core_top_0/inst/u_core_reg/freg19[30]} {design_1_i/core_top_0/inst/u_core_reg/freg19[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 32 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg18[0]} {design_1_i/core_top_0/inst/u_core_reg/freg18[1]} {design_1_i/core_top_0/inst/u_core_reg/freg18[2]} {design_1_i/core_top_0/inst/u_core_reg/freg18[3]} {design_1_i/core_top_0/inst/u_core_reg/freg18[4]} {design_1_i/core_top_0/inst/u_core_reg/freg18[5]} {design_1_i/core_top_0/inst/u_core_reg/freg18[6]} {design_1_i/core_top_0/inst/u_core_reg/freg18[7]} {design_1_i/core_top_0/inst/u_core_reg/freg18[8]} {design_1_i/core_top_0/inst/u_core_reg/freg18[9]} {design_1_i/core_top_0/inst/u_core_reg/freg18[10]} {design_1_i/core_top_0/inst/u_core_reg/freg18[11]} {design_1_i/core_top_0/inst/u_core_reg/freg18[12]} {design_1_i/core_top_0/inst/u_core_reg/freg18[13]} {design_1_i/core_top_0/inst/u_core_reg/freg18[14]} {design_1_i/core_top_0/inst/u_core_reg/freg18[15]} {design_1_i/core_top_0/inst/u_core_reg/freg18[16]} {design_1_i/core_top_0/inst/u_core_reg/freg18[17]} {design_1_i/core_top_0/inst/u_core_reg/freg18[18]} {design_1_i/core_top_0/inst/u_core_reg/freg18[19]} {design_1_i/core_top_0/inst/u_core_reg/freg18[20]} {design_1_i/core_top_0/inst/u_core_reg/freg18[21]} {design_1_i/core_top_0/inst/u_core_reg/freg18[22]} {design_1_i/core_top_0/inst/u_core_reg/freg18[23]} {design_1_i/core_top_0/inst/u_core_reg/freg18[24]} {design_1_i/core_top_0/inst/u_core_reg/freg18[25]} {design_1_i/core_top_0/inst/u_core_reg/freg18[26]} {design_1_i/core_top_0/inst/u_core_reg/freg18[27]} {design_1_i/core_top_0/inst/u_core_reg/freg18[28]} {design_1_i/core_top_0/inst/u_core_reg/freg18[29]} {design_1_i/core_top_0/inst/u_core_reg/freg18[30]} {design_1_i/core_top_0/inst/u_core_reg/freg18[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 32 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg17[0]} {design_1_i/core_top_0/inst/u_core_reg/freg17[1]} {design_1_i/core_top_0/inst/u_core_reg/freg17[2]} {design_1_i/core_top_0/inst/u_core_reg/freg17[3]} {design_1_i/core_top_0/inst/u_core_reg/freg17[4]} {design_1_i/core_top_0/inst/u_core_reg/freg17[5]} {design_1_i/core_top_0/inst/u_core_reg/freg17[6]} {design_1_i/core_top_0/inst/u_core_reg/freg17[7]} {design_1_i/core_top_0/inst/u_core_reg/freg17[8]} {design_1_i/core_top_0/inst/u_core_reg/freg17[9]} {design_1_i/core_top_0/inst/u_core_reg/freg17[10]} {design_1_i/core_top_0/inst/u_core_reg/freg17[11]} {design_1_i/core_top_0/inst/u_core_reg/freg17[12]} {design_1_i/core_top_0/inst/u_core_reg/freg17[13]} {design_1_i/core_top_0/inst/u_core_reg/freg17[14]} {design_1_i/core_top_0/inst/u_core_reg/freg17[15]} {design_1_i/core_top_0/inst/u_core_reg/freg17[16]} {design_1_i/core_top_0/inst/u_core_reg/freg17[17]} {design_1_i/core_top_0/inst/u_core_reg/freg17[18]} {design_1_i/core_top_0/inst/u_core_reg/freg17[19]} {design_1_i/core_top_0/inst/u_core_reg/freg17[20]} {design_1_i/core_top_0/inst/u_core_reg/freg17[21]} {design_1_i/core_top_0/inst/u_core_reg/freg17[22]} {design_1_i/core_top_0/inst/u_core_reg/freg17[23]} {design_1_i/core_top_0/inst/u_core_reg/freg17[24]} {design_1_i/core_top_0/inst/u_core_reg/freg17[25]} {design_1_i/core_top_0/inst/u_core_reg/freg17[26]} {design_1_i/core_top_0/inst/u_core_reg/freg17[27]} {design_1_i/core_top_0/inst/u_core_reg/freg17[28]} {design_1_i/core_top_0/inst/u_core_reg/freg17[29]} {design_1_i/core_top_0/inst/u_core_reg/freg17[30]} {design_1_i/core_top_0/inst/u_core_reg/freg17[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 32 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg16[0]} {design_1_i/core_top_0/inst/u_core_reg/freg16[1]} {design_1_i/core_top_0/inst/u_core_reg/freg16[2]} {design_1_i/core_top_0/inst/u_core_reg/freg16[3]} {design_1_i/core_top_0/inst/u_core_reg/freg16[4]} {design_1_i/core_top_0/inst/u_core_reg/freg16[5]} {design_1_i/core_top_0/inst/u_core_reg/freg16[6]} {design_1_i/core_top_0/inst/u_core_reg/freg16[7]} {design_1_i/core_top_0/inst/u_core_reg/freg16[8]} {design_1_i/core_top_0/inst/u_core_reg/freg16[9]} {design_1_i/core_top_0/inst/u_core_reg/freg16[10]} {design_1_i/core_top_0/inst/u_core_reg/freg16[11]} {design_1_i/core_top_0/inst/u_core_reg/freg16[12]} {design_1_i/core_top_0/inst/u_core_reg/freg16[13]} {design_1_i/core_top_0/inst/u_core_reg/freg16[14]} {design_1_i/core_top_0/inst/u_core_reg/freg16[15]} {design_1_i/core_top_0/inst/u_core_reg/freg16[16]} {design_1_i/core_top_0/inst/u_core_reg/freg16[17]} {design_1_i/core_top_0/inst/u_core_reg/freg16[18]} {design_1_i/core_top_0/inst/u_core_reg/freg16[19]} {design_1_i/core_top_0/inst/u_core_reg/freg16[20]} {design_1_i/core_top_0/inst/u_core_reg/freg16[21]} {design_1_i/core_top_0/inst/u_core_reg/freg16[22]} {design_1_i/core_top_0/inst/u_core_reg/freg16[23]} {design_1_i/core_top_0/inst/u_core_reg/freg16[24]} {design_1_i/core_top_0/inst/u_core_reg/freg16[25]} {design_1_i/core_top_0/inst/u_core_reg/freg16[26]} {design_1_i/core_top_0/inst/u_core_reg/freg16[27]} {design_1_i/core_top_0/inst/u_core_reg/freg16[28]} {design_1_i/core_top_0/inst/u_core_reg/freg16[29]} {design_1_i/core_top_0/inst/u_core_reg/freg16[30]} {design_1_i/core_top_0/inst/u_core_reg/freg16[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 32 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg15[0]} {design_1_i/core_top_0/inst/u_core_reg/freg15[1]} {design_1_i/core_top_0/inst/u_core_reg/freg15[2]} {design_1_i/core_top_0/inst/u_core_reg/freg15[3]} {design_1_i/core_top_0/inst/u_core_reg/freg15[4]} {design_1_i/core_top_0/inst/u_core_reg/freg15[5]} {design_1_i/core_top_0/inst/u_core_reg/freg15[6]} {design_1_i/core_top_0/inst/u_core_reg/freg15[7]} {design_1_i/core_top_0/inst/u_core_reg/freg15[8]} {design_1_i/core_top_0/inst/u_core_reg/freg15[9]} {design_1_i/core_top_0/inst/u_core_reg/freg15[10]} {design_1_i/core_top_0/inst/u_core_reg/freg15[11]} {design_1_i/core_top_0/inst/u_core_reg/freg15[12]} {design_1_i/core_top_0/inst/u_core_reg/freg15[13]} {design_1_i/core_top_0/inst/u_core_reg/freg15[14]} {design_1_i/core_top_0/inst/u_core_reg/freg15[15]} {design_1_i/core_top_0/inst/u_core_reg/freg15[16]} {design_1_i/core_top_0/inst/u_core_reg/freg15[17]} {design_1_i/core_top_0/inst/u_core_reg/freg15[18]} {design_1_i/core_top_0/inst/u_core_reg/freg15[19]} {design_1_i/core_top_0/inst/u_core_reg/freg15[20]} {design_1_i/core_top_0/inst/u_core_reg/freg15[21]} {design_1_i/core_top_0/inst/u_core_reg/freg15[22]} {design_1_i/core_top_0/inst/u_core_reg/freg15[23]} {design_1_i/core_top_0/inst/u_core_reg/freg15[24]} {design_1_i/core_top_0/inst/u_core_reg/freg15[25]} {design_1_i/core_top_0/inst/u_core_reg/freg15[26]} {design_1_i/core_top_0/inst/u_core_reg/freg15[27]} {design_1_i/core_top_0/inst/u_core_reg/freg15[28]} {design_1_i/core_top_0/inst/u_core_reg/freg15[29]} {design_1_i/core_top_0/inst/u_core_reg/freg15[30]} {design_1_i/core_top_0/inst/u_core_reg/freg15[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property port_width 32 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg14[0]} {design_1_i/core_top_0/inst/u_core_reg/freg14[1]} {design_1_i/core_top_0/inst/u_core_reg/freg14[2]} {design_1_i/core_top_0/inst/u_core_reg/freg14[3]} {design_1_i/core_top_0/inst/u_core_reg/freg14[4]} {design_1_i/core_top_0/inst/u_core_reg/freg14[5]} {design_1_i/core_top_0/inst/u_core_reg/freg14[6]} {design_1_i/core_top_0/inst/u_core_reg/freg14[7]} {design_1_i/core_top_0/inst/u_core_reg/freg14[8]} {design_1_i/core_top_0/inst/u_core_reg/freg14[9]} {design_1_i/core_top_0/inst/u_core_reg/freg14[10]} {design_1_i/core_top_0/inst/u_core_reg/freg14[11]} {design_1_i/core_top_0/inst/u_core_reg/freg14[12]} {design_1_i/core_top_0/inst/u_core_reg/freg14[13]} {design_1_i/core_top_0/inst/u_core_reg/freg14[14]} {design_1_i/core_top_0/inst/u_core_reg/freg14[15]} {design_1_i/core_top_0/inst/u_core_reg/freg14[16]} {design_1_i/core_top_0/inst/u_core_reg/freg14[17]} {design_1_i/core_top_0/inst/u_core_reg/freg14[18]} {design_1_i/core_top_0/inst/u_core_reg/freg14[19]} {design_1_i/core_top_0/inst/u_core_reg/freg14[20]} {design_1_i/core_top_0/inst/u_core_reg/freg14[21]} {design_1_i/core_top_0/inst/u_core_reg/freg14[22]} {design_1_i/core_top_0/inst/u_core_reg/freg14[23]} {design_1_i/core_top_0/inst/u_core_reg/freg14[24]} {design_1_i/core_top_0/inst/u_core_reg/freg14[25]} {design_1_i/core_top_0/inst/u_core_reg/freg14[26]} {design_1_i/core_top_0/inst/u_core_reg/freg14[27]} {design_1_i/core_top_0/inst/u_core_reg/freg14[28]} {design_1_i/core_top_0/inst/u_core_reg/freg14[29]} {design_1_i/core_top_0/inst/u_core_reg/freg14[30]} {design_1_i/core_top_0/inst/u_core_reg/freg14[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property port_width 32 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg13[0]} {design_1_i/core_top_0/inst/u_core_reg/freg13[1]} {design_1_i/core_top_0/inst/u_core_reg/freg13[2]} {design_1_i/core_top_0/inst/u_core_reg/freg13[3]} {design_1_i/core_top_0/inst/u_core_reg/freg13[4]} {design_1_i/core_top_0/inst/u_core_reg/freg13[5]} {design_1_i/core_top_0/inst/u_core_reg/freg13[6]} {design_1_i/core_top_0/inst/u_core_reg/freg13[7]} {design_1_i/core_top_0/inst/u_core_reg/freg13[8]} {design_1_i/core_top_0/inst/u_core_reg/freg13[9]} {design_1_i/core_top_0/inst/u_core_reg/freg13[10]} {design_1_i/core_top_0/inst/u_core_reg/freg13[11]} {design_1_i/core_top_0/inst/u_core_reg/freg13[12]} {design_1_i/core_top_0/inst/u_core_reg/freg13[13]} {design_1_i/core_top_0/inst/u_core_reg/freg13[14]} {design_1_i/core_top_0/inst/u_core_reg/freg13[15]} {design_1_i/core_top_0/inst/u_core_reg/freg13[16]} {design_1_i/core_top_0/inst/u_core_reg/freg13[17]} {design_1_i/core_top_0/inst/u_core_reg/freg13[18]} {design_1_i/core_top_0/inst/u_core_reg/freg13[19]} {design_1_i/core_top_0/inst/u_core_reg/freg13[20]} {design_1_i/core_top_0/inst/u_core_reg/freg13[21]} {design_1_i/core_top_0/inst/u_core_reg/freg13[22]} {design_1_i/core_top_0/inst/u_core_reg/freg13[23]} {design_1_i/core_top_0/inst/u_core_reg/freg13[24]} {design_1_i/core_top_0/inst/u_core_reg/freg13[25]} {design_1_i/core_top_0/inst/u_core_reg/freg13[26]} {design_1_i/core_top_0/inst/u_core_reg/freg13[27]} {design_1_i/core_top_0/inst/u_core_reg/freg13[28]} {design_1_i/core_top_0/inst/u_core_reg/freg13[29]} {design_1_i/core_top_0/inst/u_core_reg/freg13[30]} {design_1_i/core_top_0/inst/u_core_reg/freg13[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
set_property port_width 32 [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg12[0]} {design_1_i/core_top_0/inst/u_core_reg/freg12[1]} {design_1_i/core_top_0/inst/u_core_reg/freg12[2]} {design_1_i/core_top_0/inst/u_core_reg/freg12[3]} {design_1_i/core_top_0/inst/u_core_reg/freg12[4]} {design_1_i/core_top_0/inst/u_core_reg/freg12[5]} {design_1_i/core_top_0/inst/u_core_reg/freg12[6]} {design_1_i/core_top_0/inst/u_core_reg/freg12[7]} {design_1_i/core_top_0/inst/u_core_reg/freg12[8]} {design_1_i/core_top_0/inst/u_core_reg/freg12[9]} {design_1_i/core_top_0/inst/u_core_reg/freg12[10]} {design_1_i/core_top_0/inst/u_core_reg/freg12[11]} {design_1_i/core_top_0/inst/u_core_reg/freg12[12]} {design_1_i/core_top_0/inst/u_core_reg/freg12[13]} {design_1_i/core_top_0/inst/u_core_reg/freg12[14]} {design_1_i/core_top_0/inst/u_core_reg/freg12[15]} {design_1_i/core_top_0/inst/u_core_reg/freg12[16]} {design_1_i/core_top_0/inst/u_core_reg/freg12[17]} {design_1_i/core_top_0/inst/u_core_reg/freg12[18]} {design_1_i/core_top_0/inst/u_core_reg/freg12[19]} {design_1_i/core_top_0/inst/u_core_reg/freg12[20]} {design_1_i/core_top_0/inst/u_core_reg/freg12[21]} {design_1_i/core_top_0/inst/u_core_reg/freg12[22]} {design_1_i/core_top_0/inst/u_core_reg/freg12[23]} {design_1_i/core_top_0/inst/u_core_reg/freg12[24]} {design_1_i/core_top_0/inst/u_core_reg/freg12[25]} {design_1_i/core_top_0/inst/u_core_reg/freg12[26]} {design_1_i/core_top_0/inst/u_core_reg/freg12[27]} {design_1_i/core_top_0/inst/u_core_reg/freg12[28]} {design_1_i/core_top_0/inst/u_core_reg/freg12[29]} {design_1_i/core_top_0/inst/u_core_reg/freg12[30]} {design_1_i/core_top_0/inst/u_core_reg/freg12[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
set_property port_width 32 [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg11[0]} {design_1_i/core_top_0/inst/u_core_reg/freg11[1]} {design_1_i/core_top_0/inst/u_core_reg/freg11[2]} {design_1_i/core_top_0/inst/u_core_reg/freg11[3]} {design_1_i/core_top_0/inst/u_core_reg/freg11[4]} {design_1_i/core_top_0/inst/u_core_reg/freg11[5]} {design_1_i/core_top_0/inst/u_core_reg/freg11[6]} {design_1_i/core_top_0/inst/u_core_reg/freg11[7]} {design_1_i/core_top_0/inst/u_core_reg/freg11[8]} {design_1_i/core_top_0/inst/u_core_reg/freg11[9]} {design_1_i/core_top_0/inst/u_core_reg/freg11[10]} {design_1_i/core_top_0/inst/u_core_reg/freg11[11]} {design_1_i/core_top_0/inst/u_core_reg/freg11[12]} {design_1_i/core_top_0/inst/u_core_reg/freg11[13]} {design_1_i/core_top_0/inst/u_core_reg/freg11[14]} {design_1_i/core_top_0/inst/u_core_reg/freg11[15]} {design_1_i/core_top_0/inst/u_core_reg/freg11[16]} {design_1_i/core_top_0/inst/u_core_reg/freg11[17]} {design_1_i/core_top_0/inst/u_core_reg/freg11[18]} {design_1_i/core_top_0/inst/u_core_reg/freg11[19]} {design_1_i/core_top_0/inst/u_core_reg/freg11[20]} {design_1_i/core_top_0/inst/u_core_reg/freg11[21]} {design_1_i/core_top_0/inst/u_core_reg/freg11[22]} {design_1_i/core_top_0/inst/u_core_reg/freg11[23]} {design_1_i/core_top_0/inst/u_core_reg/freg11[24]} {design_1_i/core_top_0/inst/u_core_reg/freg11[25]} {design_1_i/core_top_0/inst/u_core_reg/freg11[26]} {design_1_i/core_top_0/inst/u_core_reg/freg11[27]} {design_1_i/core_top_0/inst/u_core_reg/freg11[28]} {design_1_i/core_top_0/inst/u_core_reg/freg11[29]} {design_1_i/core_top_0/inst/u_core_reg/freg11[30]} {design_1_i/core_top_0/inst/u_core_reg/freg11[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
set_property port_width 32 [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg10[0]} {design_1_i/core_top_0/inst/u_core_reg/freg10[1]} {design_1_i/core_top_0/inst/u_core_reg/freg10[2]} {design_1_i/core_top_0/inst/u_core_reg/freg10[3]} {design_1_i/core_top_0/inst/u_core_reg/freg10[4]} {design_1_i/core_top_0/inst/u_core_reg/freg10[5]} {design_1_i/core_top_0/inst/u_core_reg/freg10[6]} {design_1_i/core_top_0/inst/u_core_reg/freg10[7]} {design_1_i/core_top_0/inst/u_core_reg/freg10[8]} {design_1_i/core_top_0/inst/u_core_reg/freg10[9]} {design_1_i/core_top_0/inst/u_core_reg/freg10[10]} {design_1_i/core_top_0/inst/u_core_reg/freg10[11]} {design_1_i/core_top_0/inst/u_core_reg/freg10[12]} {design_1_i/core_top_0/inst/u_core_reg/freg10[13]} {design_1_i/core_top_0/inst/u_core_reg/freg10[14]} {design_1_i/core_top_0/inst/u_core_reg/freg10[15]} {design_1_i/core_top_0/inst/u_core_reg/freg10[16]} {design_1_i/core_top_0/inst/u_core_reg/freg10[17]} {design_1_i/core_top_0/inst/u_core_reg/freg10[18]} {design_1_i/core_top_0/inst/u_core_reg/freg10[19]} {design_1_i/core_top_0/inst/u_core_reg/freg10[20]} {design_1_i/core_top_0/inst/u_core_reg/freg10[21]} {design_1_i/core_top_0/inst/u_core_reg/freg10[22]} {design_1_i/core_top_0/inst/u_core_reg/freg10[23]} {design_1_i/core_top_0/inst/u_core_reg/freg10[24]} {design_1_i/core_top_0/inst/u_core_reg/freg10[25]} {design_1_i/core_top_0/inst/u_core_reg/freg10[26]} {design_1_i/core_top_0/inst/u_core_reg/freg10[27]} {design_1_i/core_top_0/inst/u_core_reg/freg10[28]} {design_1_i/core_top_0/inst/u_core_reg/freg10[29]} {design_1_i/core_top_0/inst/u_core_reg/freg10[30]} {design_1_i/core_top_0/inst/u_core_reg/freg10[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
set_property port_width 32 [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/freg1[0]} {design_1_i/core_top_0/inst/u_core_reg/freg1[1]} {design_1_i/core_top_0/inst/u_core_reg/freg1[2]} {design_1_i/core_top_0/inst/u_core_reg/freg1[3]} {design_1_i/core_top_0/inst/u_core_reg/freg1[4]} {design_1_i/core_top_0/inst/u_core_reg/freg1[5]} {design_1_i/core_top_0/inst/u_core_reg/freg1[6]} {design_1_i/core_top_0/inst/u_core_reg/freg1[7]} {design_1_i/core_top_0/inst/u_core_reg/freg1[8]} {design_1_i/core_top_0/inst/u_core_reg/freg1[9]} {design_1_i/core_top_0/inst/u_core_reg/freg1[10]} {design_1_i/core_top_0/inst/u_core_reg/freg1[11]} {design_1_i/core_top_0/inst/u_core_reg/freg1[12]} {design_1_i/core_top_0/inst/u_core_reg/freg1[13]} {design_1_i/core_top_0/inst/u_core_reg/freg1[14]} {design_1_i/core_top_0/inst/u_core_reg/freg1[15]} {design_1_i/core_top_0/inst/u_core_reg/freg1[16]} {design_1_i/core_top_0/inst/u_core_reg/freg1[17]} {design_1_i/core_top_0/inst/u_core_reg/freg1[18]} {design_1_i/core_top_0/inst/u_core_reg/freg1[19]} {design_1_i/core_top_0/inst/u_core_reg/freg1[20]} {design_1_i/core_top_0/inst/u_core_reg/freg1[21]} {design_1_i/core_top_0/inst/u_core_reg/freg1[22]} {design_1_i/core_top_0/inst/u_core_reg/freg1[23]} {design_1_i/core_top_0/inst/u_core_reg/freg1[24]} {design_1_i/core_top_0/inst/u_core_reg/freg1[25]} {design_1_i/core_top_0/inst/u_core_reg/freg1[26]} {design_1_i/core_top_0/inst/u_core_reg/freg1[27]} {design_1_i/core_top_0/inst/u_core_reg/freg1[28]} {design_1_i/core_top_0/inst/u_core_reg/freg1[29]} {design_1_i/core_top_0/inst/u_core_reg/freg1[30]} {design_1_i/core_top_0/inst/u_core_reg/freg1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
set_property port_width 7 [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {design_1_i/core_top_0/inst/write_status[0]} {design_1_i/core_top_0/inst/write_status[1]} {design_1_i/core_top_0/inst/write_status[2]} {design_1_i/core_top_0/inst/write_status[3]} {design_1_i/core_top_0/inst/write_status[4]} {design_1_i/core_top_0/inst/write_status[5]} {design_1_i/core_top_0/inst/write_status[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
set_property port_width 32 [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {design_1_i/core_top_0/inst/wr_pc[0]} {design_1_i/core_top_0/inst/wr_pc[1]} {design_1_i/core_top_0/inst/wr_pc[2]} {design_1_i/core_top_0/inst/wr_pc[3]} {design_1_i/core_top_0/inst/wr_pc[4]} {design_1_i/core_top_0/inst/wr_pc[5]} {design_1_i/core_top_0/inst/wr_pc[6]} {design_1_i/core_top_0/inst/wr_pc[7]} {design_1_i/core_top_0/inst/wr_pc[8]} {design_1_i/core_top_0/inst/wr_pc[9]} {design_1_i/core_top_0/inst/wr_pc[10]} {design_1_i/core_top_0/inst/wr_pc[11]} {design_1_i/core_top_0/inst/wr_pc[12]} {design_1_i/core_top_0/inst/wr_pc[13]} {design_1_i/core_top_0/inst/wr_pc[14]} {design_1_i/core_top_0/inst/wr_pc[15]} {design_1_i/core_top_0/inst/wr_pc[16]} {design_1_i/core_top_0/inst/wr_pc[17]} {design_1_i/core_top_0/inst/wr_pc[18]} {design_1_i/core_top_0/inst/wr_pc[19]} {design_1_i/core_top_0/inst/wr_pc[20]} {design_1_i/core_top_0/inst/wr_pc[21]} {design_1_i/core_top_0/inst/wr_pc[22]} {design_1_i/core_top_0/inst/wr_pc[23]} {design_1_i/core_top_0/inst/wr_pc[24]} {design_1_i/core_top_0/inst/wr_pc[25]} {design_1_i/core_top_0/inst/wr_pc[26]} {design_1_i/core_top_0/inst/wr_pc[27]} {design_1_i/core_top_0/inst/wr_pc[28]} {design_1_i/core_top_0/inst/wr_pc[29]} {design_1_i/core_top_0/inst/wr_pc[30]} {design_1_i/core_top_0/inst/wr_pc[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
set_property port_width 64 [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {design_1_i/core_top_0/inst/total_cnt[0]} {design_1_i/core_top_0/inst/total_cnt[1]} {design_1_i/core_top_0/inst/total_cnt[2]} {design_1_i/core_top_0/inst/total_cnt[3]} {design_1_i/core_top_0/inst/total_cnt[4]} {design_1_i/core_top_0/inst/total_cnt[5]} {design_1_i/core_top_0/inst/total_cnt[6]} {design_1_i/core_top_0/inst/total_cnt[7]} {design_1_i/core_top_0/inst/total_cnt[8]} {design_1_i/core_top_0/inst/total_cnt[9]} {design_1_i/core_top_0/inst/total_cnt[10]} {design_1_i/core_top_0/inst/total_cnt[11]} {design_1_i/core_top_0/inst/total_cnt[12]} {design_1_i/core_top_0/inst/total_cnt[13]} {design_1_i/core_top_0/inst/total_cnt[14]} {design_1_i/core_top_0/inst/total_cnt[15]} {design_1_i/core_top_0/inst/total_cnt[16]} {design_1_i/core_top_0/inst/total_cnt[17]} {design_1_i/core_top_0/inst/total_cnt[18]} {design_1_i/core_top_0/inst/total_cnt[19]} {design_1_i/core_top_0/inst/total_cnt[20]} {design_1_i/core_top_0/inst/total_cnt[21]} {design_1_i/core_top_0/inst/total_cnt[22]} {design_1_i/core_top_0/inst/total_cnt[23]} {design_1_i/core_top_0/inst/total_cnt[24]} {design_1_i/core_top_0/inst/total_cnt[25]} {design_1_i/core_top_0/inst/total_cnt[26]} {design_1_i/core_top_0/inst/total_cnt[27]} {design_1_i/core_top_0/inst/total_cnt[28]} {design_1_i/core_top_0/inst/total_cnt[29]} {design_1_i/core_top_0/inst/total_cnt[30]} {design_1_i/core_top_0/inst/total_cnt[31]} {design_1_i/core_top_0/inst/total_cnt[32]} {design_1_i/core_top_0/inst/total_cnt[33]} {design_1_i/core_top_0/inst/total_cnt[34]} {design_1_i/core_top_0/inst/total_cnt[35]} {design_1_i/core_top_0/inst/total_cnt[36]} {design_1_i/core_top_0/inst/total_cnt[37]} {design_1_i/core_top_0/inst/total_cnt[38]} {design_1_i/core_top_0/inst/total_cnt[39]} {design_1_i/core_top_0/inst/total_cnt[40]} {design_1_i/core_top_0/inst/total_cnt[41]} {design_1_i/core_top_0/inst/total_cnt[42]} {design_1_i/core_top_0/inst/total_cnt[43]} {design_1_i/core_top_0/inst/total_cnt[44]} {design_1_i/core_top_0/inst/total_cnt[45]} {design_1_i/core_top_0/inst/total_cnt[46]} {design_1_i/core_top_0/inst/total_cnt[47]} {design_1_i/core_top_0/inst/total_cnt[48]} {design_1_i/core_top_0/inst/total_cnt[49]} {design_1_i/core_top_0/inst/total_cnt[50]} {design_1_i/core_top_0/inst/total_cnt[51]} {design_1_i/core_top_0/inst/total_cnt[52]} {design_1_i/core_top_0/inst/total_cnt[53]} {design_1_i/core_top_0/inst/total_cnt[54]} {design_1_i/core_top_0/inst/total_cnt[55]} {design_1_i/core_top_0/inst/total_cnt[56]} {design_1_i/core_top_0/inst/total_cnt[57]} {design_1_i/core_top_0/inst/total_cnt[58]} {design_1_i/core_top_0/inst/total_cnt[59]} {design_1_i/core_top_0/inst/total_cnt[60]} {design_1_i/core_top_0/inst/total_cnt[61]} {design_1_i/core_top_0/inst/total_cnt[62]} {design_1_i/core_top_0/inst/total_cnt[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
set_property port_width 32 [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {design_1_i/core_top_0/inst/wr_data[0]} {design_1_i/core_top_0/inst/wr_data[1]} {design_1_i/core_top_0/inst/wr_data[2]} {design_1_i/core_top_0/inst/wr_data[3]} {design_1_i/core_top_0/inst/wr_data[4]} {design_1_i/core_top_0/inst/wr_data[5]} {design_1_i/core_top_0/inst/wr_data[6]} {design_1_i/core_top_0/inst/wr_data[7]} {design_1_i/core_top_0/inst/wr_data[8]} {design_1_i/core_top_0/inst/wr_data[9]} {design_1_i/core_top_0/inst/wr_data[10]} {design_1_i/core_top_0/inst/wr_data[11]} {design_1_i/core_top_0/inst/wr_data[12]} {design_1_i/core_top_0/inst/wr_data[13]} {design_1_i/core_top_0/inst/wr_data[14]} {design_1_i/core_top_0/inst/wr_data[15]} {design_1_i/core_top_0/inst/wr_data[16]} {design_1_i/core_top_0/inst/wr_data[17]} {design_1_i/core_top_0/inst/wr_data[18]} {design_1_i/core_top_0/inst/wr_data[19]} {design_1_i/core_top_0/inst/wr_data[20]} {design_1_i/core_top_0/inst/wr_data[21]} {design_1_i/core_top_0/inst/wr_data[22]} {design_1_i/core_top_0/inst/wr_data[23]} {design_1_i/core_top_0/inst/wr_data[24]} {design_1_i/core_top_0/inst/wr_data[25]} {design_1_i/core_top_0/inst/wr_data[26]} {design_1_i/core_top_0/inst/wr_data[27]} {design_1_i/core_top_0/inst/wr_data[28]} {design_1_i/core_top_0/inst/wr_data[29]} {design_1_i/core_top_0/inst/wr_data[30]} {design_1_i/core_top_0/inst/wr_data[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
set_property port_width 5 [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {design_1_i/core_top_0/inst/wr_addr[0]} {design_1_i/core_top_0/inst/wr_addr[1]} {design_1_i/core_top_0/inst/wr_addr[2]} {design_1_i/core_top_0/inst/wr_addr[3]} {design_1_i/core_top_0/inst/wr_addr[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
set_property port_width 5 [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {design_1_i/core_top_0/inst/rs2_num[0]} {design_1_i/core_top_0/inst/rs2_num[1]} {design_1_i/core_top_0/inst/rs2_num[2]} {design_1_i/core_top_0/inst/rs2_num[3]} {design_1_i/core_top_0/inst/rs2_num[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
set_property port_width 32 [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list {design_1_i/core_top_0/inst/rs2[0]} {design_1_i/core_top_0/inst/rs2[1]} {design_1_i/core_top_0/inst/rs2[2]} {design_1_i/core_top_0/inst/rs2[3]} {design_1_i/core_top_0/inst/rs2[4]} {design_1_i/core_top_0/inst/rs2[5]} {design_1_i/core_top_0/inst/rs2[6]} {design_1_i/core_top_0/inst/rs2[7]} {design_1_i/core_top_0/inst/rs2[8]} {design_1_i/core_top_0/inst/rs2[9]} {design_1_i/core_top_0/inst/rs2[10]} {design_1_i/core_top_0/inst/rs2[11]} {design_1_i/core_top_0/inst/rs2[12]} {design_1_i/core_top_0/inst/rs2[13]} {design_1_i/core_top_0/inst/rs2[14]} {design_1_i/core_top_0/inst/rs2[15]} {design_1_i/core_top_0/inst/rs2[16]} {design_1_i/core_top_0/inst/rs2[17]} {design_1_i/core_top_0/inst/rs2[18]} {design_1_i/core_top_0/inst/rs2[19]} {design_1_i/core_top_0/inst/rs2[20]} {design_1_i/core_top_0/inst/rs2[21]} {design_1_i/core_top_0/inst/rs2[22]} {design_1_i/core_top_0/inst/rs2[23]} {design_1_i/core_top_0/inst/rs2[24]} {design_1_i/core_top_0/inst/rs2[25]} {design_1_i/core_top_0/inst/rs2[26]} {design_1_i/core_top_0/inst/rs2[27]} {design_1_i/core_top_0/inst/rs2[28]} {design_1_i/core_top_0/inst/rs2[29]} {design_1_i/core_top_0/inst/rs2[30]} {design_1_i/core_top_0/inst/rs2[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
set_property port_width 5 [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {design_1_i/core_top_0/inst/rs1_num[0]} {design_1_i/core_top_0/inst/rs1_num[1]} {design_1_i/core_top_0/inst/rs1_num[2]} {design_1_i/core_top_0/inst/rs1_num[3]} {design_1_i/core_top_0/inst/rs1_num[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
set_property port_width 7 [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {design_1_i/core_top_0/inst/read_status[0]} {design_1_i/core_top_0/inst/read_status[1]} {design_1_i/core_top_0/inst/read_status[2]} {design_1_i/core_top_0/inst/read_status[3]} {design_1_i/core_top_0/inst/read_status[4]} {design_1_i/core_top_0/inst/read_status[5]} {design_1_i/core_top_0/inst/read_status[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
set_property port_width 8 [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {design_1_i/core_top_0/inst/rdata[0]} {design_1_i/core_top_0/inst/rdata[1]} {design_1_i/core_top_0/inst/rdata[2]} {design_1_i/core_top_0/inst/rdata[3]} {design_1_i/core_top_0/inst/rdata[4]} {design_1_i/core_top_0/inst/rdata[5]} {design_1_i/core_top_0/inst/rdata[6]} {design_1_i/core_top_0/inst/rdata[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
set_property port_width 32 [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {design_1_i/core_top_0/inst/pc_jalr[0]} {design_1_i/core_top_0/inst/pc_jalr[1]} {design_1_i/core_top_0/inst/pc_jalr[2]} {design_1_i/core_top_0/inst/pc_jalr[3]} {design_1_i/core_top_0/inst/pc_jalr[4]} {design_1_i/core_top_0/inst/pc_jalr[5]} {design_1_i/core_top_0/inst/pc_jalr[6]} {design_1_i/core_top_0/inst/pc_jalr[7]} {design_1_i/core_top_0/inst/pc_jalr[8]} {design_1_i/core_top_0/inst/pc_jalr[9]} {design_1_i/core_top_0/inst/pc_jalr[10]} {design_1_i/core_top_0/inst/pc_jalr[11]} {design_1_i/core_top_0/inst/pc_jalr[12]} {design_1_i/core_top_0/inst/pc_jalr[13]} {design_1_i/core_top_0/inst/pc_jalr[14]} {design_1_i/core_top_0/inst/pc_jalr[15]} {design_1_i/core_top_0/inst/pc_jalr[16]} {design_1_i/core_top_0/inst/pc_jalr[17]} {design_1_i/core_top_0/inst/pc_jalr[18]} {design_1_i/core_top_0/inst/pc_jalr[19]} {design_1_i/core_top_0/inst/pc_jalr[20]} {design_1_i/core_top_0/inst/pc_jalr[21]} {design_1_i/core_top_0/inst/pc_jalr[22]} {design_1_i/core_top_0/inst/pc_jalr[23]} {design_1_i/core_top_0/inst/pc_jalr[24]} {design_1_i/core_top_0/inst/pc_jalr[25]} {design_1_i/core_top_0/inst/pc_jalr[26]} {design_1_i/core_top_0/inst/pc_jalr[27]} {design_1_i/core_top_0/inst/pc_jalr[28]} {design_1_i/core_top_0/inst/pc_jalr[29]} {design_1_i/core_top_0/inst/pc_jalr[30]} {design_1_i/core_top_0/inst/pc_jalr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
set_property port_width 32 [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {design_1_i/core_top_0/inst/pc_before[0]} {design_1_i/core_top_0/inst/pc_before[1]} {design_1_i/core_top_0/inst/pc_before[2]} {design_1_i/core_top_0/inst/pc_before[3]} {design_1_i/core_top_0/inst/pc_before[4]} {design_1_i/core_top_0/inst/pc_before[5]} {design_1_i/core_top_0/inst/pc_before[6]} {design_1_i/core_top_0/inst/pc_before[7]} {design_1_i/core_top_0/inst/pc_before[8]} {design_1_i/core_top_0/inst/pc_before[9]} {design_1_i/core_top_0/inst/pc_before[10]} {design_1_i/core_top_0/inst/pc_before[11]} {design_1_i/core_top_0/inst/pc_before[12]} {design_1_i/core_top_0/inst/pc_before[13]} {design_1_i/core_top_0/inst/pc_before[14]} {design_1_i/core_top_0/inst/pc_before[15]} {design_1_i/core_top_0/inst/pc_before[16]} {design_1_i/core_top_0/inst/pc_before[17]} {design_1_i/core_top_0/inst/pc_before[18]} {design_1_i/core_top_0/inst/pc_before[19]} {design_1_i/core_top_0/inst/pc_before[20]} {design_1_i/core_top_0/inst/pc_before[21]} {design_1_i/core_top_0/inst/pc_before[22]} {design_1_i/core_top_0/inst/pc_before[23]} {design_1_i/core_top_0/inst/pc_before[24]} {design_1_i/core_top_0/inst/pc_before[25]} {design_1_i/core_top_0/inst/pc_before[26]} {design_1_i/core_top_0/inst/pc_before[27]} {design_1_i/core_top_0/inst/pc_before[28]} {design_1_i/core_top_0/inst/pc_before[29]} {design_1_i/core_top_0/inst/pc_before[30]} {design_1_i/core_top_0/inst/pc_before[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
set_property port_width 32 [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {design_1_i/core_top_0/inst/pc_add_imm[0]} {design_1_i/core_top_0/inst/pc_add_imm[1]} {design_1_i/core_top_0/inst/pc_add_imm[2]} {design_1_i/core_top_0/inst/pc_add_imm[3]} {design_1_i/core_top_0/inst/pc_add_imm[4]} {design_1_i/core_top_0/inst/pc_add_imm[5]} {design_1_i/core_top_0/inst/pc_add_imm[6]} {design_1_i/core_top_0/inst/pc_add_imm[7]} {design_1_i/core_top_0/inst/pc_add_imm[8]} {design_1_i/core_top_0/inst/pc_add_imm[9]} {design_1_i/core_top_0/inst/pc_add_imm[10]} {design_1_i/core_top_0/inst/pc_add_imm[11]} {design_1_i/core_top_0/inst/pc_add_imm[12]} {design_1_i/core_top_0/inst/pc_add_imm[13]} {design_1_i/core_top_0/inst/pc_add_imm[14]} {design_1_i/core_top_0/inst/pc_add_imm[15]} {design_1_i/core_top_0/inst/pc_add_imm[16]} {design_1_i/core_top_0/inst/pc_add_imm[17]} {design_1_i/core_top_0/inst/pc_add_imm[18]} {design_1_i/core_top_0/inst/pc_add_imm[19]} {design_1_i/core_top_0/inst/pc_add_imm[20]} {design_1_i/core_top_0/inst/pc_add_imm[21]} {design_1_i/core_top_0/inst/pc_add_imm[22]} {design_1_i/core_top_0/inst/pc_add_imm[23]} {design_1_i/core_top_0/inst/pc_add_imm[24]} {design_1_i/core_top_0/inst/pc_add_imm[25]} {design_1_i/core_top_0/inst/pc_add_imm[26]} {design_1_i/core_top_0/inst/pc_add_imm[27]} {design_1_i/core_top_0/inst/pc_add_imm[28]} {design_1_i/core_top_0/inst/pc_add_imm[29]} {design_1_i/core_top_0/inst/pc_add_imm[30]} {design_1_i/core_top_0/inst/pc_add_imm[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
set_property port_width 32 [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {design_1_i/core_top_0/inst/pc_add_4[0]} {design_1_i/core_top_0/inst/pc_add_4[1]} {design_1_i/core_top_0/inst/pc_add_4[2]} {design_1_i/core_top_0/inst/pc_add_4[3]} {design_1_i/core_top_0/inst/pc_add_4[4]} {design_1_i/core_top_0/inst/pc_add_4[5]} {design_1_i/core_top_0/inst/pc_add_4[6]} {design_1_i/core_top_0/inst/pc_add_4[7]} {design_1_i/core_top_0/inst/pc_add_4[8]} {design_1_i/core_top_0/inst/pc_add_4[9]} {design_1_i/core_top_0/inst/pc_add_4[10]} {design_1_i/core_top_0/inst/pc_add_4[11]} {design_1_i/core_top_0/inst/pc_add_4[12]} {design_1_i/core_top_0/inst/pc_add_4[13]} {design_1_i/core_top_0/inst/pc_add_4[14]} {design_1_i/core_top_0/inst/pc_add_4[15]} {design_1_i/core_top_0/inst/pc_add_4[16]} {design_1_i/core_top_0/inst/pc_add_4[17]} {design_1_i/core_top_0/inst/pc_add_4[18]} {design_1_i/core_top_0/inst/pc_add_4[19]} {design_1_i/core_top_0/inst/pc_add_4[20]} {design_1_i/core_top_0/inst/pc_add_4[21]} {design_1_i/core_top_0/inst/pc_add_4[22]} {design_1_i/core_top_0/inst/pc_add_4[23]} {design_1_i/core_top_0/inst/pc_add_4[24]} {design_1_i/core_top_0/inst/pc_add_4[25]} {design_1_i/core_top_0/inst/pc_add_4[26]} {design_1_i/core_top_0/inst/pc_add_4[27]} {design_1_i/core_top_0/inst/pc_add_4[28]} {design_1_i/core_top_0/inst/pc_add_4[29]} {design_1_i/core_top_0/inst/pc_add_4[30]} {design_1_i/core_top_0/inst/pc_add_4[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
set_property port_width 32 [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list {design_1_i/core_top_0/inst/pc[0]} {design_1_i/core_top_0/inst/pc[1]} {design_1_i/core_top_0/inst/pc[2]} {design_1_i/core_top_0/inst/pc[3]} {design_1_i/core_top_0/inst/pc[4]} {design_1_i/core_top_0/inst/pc[5]} {design_1_i/core_top_0/inst/pc[6]} {design_1_i/core_top_0/inst/pc[7]} {design_1_i/core_top_0/inst/pc[8]} {design_1_i/core_top_0/inst/pc[9]} {design_1_i/core_top_0/inst/pc[10]} {design_1_i/core_top_0/inst/pc[11]} {design_1_i/core_top_0/inst/pc[12]} {design_1_i/core_top_0/inst/pc[13]} {design_1_i/core_top_0/inst/pc[14]} {design_1_i/core_top_0/inst/pc[15]} {design_1_i/core_top_0/inst/pc[16]} {design_1_i/core_top_0/inst/pc[17]} {design_1_i/core_top_0/inst/pc[18]} {design_1_i/core_top_0/inst/pc[19]} {design_1_i/core_top_0/inst/pc[20]} {design_1_i/core_top_0/inst/pc[21]} {design_1_i/core_top_0/inst/pc[22]} {design_1_i/core_top_0/inst/pc[23]} {design_1_i/core_top_0/inst/pc[24]} {design_1_i/core_top_0/inst/pc[25]} {design_1_i/core_top_0/inst/pc[26]} {design_1_i/core_top_0/inst/pc[27]} {design_1_i/core_top_0/inst/pc[28]} {design_1_i/core_top_0/inst/pc[29]} {design_1_i/core_top_0/inst/pc[30]} {design_1_i/core_top_0/inst/pc[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
set_property port_width 5 [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {design_1_i/core_top_0/inst/fwr_addr[0]} {design_1_i/core_top_0/inst/fwr_addr[1]} {design_1_i/core_top_0/inst/fwr_addr[2]} {design_1_i/core_top_0/inst/fwr_addr[3]} {design_1_i/core_top_0/inst/fwr_addr[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
set_property port_width 32 [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list {design_1_i/core_top_0/inst/imm[0]} {design_1_i/core_top_0/inst/imm[1]} {design_1_i/core_top_0/inst/imm[2]} {design_1_i/core_top_0/inst/imm[3]} {design_1_i/core_top_0/inst/imm[4]} {design_1_i/core_top_0/inst/imm[5]} {design_1_i/core_top_0/inst/imm[6]} {design_1_i/core_top_0/inst/imm[7]} {design_1_i/core_top_0/inst/imm[8]} {design_1_i/core_top_0/inst/imm[9]} {design_1_i/core_top_0/inst/imm[10]} {design_1_i/core_top_0/inst/imm[11]} {design_1_i/core_top_0/inst/imm[12]} {design_1_i/core_top_0/inst/imm[13]} {design_1_i/core_top_0/inst/imm[14]} {design_1_i/core_top_0/inst/imm[15]} {design_1_i/core_top_0/inst/imm[16]} {design_1_i/core_top_0/inst/imm[17]} {design_1_i/core_top_0/inst/imm[18]} {design_1_i/core_top_0/inst/imm[19]} {design_1_i/core_top_0/inst/imm[20]} {design_1_i/core_top_0/inst/imm[21]} {design_1_i/core_top_0/inst/imm[22]} {design_1_i/core_top_0/inst/imm[23]} {design_1_i/core_top_0/inst/imm[24]} {design_1_i/core_top_0/inst/imm[25]} {design_1_i/core_top_0/inst/imm[26]} {design_1_i/core_top_0/inst/imm[27]} {design_1_i/core_top_0/inst/imm[28]} {design_1_i/core_top_0/inst/imm[29]} {design_1_i/core_top_0/inst/imm[30]} {design_1_i/core_top_0/inst/imm[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
set_property port_width 5 [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list {design_1_i/core_top_0/inst/frs2_num[0]} {design_1_i/core_top_0/inst/frs2_num[1]} {design_1_i/core_top_0/inst/frs2_num[2]} {design_1_i/core_top_0/inst/frs2_num[3]} {design_1_i/core_top_0/inst/frs2_num[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
set_property port_width 5 [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list {design_1_i/core_top_0/inst/frs1_num[0]} {design_1_i/core_top_0/inst/frs1_num[1]} {design_1_i/core_top_0/inst/frs1_num[2]} {design_1_i/core_top_0/inst/frs1_num[3]} {design_1_i/core_top_0/inst/frs1_num[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
set_property port_width 7 [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list {design_1_i/core_top_0/inst/cpu_state[0]} {design_1_i/core_top_0/inst/cpu_state[1]} {design_1_i/core_top_0/inst/cpu_state[2]} {design_1_i/core_top_0/inst/cpu_state[3]} {design_1_i/core_top_0/inst/cpu_state[4]} {design_1_i/core_top_0/inst/cpu_state[5]} {design_1_i/core_top_0/inst/cpu_state[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
set_property port_width 32 [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list {design_1_i/core_top_0/inst/alu_result[0]} {design_1_i/core_top_0/inst/alu_result[1]} {design_1_i/core_top_0/inst/alu_result[2]} {design_1_i/core_top_0/inst/alu_result[3]} {design_1_i/core_top_0/inst/alu_result[4]} {design_1_i/core_top_0/inst/alu_result[5]} {design_1_i/core_top_0/inst/alu_result[6]} {design_1_i/core_top_0/inst/alu_result[7]} {design_1_i/core_top_0/inst/alu_result[8]} {design_1_i/core_top_0/inst/alu_result[9]} {design_1_i/core_top_0/inst/alu_result[10]} {design_1_i/core_top_0/inst/alu_result[11]} {design_1_i/core_top_0/inst/alu_result[12]} {design_1_i/core_top_0/inst/alu_result[13]} {design_1_i/core_top_0/inst/alu_result[14]} {design_1_i/core_top_0/inst/alu_result[15]} {design_1_i/core_top_0/inst/alu_result[16]} {design_1_i/core_top_0/inst/alu_result[17]} {design_1_i/core_top_0/inst/alu_result[18]} {design_1_i/core_top_0/inst/alu_result[19]} {design_1_i/core_top_0/inst/alu_result[20]} {design_1_i/core_top_0/inst/alu_result[21]} {design_1_i/core_top_0/inst/alu_result[22]} {design_1_i/core_top_0/inst/alu_result[23]} {design_1_i/core_top_0/inst/alu_result[24]} {design_1_i/core_top_0/inst/alu_result[25]} {design_1_i/core_top_0/inst/alu_result[26]} {design_1_i/core_top_0/inst/alu_result[27]} {design_1_i/core_top_0/inst/alu_result[28]} {design_1_i/core_top_0/inst/alu_result[29]} {design_1_i/core_top_0/inst/alu_result[30]} {design_1_i/core_top_0/inst/alu_result[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
set_property port_width 5 [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list {design_1_i/core_top_0/inst/frd_num[0]} {design_1_i/core_top_0/inst/frd_num[1]} {design_1_i/core_top_0/inst/frd_num[2]} {design_1_i/core_top_0/inst/frd_num[3]} {design_1_i/core_top_0/inst/frd_num[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
set_property port_width 5 [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list {design_1_i/core_top_0/inst/rd_num[0]} {design_1_i/core_top_0/inst/rd_num[1]} {design_1_i/core_top_0/inst/rd_num[2]} {design_1_i/core_top_0/inst/rd_num[3]} {design_1_i/core_top_0/inst/rd_num[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list design_1_i/core_fpu_0/inst/addsub_f]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list design_1_i/core_fpu_0/inst/comp_f]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list design_1_i/core_fpu_0/inst/div_f]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list design_1_i/core_fpu_0/inst/fcvtsw_f]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list design_1_i/core_fpu_0/inst/fcvtws_f]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list design_1_i/core_top_0/inst/frdvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list design_1_i/core_fpu_0/inst/fsqrts_f]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list design_1_i/core_top_0/inst/fwe]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list design_1_i/core_top_0/inst/i_add]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list design_1_i/core_top_0/inst/i_addi]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list design_1_i/core_top_0/inst/i_and]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list design_1_i/core_top_0/inst/i_andi]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list design_1_i/core_top_0/inst/i_auipc]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list design_1_i/core_top_0/inst/i_beq]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list design_1_i/core_top_0/inst/i_bge]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list design_1_i/core_top_0/inst/i_bgeu]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list design_1_i/core_top_0/inst/i_blt]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list design_1_i/core_top_0/inst/i_bltu]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list design_1_i/core_top_0/inst/i_bne]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list design_1_i/core_top_0/inst/i_fence]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list design_1_i/core_top_0/inst/i_fencei]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list design_1_i/core_top_0/inst/i_flw]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list design_1_i/core_top_0/inst/i_fmvsx]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list design_1_i/core_top_0/inst/i_fsgnjxs]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list design_1_i/core_top_0/inst/i_fsw]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list design_1_i/core_top_0/inst/i_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list design_1_i/core_top_0/inst/i_jal]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list design_1_i/core_top_0/inst/i_jalr]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list design_1_i/core_top_0/inst/i_lb]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list design_1_i/core_top_0/inst/i_lbu]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list design_1_i/core_top_0/inst/i_lh]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list design_1_i/core_top_0/inst/i_lhu]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list design_1_i/core_top_0/inst/i_lui]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list design_1_i/core_top_0/inst/i_lw]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list design_1_i/core_top_0/inst/i_or]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list design_1_i/core_top_0/inst/i_ori]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list design_1_i/core_top_0/inst/i_out]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list design_1_i/core_top_0/inst/i_rot]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list design_1_i/core_top_0/inst/i_sb]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list design_1_i/core_top_0/inst/i_sh]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list design_1_i/core_top_0/inst/i_sll]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list design_1_i/core_top_0/inst/i_slli]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list design_1_i/core_top_0/inst/i_slt]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list design_1_i/core_top_0/inst/i_slti]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list design_1_i/core_top_0/inst/i_sltiu]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe130]
set_property port_width 1 [get_debug_ports u_ila_0/probe130]
connect_debug_port u_ila_0/probe130 [get_nets [list design_1_i/core_top_0/inst/i_sltu]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe131]
set_property port_width 1 [get_debug_ports u_ila_0/probe131]
connect_debug_port u_ila_0/probe131 [get_nets [list design_1_i/core_top_0/inst/i_sra]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe132]
set_property port_width 1 [get_debug_ports u_ila_0/probe132]
connect_debug_port u_ila_0/probe132 [get_nets [list design_1_i/core_top_0/inst/i_srai]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe133]
set_property port_width 1 [get_debug_ports u_ila_0/probe133]
connect_debug_port u_ila_0/probe133 [get_nets [list design_1_i/core_top_0/inst/i_srl]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe134]
set_property port_width 1 [get_debug_ports u_ila_0/probe134]
connect_debug_port u_ila_0/probe134 [get_nets [list design_1_i/core_top_0/inst/i_srli]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe135]
set_property port_width 1 [get_debug_ports u_ila_0/probe135]
connect_debug_port u_ila_0/probe135 [get_nets [list design_1_i/core_top_0/inst/i_sub]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe136]
set_property port_width 1 [get_debug_ports u_ila_0/probe136]
connect_debug_port u_ila_0/probe136 [get_nets [list design_1_i/core_top_0/inst/i_sw]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe137]
set_property port_width 1 [get_debug_ports u_ila_0/probe137]
connect_debug_port u_ila_0/probe137 [get_nets [list design_1_i/core_top_0/inst/i_xor]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe138]
set_property port_width 1 [get_debug_ports u_ila_0/probe138]
connect_debug_port u_ila_0/probe138 [get_nets [list design_1_i/core_top_0/inst/i_xori]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe139]
set_property port_width 1 [get_debug_ports u_ila_0/probe139]
connect_debug_port u_ila_0/probe139 [get_nets [list design_1_i/core_top_0/inst/ine]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe140]
set_property port_width 1 [get_debug_ports u_ila_0/probe140]
connect_debug_port u_ila_0/probe140 [get_nets [list design_1_i/core_fpu_0/inst/mul_f]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe141]
set_property port_width 1 [get_debug_ports u_ila_0/probe141]
connect_debug_port u_ila_0/probe141 [get_nets [list design_1_i/core_top_0/inst/rdvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe142]
set_property port_width 1 [get_debug_ports u_ila_0/probe142]
connect_debug_port u_ila_0/probe142 [get_nets [list design_1_i/core_top_0/inst/we]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe143]
set_property port_width 1 [get_debug_ports u_ila_0/probe143]
connect_debug_port u_ila_0/probe143 [get_nets [list design_1_i/core_top_0/inst/wr_pc_we]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_clk_out1]
