Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Oct 29 21:03:38 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_timing_summary_routed.rpt -pb Lab5_timing_summary_routed.pb -rpx Lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sev_seg/clk_divider_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.153     -406.519                     63                 1035        0.133        0.000                      0                 1035        4.500        0.000                       0                   392  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -12.153     -406.519                     63                  677        0.133        0.000                      0                  677        4.500        0.000                       0                   392  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.809        0.000                      0                  358        0.394        0.000                      0                  358  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           63  Failing Endpoints,  Worst Slack      -12.153ns,  Total Violation     -406.519ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.153ns  (required time - arrival time)
  Source:                 item_price_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.020ns  (logic 11.147ns (50.622%)  route 10.873ns (49.378%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X43Y44         FDCE                                         r  item_price_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  item_price_reg[0]_replica_1/Q
                         net (fo=9, routed)           0.842     6.385    item_price__0[0]_repN_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.509 r  get_item_num[3]_i_56/O
                         net (fo=14, routed)          0.657     7.166    get_item_num[3]_i_56_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.290 r  get_item_num[3]_i_48/O
                         net (fo=3, routed)           0.669     7.960    get_item_num[3]_i_48_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.084 r  get_item_num[3]_i_52/O
                         net (fo=1, routed)           0.000     8.084    get_item_num[3]_i_52_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  get_item_num_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.485    get_item_num_reg[3]_i_30_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  get_item_num_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.599    get_item_num_reg[3]_i_27_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.870 r  get_item_num_reg[3]_i_26/CO[0]
                         net (fo=11, routed)          0.520     9.390    get_item_num_reg[3]_i_26_n_3
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.373     9.763 r  get_item_num[3]_i_37/O
                         net (fo=1, routed)           0.000     9.763    get_item_num[3]_i_37_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.313 r  get_item_num_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.313    get_item_num_reg[3]_i_18_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  get_item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.427    get_item_num_reg[3]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.584 r  get_item_num_reg[3]_i_14/CO[1]
                         net (fo=11, routed)          0.568    11.152    get_item_num_reg[3]_i_14_n_2
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    11.481 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    11.481    get_item_num[3]_i_25_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.031 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.031    get_item_num_reg[3]_i_9_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.145 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.145    get_item_num_reg[3]_i_6_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.302 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.761    13.064    get_item_num_reg[3]_i_5_n_2
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.329    13.393 r  item_num[1]_i_29/O
                         net (fo=1, routed)           0.000    13.393    item_num[1]_i_29_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.926 r  item_num_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.926    item_num_reg[1]_i_16_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.043    get_item_num_reg[3]_i_4_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.200 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=37, routed)          0.697    14.897    get_item_num2[3]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.332    15.229 r  item_num[1]_i_26/O
                         net (fo=1, routed)           0.000    15.229    item_num[1]_i_26_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.779 r  item_num_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.779    item_num_reg[1]_i_11_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  item_num_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.893    item_num_reg[1]_i_6_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.050 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=37, routed)          0.817    16.867    get_item_num2[2]
    SLICE_X41Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.652 r  item_num_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.652    item_num_reg[1]_i_10_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.766 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.766    item_num_reg[1]_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.923 r  item_num_reg[1]_i_3/CO[1]
                         net (fo=28, routed)          0.755    18.679    get_item_num2[1]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.329    19.008 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    19.008    item_num[2]_i_16_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.541 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.541    item_num_reg[2]_i_9_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.001    19.659    item_num_reg[2]_i_7_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.913 f  item_num_reg[2]_i_6/CO[0]
                         net (fo=12, routed)          0.545    20.458    get_item_num2[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.367    20.825 f  item_num[1]_i_9/O
                         net (fo=9, routed)           0.502    21.327    item_num[1]_i_9_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.451 r  pay_10[3]_i_17/O
                         net (fo=2, routed)           0.730    22.181    pay_10[3]_i_17_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    22.305 r  pay_10[3]_i_15_comp_1/O
                         net (fo=1, routed)           0.941    23.247    pay_10[3]_i_15_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.124    23.371 r  pay_10[3]_i_6_comp/O
                         net (fo=1, routed)           0.000    23.371    pay_10[3]_i_6_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.619 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.641    24.260    pay_10_reg[3]_i_2_n_4
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.306    24.566 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.608    25.174    money_10[1]_i_4_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.298 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    25.298    pay_1[3]_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.938 r  pay_1_reg[3]_i_2/O[3]
                         net (fo=3, routed)           0.310    26.248    nums00_out[3]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.306    26.554 r  nums[3]_P_i_6/O
                         net (fo=1, routed)           0.151    26.705    key_de/nums_reg[3]_P_1
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124    26.829 f  key_de/nums[3]_P_i_5/O
                         net (fo=1, routed)           0.154    26.983    key_de/nums[3]_P_i_5_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124    27.107 r  key_de/nums[3]_P_i_1/O
                         net (fo=1, routed)           0.000    27.107    p_3_out[3]
    SLICE_X41Y53         FDPE                                         r  nums_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X41Y53         FDPE                                         r  nums_reg[3]_P/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X41Y53         FDPE (Setup_fdpe_C_D)        0.032    14.954    nums_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -27.107    
  -------------------------------------------------------------------
                         slack                                -12.153    

Slack (VIOLATED) :        -11.961ns  (required time - arrival time)
  Source:                 item_price_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.829ns  (logic 10.959ns (50.204%)  route 10.870ns (49.796%))
  Logic Levels:           39  (CARRY4=23 LUT3=5 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X43Y44         FDCE                                         r  item_price_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  item_price_reg[0]_replica_1/Q
                         net (fo=9, routed)           0.842     6.385    item_price__0[0]_repN_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.509 r  get_item_num[3]_i_56/O
                         net (fo=14, routed)          0.657     7.166    get_item_num[3]_i_56_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.290 r  get_item_num[3]_i_48/O
                         net (fo=3, routed)           0.669     7.960    get_item_num[3]_i_48_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.084 r  get_item_num[3]_i_52/O
                         net (fo=1, routed)           0.000     8.084    get_item_num[3]_i_52_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  get_item_num_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.485    get_item_num_reg[3]_i_30_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  get_item_num_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.599    get_item_num_reg[3]_i_27_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.870 r  get_item_num_reg[3]_i_26/CO[0]
                         net (fo=11, routed)          0.520     9.390    get_item_num_reg[3]_i_26_n_3
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.373     9.763 r  get_item_num[3]_i_37/O
                         net (fo=1, routed)           0.000     9.763    get_item_num[3]_i_37_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.313 r  get_item_num_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.313    get_item_num_reg[3]_i_18_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  get_item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.427    get_item_num_reg[3]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.584 r  get_item_num_reg[3]_i_14/CO[1]
                         net (fo=11, routed)          0.568    11.152    get_item_num_reg[3]_i_14_n_2
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    11.481 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    11.481    get_item_num[3]_i_25_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.031 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.031    get_item_num_reg[3]_i_9_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.145 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.145    get_item_num_reg[3]_i_6_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.302 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.761    13.064    get_item_num_reg[3]_i_5_n_2
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.329    13.393 r  item_num[1]_i_29/O
                         net (fo=1, routed)           0.000    13.393    item_num[1]_i_29_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.926 r  item_num_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.926    item_num_reg[1]_i_16_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.043    get_item_num_reg[3]_i_4_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.200 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=37, routed)          0.697    14.897    get_item_num2[3]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.332    15.229 r  item_num[1]_i_26/O
                         net (fo=1, routed)           0.000    15.229    item_num[1]_i_26_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.779 r  item_num_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.779    item_num_reg[1]_i_11_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  item_num_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.893    item_num_reg[1]_i_6_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.050 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=37, routed)          0.817    16.867    get_item_num2[2]
    SLICE_X41Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.652 r  item_num_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.652    item_num_reg[1]_i_10_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.766 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.766    item_num_reg[1]_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.923 r  item_num_reg[1]_i_3/CO[1]
                         net (fo=28, routed)          0.755    18.679    get_item_num2[1]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.329    19.008 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    19.008    item_num[2]_i_16_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.541 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.541    item_num_reg[2]_i_9_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.001    19.659    item_num_reg[2]_i_7_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.913 f  item_num_reg[2]_i_6/CO[0]
                         net (fo=12, routed)          0.545    20.458    get_item_num2[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.367    20.825 f  item_num[1]_i_9/O
                         net (fo=9, routed)           0.502    21.327    item_num[1]_i_9_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.451 r  pay_10[3]_i_17/O
                         net (fo=2, routed)           0.730    22.181    pay_10[3]_i_17_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    22.305 r  pay_10[3]_i_15_comp_1/O
                         net (fo=1, routed)           0.941    23.247    pay_10[3]_i_15_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.124    23.371 r  pay_10[3]_i_6_comp/O
                         net (fo=1, routed)           0.000    23.371    pay_10[3]_i_6_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.619 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.641    24.260    pay_10_reg[3]_i_2_n_4
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.306    24.566 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.608    25.174    money_10[1]_i_4_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.298 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    25.298    pay_1[3]_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.878 f  pay_1_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.461    26.339    nums00_out[2]
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.302    26.641 r  money_1[3]_i_5/O
                         net (fo=1, routed)           0.151    26.792    key_de/money_1_reg[3]_2
    SLICE_X47Y52         LUT5 (Prop_lut5_I2_O)        0.124    26.916 r  key_de/money_1[3]_i_2/O
                         net (fo=1, routed)           0.000    26.916    key_de_n_32
    SLICE_X47Y52         FDCE                                         r  money_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X47Y52         FDCE                                         r  money_1_reg[3]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X47Y52         FDCE (Setup_fdce_C_D)        0.031    14.955    money_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -26.916    
  -------------------------------------------------------------------
                         slack                                -11.961    

Slack (VIOLATED) :        -11.935ns  (required time - arrival time)
  Source:                 item_price_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.847ns  (logic 10.959ns (50.162%)  route 10.888ns (49.838%))
  Logic Levels:           39  (CARRY4=23 LUT3=5 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X43Y44         FDCE                                         r  item_price_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  item_price_reg[0]_replica_1/Q
                         net (fo=9, routed)           0.842     6.385    item_price__0[0]_repN_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.509 r  get_item_num[3]_i_56/O
                         net (fo=14, routed)          0.657     7.166    get_item_num[3]_i_56_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.290 r  get_item_num[3]_i_48/O
                         net (fo=3, routed)           0.669     7.960    get_item_num[3]_i_48_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.084 r  get_item_num[3]_i_52/O
                         net (fo=1, routed)           0.000     8.084    get_item_num[3]_i_52_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  get_item_num_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.485    get_item_num_reg[3]_i_30_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  get_item_num_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.599    get_item_num_reg[3]_i_27_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.870 r  get_item_num_reg[3]_i_26/CO[0]
                         net (fo=11, routed)          0.520     9.390    get_item_num_reg[3]_i_26_n_3
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.373     9.763 r  get_item_num[3]_i_37/O
                         net (fo=1, routed)           0.000     9.763    get_item_num[3]_i_37_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.313 r  get_item_num_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.313    get_item_num_reg[3]_i_18_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  get_item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.427    get_item_num_reg[3]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.584 r  get_item_num_reg[3]_i_14/CO[1]
                         net (fo=11, routed)          0.568    11.152    get_item_num_reg[3]_i_14_n_2
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    11.481 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    11.481    get_item_num[3]_i_25_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.031 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.031    get_item_num_reg[3]_i_9_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.145 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.145    get_item_num_reg[3]_i_6_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.302 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.761    13.064    get_item_num_reg[3]_i_5_n_2
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.329    13.393 r  item_num[1]_i_29/O
                         net (fo=1, routed)           0.000    13.393    item_num[1]_i_29_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.926 r  item_num_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.926    item_num_reg[1]_i_16_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.043    get_item_num_reg[3]_i_4_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.200 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=37, routed)          0.697    14.897    get_item_num2[3]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.332    15.229 r  item_num[1]_i_26/O
                         net (fo=1, routed)           0.000    15.229    item_num[1]_i_26_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.779 r  item_num_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.779    item_num_reg[1]_i_11_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  item_num_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.893    item_num_reg[1]_i_6_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.050 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=37, routed)          0.817    16.867    get_item_num2[2]
    SLICE_X41Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.652 r  item_num_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.652    item_num_reg[1]_i_10_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.766 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.766    item_num_reg[1]_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.923 r  item_num_reg[1]_i_3/CO[1]
                         net (fo=28, routed)          0.755    18.679    get_item_num2[1]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.329    19.008 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    19.008    item_num[2]_i_16_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.541 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.541    item_num_reg[2]_i_9_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.001    19.659    item_num_reg[2]_i_7_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.913 f  item_num_reg[2]_i_6/CO[0]
                         net (fo=12, routed)          0.545    20.458    get_item_num2[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.367    20.825 f  item_num[1]_i_9/O
                         net (fo=9, routed)           0.502    21.327    item_num[1]_i_9_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.451 r  pay_10[3]_i_17/O
                         net (fo=2, routed)           0.730    22.181    pay_10[3]_i_17_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    22.305 r  pay_10[3]_i_15_comp_1/O
                         net (fo=1, routed)           0.941    23.247    pay_10[3]_i_15_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.124    23.371 r  pay_10[3]_i_6_comp/O
                         net (fo=1, routed)           0.000    23.371    pay_10[3]_i_6_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.619 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.641    24.260    pay_10_reg[3]_i_2_n_4
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.306    24.566 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.608    25.174    money_10[1]_i_4_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.298 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    25.298    pay_1[3]_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.878 r  pay_1_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.466    26.344    key_de/money_1_reg[3]_0[2]
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.302    26.646 r  key_de/nums[2]_C_i_5/O
                         net (fo=1, routed)           0.165    26.811    key_de/nums[2]_C_i_5_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.935 r  key_de/nums[2]_C_i_1/O
                         net (fo=1, routed)           0.000    26.935    p_3_out[2]
    SLICE_X42Y53         FDCE                                         r  nums_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  nums_reg[2]_C/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X42Y53         FDCE (Setup_fdce_C_D)        0.077    14.999    nums_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -26.935    
  -------------------------------------------------------------------
                         slack                                -11.935    

Slack (VIOLATED) :        -11.749ns  (required time - arrival time)
  Source:                 item_price_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.615ns  (logic 10.607ns (49.073%)  route 11.008ns (50.927%))
  Logic Levels:           39  (CARRY4=23 LUT3=5 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X43Y44         FDCE                                         r  item_price_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  item_price_reg[0]_replica_1/Q
                         net (fo=9, routed)           0.842     6.385    item_price__0[0]_repN_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.509 r  get_item_num[3]_i_56/O
                         net (fo=14, routed)          0.657     7.166    get_item_num[3]_i_56_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.290 r  get_item_num[3]_i_48/O
                         net (fo=3, routed)           0.669     7.960    get_item_num[3]_i_48_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.084 r  get_item_num[3]_i_52/O
                         net (fo=1, routed)           0.000     8.084    get_item_num[3]_i_52_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  get_item_num_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.485    get_item_num_reg[3]_i_30_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  get_item_num_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.599    get_item_num_reg[3]_i_27_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.870 r  get_item_num_reg[3]_i_26/CO[0]
                         net (fo=11, routed)          0.520     9.390    get_item_num_reg[3]_i_26_n_3
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.373     9.763 r  get_item_num[3]_i_37/O
                         net (fo=1, routed)           0.000     9.763    get_item_num[3]_i_37_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.313 r  get_item_num_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.313    get_item_num_reg[3]_i_18_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  get_item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.427    get_item_num_reg[3]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.584 r  get_item_num_reg[3]_i_14/CO[1]
                         net (fo=11, routed)          0.568    11.152    get_item_num_reg[3]_i_14_n_2
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    11.481 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    11.481    get_item_num[3]_i_25_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.031 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.031    get_item_num_reg[3]_i_9_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.145 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.145    get_item_num_reg[3]_i_6_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.302 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.761    13.064    get_item_num_reg[3]_i_5_n_2
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.329    13.393 r  item_num[1]_i_29/O
                         net (fo=1, routed)           0.000    13.393    item_num[1]_i_29_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.926 r  item_num_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.926    item_num_reg[1]_i_16_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.043    get_item_num_reg[3]_i_4_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.200 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=37, routed)          0.697    14.897    get_item_num2[3]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.332    15.229 r  item_num[1]_i_26/O
                         net (fo=1, routed)           0.000    15.229    item_num[1]_i_26_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.779 r  item_num_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.779    item_num_reg[1]_i_11_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  item_num_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.893    item_num_reg[1]_i_6_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.050 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=37, routed)          0.817    16.867    get_item_num2[2]
    SLICE_X41Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.652 r  item_num_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.652    item_num_reg[1]_i_10_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.766 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.766    item_num_reg[1]_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.923 r  item_num_reg[1]_i_3/CO[1]
                         net (fo=28, routed)          0.755    18.679    get_item_num2[1]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.329    19.008 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    19.008    item_num[2]_i_16_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.541 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.541    item_num_reg[2]_i_9_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.001    19.659    item_num_reg[2]_i_7_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.913 f  item_num_reg[2]_i_6/CO[0]
                         net (fo=12, routed)          0.545    20.458    get_item_num2[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.367    20.825 f  item_num[1]_i_9/O
                         net (fo=9, routed)           0.502    21.327    item_num[1]_i_9_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.451 r  pay_10[3]_i_17/O
                         net (fo=2, routed)           0.730    22.181    pay_10[3]_i_17_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    22.305 r  pay_10[3]_i_15_comp_1/O
                         net (fo=1, routed)           0.941    23.247    pay_10[3]_i_15_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.124    23.371 r  pay_10[3]_i_6_comp/O
                         net (fo=1, routed)           0.000    23.371    pay_10[3]_i_6_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.619 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.641    24.260    pay_10_reg[3]_i_2_n_4
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.306    24.566 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.608    25.174    money_10[1]_i_4_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.298 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    25.298    pay_1[3]_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.525 r  pay_1_reg[3]_i_2/O[1]
                         net (fo=5, routed)           0.599    26.124    nums00_out[1]
    SLICE_X43Y54         LUT4 (Prop_lut4_I3_O)        0.303    26.427 r  nums[1]_P_i_3/O
                         net (fo=1, routed)           0.151    26.578    key_de/nums_reg[1]_P_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.702 r  key_de/nums[1]_P_i_1/O
                         net (fo=1, routed)           0.000    26.702    p_3_out[1]
    SLICE_X43Y54         FDPE                                         r  nums_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y54         FDPE                                         r  nums_reg[1]_P/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y54         FDPE (Setup_fdpe_C_D)        0.031    14.953    nums_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -26.702    
  -------------------------------------------------------------------
                         slack                                -11.749    

Slack (VIOLATED) :        -11.663ns  (required time - arrival time)
  Source:                 item_price_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.528ns  (logic 10.835ns (50.329%)  route 10.693ns (49.671%))
  Logic Levels:           38  (CARRY4=23 LUT3=5 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X43Y44         FDCE                                         r  item_price_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  item_price_reg[0]_replica_1/Q
                         net (fo=9, routed)           0.842     6.385    item_price__0[0]_repN_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.509 r  get_item_num[3]_i_56/O
                         net (fo=14, routed)          0.657     7.166    get_item_num[3]_i_56_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.290 r  get_item_num[3]_i_48/O
                         net (fo=3, routed)           0.669     7.960    get_item_num[3]_i_48_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.084 r  get_item_num[3]_i_52/O
                         net (fo=1, routed)           0.000     8.084    get_item_num[3]_i_52_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  get_item_num_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.485    get_item_num_reg[3]_i_30_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  get_item_num_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.599    get_item_num_reg[3]_i_27_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.870 r  get_item_num_reg[3]_i_26/CO[0]
                         net (fo=11, routed)          0.520     9.390    get_item_num_reg[3]_i_26_n_3
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.373     9.763 r  get_item_num[3]_i_37/O
                         net (fo=1, routed)           0.000     9.763    get_item_num[3]_i_37_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.313 r  get_item_num_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.313    get_item_num_reg[3]_i_18_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  get_item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.427    get_item_num_reg[3]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.584 r  get_item_num_reg[3]_i_14/CO[1]
                         net (fo=11, routed)          0.568    11.152    get_item_num_reg[3]_i_14_n_2
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    11.481 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    11.481    get_item_num[3]_i_25_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.031 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.031    get_item_num_reg[3]_i_9_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.145 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.145    get_item_num_reg[3]_i_6_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.302 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.761    13.064    get_item_num_reg[3]_i_5_n_2
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.329    13.393 r  item_num[1]_i_29/O
                         net (fo=1, routed)           0.000    13.393    item_num[1]_i_29_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.926 r  item_num_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.926    item_num_reg[1]_i_16_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.043    get_item_num_reg[3]_i_4_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.200 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=37, routed)          0.697    14.897    get_item_num2[3]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.332    15.229 r  item_num[1]_i_26/O
                         net (fo=1, routed)           0.000    15.229    item_num[1]_i_26_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.779 r  item_num_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.779    item_num_reg[1]_i_11_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  item_num_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.893    item_num_reg[1]_i_6_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.050 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=37, routed)          0.817    16.867    get_item_num2[2]
    SLICE_X41Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.652 r  item_num_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.652    item_num_reg[1]_i_10_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.766 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.766    item_num_reg[1]_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.923 r  item_num_reg[1]_i_3/CO[1]
                         net (fo=28, routed)          0.755    18.679    get_item_num2[1]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.329    19.008 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    19.008    item_num[2]_i_16_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.541 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.541    item_num_reg[2]_i_9_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.001    19.659    item_num_reg[2]_i_7_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.913 f  item_num_reg[2]_i_6/CO[0]
                         net (fo=12, routed)          0.545    20.458    get_item_num2[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.367    20.825 f  item_num[1]_i_9/O
                         net (fo=9, routed)           0.502    21.327    item_num[1]_i_9_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.451 r  pay_10[3]_i_17/O
                         net (fo=2, routed)           0.730    22.181    pay_10[3]_i_17_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    22.305 r  pay_10[3]_i_15_comp_1/O
                         net (fo=1, routed)           0.941    23.247    pay_10[3]_i_15_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.124    23.371 r  pay_10[3]_i_6_comp/O
                         net (fo=1, routed)           0.000    23.371    pay_10[3]_i_6_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.619 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.641    24.260    pay_10_reg[3]_i_2_n_4
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.306    24.566 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.608    25.174    money_10[1]_i_4_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.298 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    25.298    pay_1[3]_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.878 r  pay_1_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.436    26.314    key_de/money_1_reg[3]_0[2]
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.302    26.616 r  key_de/money_1[2]_i_1/O
                         net (fo=1, routed)           0.000    26.616    key_de_n_33
    SLICE_X39Y52         FDCE                                         r  money_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X39Y52         FDCE                                         r  money_1_reg[2]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)        0.031    14.952    money_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -26.616    
  -------------------------------------------------------------------
                         slack                                -11.663    

Slack (VIOLATED) :        -11.546ns  (required time - arrival time)
  Source:                 item_price_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.411ns  (logic 10.483ns (48.962%)  route 10.928ns (51.038%))
  Logic Levels:           38  (CARRY4=23 LUT3=5 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X43Y44         FDCE                                         r  item_price_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  item_price_reg[0]_replica_1/Q
                         net (fo=9, routed)           0.842     6.385    item_price__0[0]_repN_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.509 r  get_item_num[3]_i_56/O
                         net (fo=14, routed)          0.657     7.166    get_item_num[3]_i_56_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.290 r  get_item_num[3]_i_48/O
                         net (fo=3, routed)           0.669     7.960    get_item_num[3]_i_48_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.084 r  get_item_num[3]_i_52/O
                         net (fo=1, routed)           0.000     8.084    get_item_num[3]_i_52_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  get_item_num_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.485    get_item_num_reg[3]_i_30_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  get_item_num_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.599    get_item_num_reg[3]_i_27_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.870 r  get_item_num_reg[3]_i_26/CO[0]
                         net (fo=11, routed)          0.520     9.390    get_item_num_reg[3]_i_26_n_3
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.373     9.763 r  get_item_num[3]_i_37/O
                         net (fo=1, routed)           0.000     9.763    get_item_num[3]_i_37_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.313 r  get_item_num_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.313    get_item_num_reg[3]_i_18_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  get_item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.427    get_item_num_reg[3]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.584 r  get_item_num_reg[3]_i_14/CO[1]
                         net (fo=11, routed)          0.568    11.152    get_item_num_reg[3]_i_14_n_2
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    11.481 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    11.481    get_item_num[3]_i_25_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.031 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.031    get_item_num_reg[3]_i_9_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.145 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.145    get_item_num_reg[3]_i_6_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.302 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.761    13.064    get_item_num_reg[3]_i_5_n_2
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.329    13.393 r  item_num[1]_i_29/O
                         net (fo=1, routed)           0.000    13.393    item_num[1]_i_29_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.926 r  item_num_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.926    item_num_reg[1]_i_16_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.043    get_item_num_reg[3]_i_4_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.200 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=37, routed)          0.697    14.897    get_item_num2[3]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.332    15.229 r  item_num[1]_i_26/O
                         net (fo=1, routed)           0.000    15.229    item_num[1]_i_26_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.779 r  item_num_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.779    item_num_reg[1]_i_11_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  item_num_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.893    item_num_reg[1]_i_6_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.050 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=37, routed)          0.817    16.867    get_item_num2[2]
    SLICE_X41Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.652 r  item_num_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.652    item_num_reg[1]_i_10_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.766 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.766    item_num_reg[1]_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.923 r  item_num_reg[1]_i_3/CO[1]
                         net (fo=28, routed)          0.755    18.679    get_item_num2[1]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.329    19.008 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    19.008    item_num[2]_i_16_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.541 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.541    item_num_reg[2]_i_9_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.001    19.659    item_num_reg[2]_i_7_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.913 f  item_num_reg[2]_i_6/CO[0]
                         net (fo=12, routed)          0.545    20.458    get_item_num2[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.367    20.825 f  item_num[1]_i_9/O
                         net (fo=9, routed)           0.502    21.327    item_num[1]_i_9_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.451 r  pay_10[3]_i_17/O
                         net (fo=2, routed)           0.730    22.181    pay_10[3]_i_17_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    22.305 r  pay_10[3]_i_15_comp_1/O
                         net (fo=1, routed)           0.941    23.247    pay_10[3]_i_15_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.124    23.371 r  pay_10[3]_i_6_comp/O
                         net (fo=1, routed)           0.000    23.371    pay_10[3]_i_6_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.619 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.641    24.260    pay_10_reg[3]_i_2_n_4
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.306    24.566 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.608    25.174    money_10[1]_i_4_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.298 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    25.298    pay_1[3]_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.525 r  pay_1_reg[3]_i_2/O[1]
                         net (fo=5, routed)           0.670    26.195    key_de/money_1_reg[3]_0[1]
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.303    26.498 r  key_de/money_1[1]_i_1/O
                         net (fo=1, routed)           0.000    26.498    key_de_n_34
    SLICE_X41Y51         FDCE                                         r  money_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X41Y51         FDCE                                         r  money_1_reg[1]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y51         FDCE (Setup_fdce_C_D)        0.029    14.952    money_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -26.498    
  -------------------------------------------------------------------
                         slack                                -11.546    

Slack (VIOLATED) :        -11.369ns  (required time - arrival time)
  Source:                 item_price_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.094ns  (logic 10.604ns (50.271%)  route 10.490ns (49.729%))
  Logic Levels:           36  (CARRY4=23 LUT3=5 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X43Y44         FDCE                                         r  item_price_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  item_price_reg[0]_replica_1/Q
                         net (fo=9, routed)           0.842     6.385    item_price__0[0]_repN_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.509 r  get_item_num[3]_i_56/O
                         net (fo=14, routed)          0.657     7.166    get_item_num[3]_i_56_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.290 r  get_item_num[3]_i_48/O
                         net (fo=3, routed)           0.669     7.960    get_item_num[3]_i_48_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.084 r  get_item_num[3]_i_52/O
                         net (fo=1, routed)           0.000     8.084    get_item_num[3]_i_52_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  get_item_num_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.485    get_item_num_reg[3]_i_30_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  get_item_num_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.599    get_item_num_reg[3]_i_27_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.870 r  get_item_num_reg[3]_i_26/CO[0]
                         net (fo=11, routed)          0.520     9.390    get_item_num_reg[3]_i_26_n_3
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.373     9.763 r  get_item_num[3]_i_37/O
                         net (fo=1, routed)           0.000     9.763    get_item_num[3]_i_37_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.313 r  get_item_num_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.313    get_item_num_reg[3]_i_18_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  get_item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.427    get_item_num_reg[3]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.584 r  get_item_num_reg[3]_i_14/CO[1]
                         net (fo=11, routed)          0.568    11.152    get_item_num_reg[3]_i_14_n_2
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    11.481 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    11.481    get_item_num[3]_i_25_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.031 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.031    get_item_num_reg[3]_i_9_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.145 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.145    get_item_num_reg[3]_i_6_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.302 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.761    13.064    get_item_num_reg[3]_i_5_n_2
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.329    13.393 r  item_num[1]_i_29/O
                         net (fo=1, routed)           0.000    13.393    item_num[1]_i_29_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.926 r  item_num_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.926    item_num_reg[1]_i_16_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.043    get_item_num_reg[3]_i_4_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.200 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=37, routed)          0.697    14.897    get_item_num2[3]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.332    15.229 r  item_num[1]_i_26/O
                         net (fo=1, routed)           0.000    15.229    item_num[1]_i_26_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.779 r  item_num_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.779    item_num_reg[1]_i_11_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  item_num_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.893    item_num_reg[1]_i_6_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.050 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=37, routed)          0.817    16.867    get_item_num2[2]
    SLICE_X41Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.652 r  item_num_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.652    item_num_reg[1]_i_10_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.766 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.766    item_num_reg[1]_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.923 r  item_num_reg[1]_i_3/CO[1]
                         net (fo=28, routed)          0.755    18.679    get_item_num2[1]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.329    19.008 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    19.008    item_num[2]_i_16_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.541 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.541    item_num_reg[2]_i_9_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.001    19.659    item_num_reg[2]_i_7_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.913 f  item_num_reg[2]_i_6/CO[0]
                         net (fo=12, routed)          0.657    20.570    get_item_num2[0]
    SLICE_X43Y48         LUT5 (Prop_lut5_I2_O)        0.367    20.937 r  item_num[1]_i_4_comp_7/O
                         net (fo=16, routed)          0.647    21.584    item_num[1]_i_4_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.124    21.708 r  pay_10[3]_i_12_comp_1/O
                         net (fo=3, routed)           0.316    22.024    pay_10[3]_i_12_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.124    22.148 r  pay_10[3]_i_4_comp/O
                         net (fo=2, routed)           0.468    22.616    pay_10[3]_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.740 r  pay_10[3]_i_8_comp/O
                         net (fo=1, routed)           0.000    22.740    pay_10[3]_i_8_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.320 r  pay_10_reg[3]_i_2/O[2]
                         net (fo=9, routed)           1.013    24.333    pay_10_reg[3]_i_2_n_5
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.302    24.635 r  money[7]_i_2/O
                         net (fo=1, routed)           0.464    25.099    key_de/money_reg[7][2]
    SLICE_X42Y44         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    25.546 r  key_de/money_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.635    26.181    key_de_n_1
    SLICE_X42Y42         FDCE                                         r  money_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  money_reg[7]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X42Y42         FDCE (Setup_fdce_C_D)       -0.214    14.812    money_reg[7]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -26.181    
  -------------------------------------------------------------------
                         slack                                -11.369    

Slack (VIOLATED) :        -11.288ns  (required time - arrival time)
  Source:                 item_price_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.201ns  (logic 10.201ns (48.116%)  route 11.000ns (51.884%))
  Logic Levels:           38  (CARRY4=22 LUT3=5 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X43Y44         FDCE                                         r  item_price_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  item_price_reg[0]_replica_1/Q
                         net (fo=9, routed)           0.842     6.385    item_price__0[0]_repN_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.509 r  get_item_num[3]_i_56/O
                         net (fo=14, routed)          0.657     7.166    get_item_num[3]_i_56_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.290 r  get_item_num[3]_i_48/O
                         net (fo=3, routed)           0.669     7.960    get_item_num[3]_i_48_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.084 r  get_item_num[3]_i_52/O
                         net (fo=1, routed)           0.000     8.084    get_item_num[3]_i_52_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  get_item_num_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.485    get_item_num_reg[3]_i_30_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  get_item_num_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.599    get_item_num_reg[3]_i_27_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.870 r  get_item_num_reg[3]_i_26/CO[0]
                         net (fo=11, routed)          0.520     9.390    get_item_num_reg[3]_i_26_n_3
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.373     9.763 r  get_item_num[3]_i_37/O
                         net (fo=1, routed)           0.000     9.763    get_item_num[3]_i_37_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.313 r  get_item_num_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.313    get_item_num_reg[3]_i_18_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  get_item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.427    get_item_num_reg[3]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.584 r  get_item_num_reg[3]_i_14/CO[1]
                         net (fo=11, routed)          0.568    11.152    get_item_num_reg[3]_i_14_n_2
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    11.481 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    11.481    get_item_num[3]_i_25_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.031 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.031    get_item_num_reg[3]_i_9_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.145 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.145    get_item_num_reg[3]_i_6_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.302 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.761    13.064    get_item_num_reg[3]_i_5_n_2
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.329    13.393 r  item_num[1]_i_29/O
                         net (fo=1, routed)           0.000    13.393    item_num[1]_i_29_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.926 r  item_num_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.926    item_num_reg[1]_i_16_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.043    get_item_num_reg[3]_i_4_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.200 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=37, routed)          0.697    14.897    get_item_num2[3]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.332    15.229 r  item_num[1]_i_26/O
                         net (fo=1, routed)           0.000    15.229    item_num[1]_i_26_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.779 r  item_num_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.779    item_num_reg[1]_i_11_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  item_num_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.893    item_num_reg[1]_i_6_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.050 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=37, routed)          0.817    16.867    get_item_num2[2]
    SLICE_X41Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.652 r  item_num_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.652    item_num_reg[1]_i_10_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.766 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.766    item_num_reg[1]_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.923 r  item_num_reg[1]_i_3/CO[1]
                         net (fo=28, routed)          0.755    18.679    get_item_num2[1]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.329    19.008 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    19.008    item_num[2]_i_16_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.541 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.541    item_num_reg[2]_i_9_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.001    19.659    item_num_reg[2]_i_7_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.913 f  item_num_reg[2]_i_6/CO[0]
                         net (fo=12, routed)          0.545    20.458    get_item_num2[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.367    20.825 f  item_num[1]_i_9/O
                         net (fo=9, routed)           0.502    21.327    item_num[1]_i_9_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.451 r  pay_10[3]_i_17/O
                         net (fo=2, routed)           0.730    22.181    pay_10[3]_i_17_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    22.305 r  pay_10[3]_i_15_comp_1/O
                         net (fo=1, routed)           0.941    23.247    pay_10[3]_i_15_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.124    23.371 r  pay_10[3]_i_6_comp/O
                         net (fo=1, routed)           0.000    23.371    pay_10[3]_i_6_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.619 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.641    24.260    pay_10_reg[3]_i_2_n_4
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.306    24.566 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.667    25.233    money_10[1]_i_4_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    25.357 f  money_10[1]_i_2/O
                         net (fo=5, routed)           0.317    25.674    A[0]
    SLICE_X43Y51         LUT4 (Prop_lut4_I3_O)        0.124    25.798 r  money_10[3]_i_3/O
                         net (fo=2, routed)           0.366    26.164    key_de/money_10_reg[2]_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    26.288 r  key_de/money_10[3]_i_1/O
                         net (fo=1, routed)           0.000    26.288    key_de_n_28
    SLICE_X42Y51         FDCE                                         r  money_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  money_10_reg[3]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X42Y51         FDCE (Setup_fdce_C_D)        0.077    15.000    money_10_reg[3]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -26.288    
  -------------------------------------------------------------------
                         slack                                -11.288    

Slack (VIOLATED) :        -11.286ns  (required time - arrival time)
  Source:                 item_price_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.152ns  (logic 10.201ns (48.228%)  route 10.951ns (51.772%))
  Logic Levels:           38  (CARRY4=22 LUT3=5 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X43Y44         FDCE                                         r  item_price_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  item_price_reg[0]_replica_1/Q
                         net (fo=9, routed)           0.842     6.385    item_price__0[0]_repN_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.509 r  get_item_num[3]_i_56/O
                         net (fo=14, routed)          0.657     7.166    get_item_num[3]_i_56_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.290 r  get_item_num[3]_i_48/O
                         net (fo=3, routed)           0.669     7.960    get_item_num[3]_i_48_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.084 r  get_item_num[3]_i_52/O
                         net (fo=1, routed)           0.000     8.084    get_item_num[3]_i_52_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  get_item_num_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.485    get_item_num_reg[3]_i_30_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  get_item_num_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.599    get_item_num_reg[3]_i_27_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.870 r  get_item_num_reg[3]_i_26/CO[0]
                         net (fo=11, routed)          0.520     9.390    get_item_num_reg[3]_i_26_n_3
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.373     9.763 r  get_item_num[3]_i_37/O
                         net (fo=1, routed)           0.000     9.763    get_item_num[3]_i_37_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.313 r  get_item_num_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.313    get_item_num_reg[3]_i_18_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  get_item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.427    get_item_num_reg[3]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.584 r  get_item_num_reg[3]_i_14/CO[1]
                         net (fo=11, routed)          0.568    11.152    get_item_num_reg[3]_i_14_n_2
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    11.481 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    11.481    get_item_num[3]_i_25_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.031 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.031    get_item_num_reg[3]_i_9_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.145 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.145    get_item_num_reg[3]_i_6_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.302 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.761    13.064    get_item_num_reg[3]_i_5_n_2
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.329    13.393 r  item_num[1]_i_29/O
                         net (fo=1, routed)           0.000    13.393    item_num[1]_i_29_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.926 r  item_num_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.926    item_num_reg[1]_i_16_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.043    get_item_num_reg[3]_i_4_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.200 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=37, routed)          0.697    14.897    get_item_num2[3]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.332    15.229 r  item_num[1]_i_26/O
                         net (fo=1, routed)           0.000    15.229    item_num[1]_i_26_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.779 r  item_num_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.779    item_num_reg[1]_i_11_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  item_num_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.893    item_num_reg[1]_i_6_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.050 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=37, routed)          0.817    16.867    get_item_num2[2]
    SLICE_X41Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.652 r  item_num_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.652    item_num_reg[1]_i_10_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.766 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.766    item_num_reg[1]_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.923 r  item_num_reg[1]_i_3/CO[1]
                         net (fo=28, routed)          0.755    18.679    get_item_num2[1]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.329    19.008 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    19.008    item_num[2]_i_16_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.541 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.541    item_num_reg[2]_i_9_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.001    19.659    item_num_reg[2]_i_7_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.913 f  item_num_reg[2]_i_6/CO[0]
                         net (fo=12, routed)          0.545    20.458    get_item_num2[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.367    20.825 f  item_num[1]_i_9/O
                         net (fo=9, routed)           0.502    21.327    item_num[1]_i_9_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.451 r  pay_10[3]_i_17/O
                         net (fo=2, routed)           0.730    22.181    pay_10[3]_i_17_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    22.305 r  pay_10[3]_i_15_comp_1/O
                         net (fo=1, routed)           0.941    23.247    pay_10[3]_i_15_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.124    23.371 r  pay_10[3]_i_6_comp/O
                         net (fo=1, routed)           0.000    23.371    pay_10[3]_i_6_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.619 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.641    24.260    pay_10_reg[3]_i_2_n_4
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.306    24.566 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.667    25.233    money_10[1]_i_4_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    25.357 f  money_10[1]_i_2/O
                         net (fo=5, routed)           0.317    25.674    A[0]
    SLICE_X43Y51         LUT4 (Prop_lut4_I3_O)        0.124    25.798 r  money_10[3]_i_3/O
                         net (fo=2, routed)           0.317    26.115    key_de/money_10_reg[2]_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124    26.239 r  key_de/money_10[2]_i_1/O
                         net (fo=1, routed)           0.000    26.239    key_de_n_29
    SLICE_X44Y51         FDCE                                         r  money_10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X44Y51         FDCE                                         r  money_10_reg[2]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y51         FDCE (Setup_fdce_C_D)        0.029    14.953    money_10_reg[2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -26.239    
  -------------------------------------------------------------------
                         slack                                -11.286    

Slack (VIOLATED) :        -11.264ns  (required time - arrival time)
  Source:                 item_price_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.127ns  (logic 10.201ns (48.285%)  route 10.926ns (51.715%))
  Logic Levels:           38  (CARRY4=22 LUT3=5 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X43Y44         FDCE                                         r  item_price_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  item_price_reg[0]_replica_1/Q
                         net (fo=9, routed)           0.842     6.385    item_price__0[0]_repN_1
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.509 r  get_item_num[3]_i_56/O
                         net (fo=14, routed)          0.657     7.166    get_item_num[3]_i_56_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.290 r  get_item_num[3]_i_48/O
                         net (fo=3, routed)           0.669     7.960    get_item_num[3]_i_48_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.084 r  get_item_num[3]_i_52/O
                         net (fo=1, routed)           0.000     8.084    get_item_num[3]_i_52_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  get_item_num_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.485    get_item_num_reg[3]_i_30_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  get_item_num_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.599    get_item_num_reg[3]_i_27_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.870 r  get_item_num_reg[3]_i_26/CO[0]
                         net (fo=11, routed)          0.520     9.390    get_item_num_reg[3]_i_26_n_3
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.373     9.763 r  get_item_num[3]_i_37/O
                         net (fo=1, routed)           0.000     9.763    get_item_num[3]_i_37_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.313 r  get_item_num_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.313    get_item_num_reg[3]_i_18_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  get_item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.427    get_item_num_reg[3]_i_15_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.584 r  get_item_num_reg[3]_i_14/CO[1]
                         net (fo=11, routed)          0.568    11.152    get_item_num_reg[3]_i_14_n_2
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    11.481 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    11.481    get_item_num[3]_i_25_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.031 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.031    get_item_num_reg[3]_i_9_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.145 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.145    get_item_num_reg[3]_i_6_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.302 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.761    13.064    get_item_num_reg[3]_i_5_n_2
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.329    13.393 r  item_num[1]_i_29/O
                         net (fo=1, routed)           0.000    13.393    item_num[1]_i_29_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.926 r  item_num_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.926    item_num_reg[1]_i_16_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.043 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.043    get_item_num_reg[3]_i_4_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.200 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=37, routed)          0.697    14.897    get_item_num2[3]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.332    15.229 r  item_num[1]_i_26/O
                         net (fo=1, routed)           0.000    15.229    item_num[1]_i_26_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.779 r  item_num_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.779    item_num_reg[1]_i_11_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  item_num_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.893    item_num_reg[1]_i_6_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.050 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=37, routed)          0.817    16.867    get_item_num2[2]
    SLICE_X41Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.652 r  item_num_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.652    item_num_reg[1]_i_10_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.766 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.766    item_num_reg[1]_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.923 r  item_num_reg[1]_i_3/CO[1]
                         net (fo=28, routed)          0.755    18.679    get_item_num2[1]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.329    19.008 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    19.008    item_num[2]_i_16_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.541 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.541    item_num_reg[2]_i_9_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.001    19.659    item_num_reg[2]_i_7_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.913 f  item_num_reg[2]_i_6/CO[0]
                         net (fo=12, routed)          0.545    20.458    get_item_num2[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.367    20.825 f  item_num[1]_i_9/O
                         net (fo=9, routed)           0.502    21.327    item_num[1]_i_9_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.451 r  pay_10[3]_i_17/O
                         net (fo=2, routed)           0.730    22.181    pay_10[3]_i_17_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    22.305 r  pay_10[3]_i_15_comp_1/O
                         net (fo=1, routed)           0.941    23.247    pay_10[3]_i_15_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.124    23.371 r  pay_10[3]_i_6_comp/O
                         net (fo=1, routed)           0.000    23.371    pay_10[3]_i_6_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.619 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.641    24.260    pay_10_reg[3]_i_2_n_4
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.306    24.566 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.667    25.233    money_10[1]_i_4_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    25.357 r  money_10[1]_i_2/O
                         net (fo=5, routed)           0.455    25.811    c2/nums_reg[4]_C
    SLICE_X39Y51         LUT5 (Prop_lut5_I1_O)        0.124    25.935 f  c2/nums[4]_C_i_2/O
                         net (fo=1, routed)           0.154    26.090    key_de/nums_reg[4]_C
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    26.214 r  key_de/nums[4]_C_i_1/O
                         net (fo=1, routed)           0.000    26.214    p_3_out[4]
    SLICE_X39Y51         FDCE                                         r  nums_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X39Y51         FDCE                                         r  nums_reg[4]_C/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y51         FDCE (Setup_fdce_C_D)        0.029    14.950    nums_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -26.214    
  -------------------------------------------------------------------
                         slack                                -11.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.226ns (45.584%)  route 0.270ns (54.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.561     1.444    key_de/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.128     1.572 f  key_de/key_reg[8]/Q
                         net (fo=128, routed)         0.270     1.842    key_de/key_reg_n_0_[8]
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.098     1.940 r  key_de/key_down[41]_i_1/O
                         net (fo=1, routed)           0.000     1.940    key_de/p_0_in_0[41]
    SLICE_X36Y46         FDCE                                         r  key_de/key_down_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.832     1.959    key_de/clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  key_de/key_down_reg[41]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.092     1.807    key_de/key_down_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 key_de/inst/inst/is_break_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/been_break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.561     1.444    key_de/inst/inst/clk
    SLICE_X36Y54         FDPE                                         r  key_de/inst/inst/is_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  key_de/inst/inst/is_break_reg/Q
                         net (fo=1, routed)           0.054     1.639    key_de/is_break
    SLICE_X37Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.684 r  key_de/been_break_i_1/O
                         net (fo=1, routed)           0.000     1.684    key_de/been_break_i_1_n_0
    SLICE_X37Y54         FDCE                                         r  key_de/been_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.829     1.957    key_de/clk_IBUF_BUFG
    SLICE_X37Y54         FDCE                                         r  key_de/been_break_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X37Y54         FDCE (Hold_fdce_C_D)         0.091     1.548    key_de/been_break_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.199%)  route 0.314ns (62.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.561     1.444    key_de/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/key_reg[3]/Q
                         net (fo=85, routed)          0.314     1.899    key_de/key_reg[6]_0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.944 r  key_de/key_down[95]_i_1/O
                         net (fo=1, routed)           0.000     1.944    key_de/p_0_in_0[95]
    SLICE_X37Y48         FDCE                                         r  key_de/key_down_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.833     1.960    key_de/clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  key_de/key_down_reg[95]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.092     1.808    key_de/key_down_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.690%)  route 0.321ns (63.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X40Y56         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.321     1.906    key_de/inst/inst/Ps2Interface_i/ps2_data_s__0
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.951 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.951    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[8]_i_1_n_0
    SLICE_X35Y55         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.828     1.956    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y55         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y55         FDCE (Hold_fdce_C_D)         0.107     1.814    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  next_state_reg[2]/Q
                         net (fo=5, routed)           0.079     1.664    next_state[2]
    SLICE_X39Y53         FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  state_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y53         FDCE (Hold_fdce_C_D)         0.076     1.520    state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 item_price_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.209ns (39.060%)  route 0.326ns (60.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X42Y45         FDCE                                         r  item_price_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  item_price_1_reg[3]/Q
                         net (fo=8, routed)           0.326     1.936    key_de/p_9_in[2]
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.981 r  key_de/nums[7]_P_i_1/O
                         net (fo=1, routed)           0.000     1.981    p_3_out[7]
    SLICE_X46Y51         FDPE                                         r  nums_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X46Y51         FDPE                                         r  nums_reg[7]_P/C
                         clock pessimism             -0.244     1.716    
    SLICE_X46Y51         FDPE (Hold_fdpe_C_D)         0.121     1.837    nums_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  next_state_reg[0]/Q
                         net (fo=5, routed)           0.079     1.664    next_state[0]
    SLICE_X39Y53         FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  state_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y53         FDCE (Hold_fdce_C_D)         0.075     1.519    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.111%)  route 0.079ns (35.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  next_state_reg[1]/Q
                         net (fo=5, routed)           0.079     1.664    next_state[1]
    SLICE_X39Y53         FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  state_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y53         FDCE (Hold_fdce_C_D)         0.071     1.515    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.690%)  route 0.321ns (63.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X40Y56         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.321     1.906    key_de/inst/inst/Ps2Interface_i/ps2_data_s__0
    SLICE_X35Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.951 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.951    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1_n_0
    SLICE_X35Y55         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.828     1.956    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y55         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y55         FDCE (Hold_fdce_C_D)         0.092     1.799    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 key_de/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            side_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.273%)  route 0.337ns (61.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.562     1.445    key_de/clk_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  key_de/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  key_de/key_valid_reg/Q
                         net (fo=5, routed)           0.337     1.946    key_de/been_ready
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.991 r  key_de/side[0]_i_1/O
                         net (fo=1, routed)           0.000     1.991    key_de_n_61
    SLICE_X38Y49         FDCE                                         r  side_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  side_reg[0]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.120     1.836    side_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y41   flash_sec_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   flash_sec_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   flash_sec_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   flash_sec_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   flash_sec_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   flash_sec_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   flash_sec_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y45   flash_sec_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   flash_sec_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   flash_sec_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   item_num_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   key_de/key_down_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   key_de/key_down_reg[100]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   key_de/key_down_reg[43]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   key_de/key_down_reg[44]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   key_de/key_down_reg[45]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   key_de/key_down_reg[46]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   key_de/key_down_reg[47]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   key_de/key_down_reg[48]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y48   item_num_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   item_price_10_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   item_price_10_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   key_de/inst/inst/Ps2Interface_i/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y54   key_de/inst/inst/Ps2Interface_i/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y54   key_de/inst/inst/Ps2Interface_i/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y54   key_de/inst/inst/Ps2Interface_i/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y54   key_de/inst/inst/Ps2Interface_i/counter_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y55   key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pay_10_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.518ns (11.194%)  route 4.109ns (88.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         4.109     9.711    btnC2
    SLICE_X45Y50         FDCE                                         f  pay_10_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X45Y50         FDCE                                         r  pay_10_reg[3]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.405    14.519    pay_10_reg[3]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.518ns (11.249%)  route 4.087ns (88.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         4.087     9.688    btnC2
    SLICE_X44Y52         FDCE                                         f  nums_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X44Y52         FDCE                                         r  nums_reg[0]_C/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.519    nums_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 0.518ns (11.186%)  route 4.113ns (88.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         4.113     9.714    sev_seg/btnC2
    SLICE_X46Y57         FDCE                                         f  sev_seg/clk_divider_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.437    14.778    sev_seg/clk_IBUF_BUFG
    SLICE_X46Y57         FDCE                                         r  sev_seg/clk_divider_reg[12]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X46Y57         FDCE (Recov_fdce_C_CLR)     -0.319    14.603    sev_seg/clk_divider_reg[12]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 0.518ns (11.186%)  route 4.113ns (88.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         4.113     9.714    sev_seg/btnC2
    SLICE_X46Y57         FDCE                                         f  sev_seg/clk_divider_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.437    14.778    sev_seg/clk_IBUF_BUFG
    SLICE_X46Y57         FDCE                                         r  sev_seg/clk_divider_reg[13]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X46Y57         FDCE (Recov_fdce_C_CLR)     -0.319    14.603    sev_seg/clk_divider_reg[13]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 0.518ns (11.186%)  route 4.113ns (88.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         4.113     9.714    sev_seg/btnC2
    SLICE_X46Y57         FDCE                                         f  sev_seg/clk_divider_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.437    14.778    sev_seg/clk_IBUF_BUFG
    SLICE_X46Y57         FDCE                                         r  sev_seg/clk_divider_reg[14]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X46Y57         FDCE (Recov_fdce_C_CLR)     -0.319    14.603    sev_seg/clk_divider_reg[14]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 0.518ns (11.186%)  route 4.113ns (88.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         4.113     9.714    sev_seg/btnC2
    SLICE_X46Y57         FDCE                                         f  sev_seg/clk_divider_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.437    14.778    sev_seg/clk_IBUF_BUFG
    SLICE_X46Y57         FDCE                                         r  sev_seg/clk_divider_reg[15]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X46Y57         FDCE (Recov_fdce_C_CLR)     -0.319    14.603    sev_seg/clk_divider_reg[15]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.518ns (11.422%)  route 4.017ns (88.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         4.017     9.618    btnC2
    SLICE_X43Y54         FDPE                                         f  nums_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y54         FDPE                                         r  nums_reg[1]_P/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y54         FDPE (Recov_fdpe_C_PRE)     -0.359    14.563    nums_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.518ns (11.531%)  route 3.974ns (88.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         3.974     9.576    sev_seg/btnC2
    SLICE_X46Y56         FDCE                                         f  sev_seg/clk_divider_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.438    14.779    sev_seg/clk_IBUF_BUFG
    SLICE_X46Y56         FDCE                                         r  sev_seg/clk_divider_reg[10]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X46Y56         FDCE (Recov_fdce_C_CLR)     -0.319    14.604    sev_seg/clk_divider_reg[10]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.518ns (11.531%)  route 3.974ns (88.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         3.974     9.576    sev_seg/btnC2
    SLICE_X46Y56         FDCE                                         f  sev_seg/clk_divider_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.438    14.779    sev_seg/clk_IBUF_BUFG
    SLICE_X46Y56         FDCE                                         r  sev_seg/clk_divider_reg[11]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X46Y56         FDCE (Recov_fdce_C_CLR)     -0.319    14.604    sev_seg/clk_divider_reg[11]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.518ns (11.531%)  route 3.974ns (88.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         3.974     9.576    sev_seg/btnC2
    SLICE_X46Y56         FDCE                                         f  sev_seg/clk_divider_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.438    14.779    sev_seg/clk_IBUF_BUFG
    SLICE_X46Y56         FDCE                                         r  sev_seg/clk_divider_reg[8]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X46Y56         FDCE (Recov_fdce_C_CLR)     -0.319    14.604    sev_seg/clk_divider_reg[8]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  5.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[74]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.604%)  route 0.181ns (52.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.181     1.788    key_de/btnC2
    SLICE_X34Y45         FDCE                                         f  key_de/key_down_reg[74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  key_de/key_down_reg[74]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    key_de/key_down_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[75]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.604%)  route 0.181ns (52.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.181     1.788    key_de/btnC2
    SLICE_X34Y45         FDCE                                         f  key_de/key_down_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  key_de/key_down_reg[75]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    key_de/key_down_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[77]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.604%)  route 0.181ns (52.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.181     1.788    key_de/btnC2
    SLICE_X34Y45         FDCE                                         f  key_de/key_down_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  key_de/key_down_reg[77]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    key_de/key_down_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[79]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.604%)  route 0.181ns (52.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.181     1.788    key_de/btnC2
    SLICE_X34Y45         FDCE                                         f  key_de/key_down_reg[79]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  key_de/key_down_reg[79]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    key_de/key_down_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[76]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.604%)  route 0.181ns (52.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.181     1.788    key_de/btnC2
    SLICE_X35Y45         FDCE                                         f  key_de/key_down_reg[76]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  key_de/key_down_reg[76]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    key_de/key_down_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[78]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.604%)  route 0.181ns (52.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.181     1.788    key_de/btnC2
    SLICE_X35Y45         FDCE                                         f  key_de/key_down_reg[78]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  key_de/key_down_reg[78]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    key_de/key_down_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[101]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.499%)  route 0.251ns (60.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.251     1.858    key_de/btnC2
    SLICE_X34Y46         FDCE                                         f  key_de/key_down_reg[101]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  key_de/key_down_reg[101]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    key_de/key_down_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[102]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.499%)  route 0.251ns (60.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.251     1.858    key_de/btnC2
    SLICE_X34Y46         FDCE                                         f  key_de/key_down_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  key_de/key_down_reg[102]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    key_de/key_down_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[40]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.167%)  route 0.255ns (60.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.255     1.862    key_de/btnC2
    SLICE_X34Y44         FDCE                                         f  key_de/key_down_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  key_de/key_down_reg[40]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    key_de/key_down_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[67]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.167%)  route 0.255ns (60.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.255     1.862    key_de/btnC2
    SLICE_X34Y44         FDCE                                         f  key_de/key_down_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  key_de/key_down_reg[67]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    key_de/key_down_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.468    





