<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Bitgen">
        <Message>
            <ID>1009992</ID>
            <Severity>Info</Severity>
            <Dynamic> SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sn5w00.acd ###</Dynamic>
        </Message>
        <Message>
            <ID>1009992</ID>
            <Severity>Info</Severity>
            <Dynamic> SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK</Dynamic>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/hs_entry</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_RX_LANE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WORD_ALIGN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_GEAR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DPHY_RX_IP</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DPHY_RX_IP</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_GEAR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WORD_ALIGN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_RX_LANE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO_TYPE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SETTLE_CYC</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BYTECLK_MHZ</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WORD_ALIGN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LANE_ALIGN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>TX_WAIT_TIME</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_CLK_MODE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DATA_TYPE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DPHY_RX_IP</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_GEAR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_RX_LANE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_TYPE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PARSER</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PARSER</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_TYPE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_RX_LANE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_GEAR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DPHY_RX_IP</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_CLK_MODE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LANE_ALIGN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WORD_ALIGN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BYTECLK_MHZ</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO_TYPE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO_TYPE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BYTECLK_MHZ</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LANE_ALIGN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_CLK_MODE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WORD_ALIGN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DPHY_RX_IP</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_TYPE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PARSER</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/cd_clk_o</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/cd_clk_o</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_6</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_8</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_8</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_9</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_9</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/cd_d0_p</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/cd_d0_p</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/cd_d0_n</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/cd_d0_n</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_22</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_22</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_23</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_23</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_24</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_24</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_25</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_25</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_26</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_26</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_27</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_27</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_55</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_55</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_56</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_56</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_40</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_40</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_28</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_28</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_4</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_5</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_46</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_46</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_7</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_7</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_35</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_35</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_45</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_45</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_37</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_37</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_11</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_11</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_12</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_12</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_36</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_36</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_38</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_38</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_39</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_39</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_42</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_42</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_47</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_47</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_30</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_30</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_31</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_31</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_57</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_57</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_58</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_58</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_2</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_3</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_1</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_48</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_48</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_17</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_17</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_18</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_18</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_49</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_49</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_41</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_41</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_29</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_29</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_43</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_43</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_44</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_44</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_33</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_33</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_19</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_19</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_20</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_20</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_21</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_21</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_50</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_50</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_34</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/un1_mixel_dphy_34</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/lp_en_o</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/lp_en_o</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[0]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[1]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[2]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[3]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[4]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[5]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[6]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[6]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[7]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[8]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[8]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[9]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[9]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[10]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[10]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[11]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[11]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[12]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[12]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[13]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[13]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[14]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[14]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[15]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[15]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[16]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[16]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[17]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[17]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[18]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[18]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[19]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[19]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[20]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[20]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[21]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[21]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[22]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[22]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[23]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[23]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[24]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[24]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[25]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[25]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[26]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[26]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[27]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[27]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[28]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[28]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[29]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[29]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[30]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[30]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[31]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/bd_o[31]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/vc_o[0]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/vc_o[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/vc_o[1]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/vc_o[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[0]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[1]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[2]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[3]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[4]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[5]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[6]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[6]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[7]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc_o[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc2_o[0]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/ecc2_o[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/lp_clk_rx_p</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/lp_clk_rx_p</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/lp_clk_rx_n</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/lp_clk_rx_n</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/term_d1_en_temp_w</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/term_d1_en_temp_w</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/term_d2_en_temp_w</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/term_d2_en_temp_w</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/term_d3_en_temp_w</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/term_d3_en_temp_w</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/lp_hs_state_clk_o[0]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/lp_hs_state_clk_o[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sot_det_w[0]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sot_det_w[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sot_det_w[1]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sot_det_w[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sot_det_w[2]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sot_det_w[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sot_det_w[3]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sot_det_w[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sote_det_w[0]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sote_det_w[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sote_det_w[1]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sote_det_w[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sote_det_w[2]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sote_det_w[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sote_det_w[3]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/d_sote_det_w[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/b2p_inst/p_odd_o[0]</Dynamic>
            <Navigation>mipi2parallel_inst/b2p_inst/p_odd_o[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/GND</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/GND</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/un1_l_align_fifo_3_3</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/un1_l_align_fifo_3_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/un1_l_align_fifo_3</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/un1_l_align_fifo_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/un1_l_align_fifo_2_3</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/un1_l_align_fifo_2_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/un1_l_align_fifo_2_1</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/un1_l_align_fifo_2_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/un1_l_align_fifo_1_3</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/un1_l_align_fifo_1_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/un1_l_align_fifo_1</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/un1_l_align_fifo_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/AlmostEmpty</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/AlmostEmpty</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/AlmostFull</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/AlmostFull</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/RX_FIFO_ON.u_rx_fifo/rx_fifo_single.rx_fifo_single_inst/almostfull_0</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/RX_FIFO_ON.u_rx_fifo/rx_fifo_single.rx_fifo_single_inst/almostfull_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/lp_hs_state_clk_o[0]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/lp_hs_state_clk_o[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/term_clk_en_o</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/term_clk_en_o</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/capture_ctrl_inst.capture_ctrl_inst/ecc2_o[0]</Dynamic>
            <Navigation>mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/capture_ctrl_inst.capture_ctrl_inst/ecc2_o[0]</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>124</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_soft_dphy_rx_bb.v&quot;:47:13:47:25|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_soft_dphy_rx_bb.v</Navigation>
            <Navigation>47</Navigation>
            <Navigation>13</Navigation>
            <Navigation>47</Navigation>
            <Navigation>25</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG274 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\ip_cores.v&quot;:5:0:5:21|Not overridding macro passed from the project (Macro: SBP_SYNTHESIS) - the macro value specified in the project will be used</Dynamic>
            <Navigation>CG274</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\ip_cores.v</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>5</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Not overridding macro passed from the project (Macro: SBP_SYNTHESIS) - the macro value specified in the project will be used</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\int_pll\int_pll.v&quot;:23:8:23:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\int_pll\int_pll.v</Navigation>
            <Navigation>23</Navigation>
            <Navigation>8</Navigation>
            <Navigation>23</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG146 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx_wrap_bb.v&quot;:8:7:8:26|Creating black box for empty module rx_dphy_dphy_rx_wrap</Dynamic>
            <Navigation>CG146</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx_wrap_bb.v</Navigation>
            <Navigation>8</Navigation>
            <Navigation>7</Navigation>
            <Navigation>8</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Creating black box for empty module rx_dphy_dphy_rx_wrap</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG146 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_rx_global_ctrl_bb.v&quot;:8:7:8:28|Creating black box for empty module rx_dphy_rx_global_ctrl</Dynamic>
            <Navigation>CG146</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_rx_global_ctrl_bb.v</Navigation>
            <Navigation>8</Navigation>
            <Navigation>7</Navigation>
            <Navigation>8</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Creating black box for empty module rx_dphy_rx_global_ctrl</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG146 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_capture_ctrl_bb.v&quot;:8:7:8:26|Creating black box for empty module rx_dphy_capture_ctrl</Dynamic>
            <Navigation>CG146</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_capture_ctrl_bb.v</Navigation>
            <Navigation>8</Navigation>
            <Navigation>7</Navigation>
            <Navigation>8</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Creating black box for empty module rx_dphy_capture_ctrl</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:388:29:388:45|Port-width mismatch for port lp_hs_state_clk_o. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>388</Navigation>
            <Navigation>29</Navigation>
            <Navigation>388</Navigation>
            <Navigation>45</Navigation>
            <Navigation>Port-width mismatch for port lp_hs_state_clk_o. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:199:31:199:51|Removing wire capture_en_pre_parser, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>199</Navigation>
            <Navigation>31</Navigation>
            <Navigation>199</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Removing wire capture_en_pre_parser, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:201:31:201:44|Removing wire bd0_pre_parser, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>31</Navigation>
            <Navigation>201</Navigation>
            <Navigation>44</Navigation>
            <Navigation>Removing wire bd0_pre_parser, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:202:31:202:44|Removing wire bd1_pre_parser, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>202</Navigation>
            <Navigation>31</Navigation>
            <Navigation>202</Navigation>
            <Navigation>44</Navigation>
            <Navigation>Removing wire bd1_pre_parser, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:203:31:203:44|Removing wire bd2_pre_parser, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>203</Navigation>
            <Navigation>31</Navigation>
            <Navigation>203</Navigation>
            <Navigation>44</Navigation>
            <Navigation>Removing wire bd2_pre_parser, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:204:31:204:44|Removing wire bd3_pre_parser, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>204</Navigation>
            <Navigation>31</Navigation>
            <Navigation>204</Navigation>
            <Navigation>44</Navigation>
            <Navigation>Removing wire bd3_pre_parser, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:206:31:206:38|Removing wire lp_av_en, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>206</Navigation>
            <Navigation>31</Navigation>
            <Navigation>206</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Removing wire lp_av_en, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:206:41:206:49|Removing wire lp2_av_en, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>206</Navigation>
            <Navigation>41</Navigation>
            <Navigation>206</Navigation>
            <Navigation>49</Navigation>
            <Navigation>Removing wire lp2_av_en, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:207:31:207:37|Removing wire payload, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>207</Navigation>
            <Navigation>31</Navigation>
            <Navigation>207</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Removing wire payload, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:208:31:208:51|Removing wire reset_clk_hs_n_sync_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>208</Navigation>
            <Navigation>31</Navigation>
            <Navigation>208</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Removing wire reset_clk_hs_n_sync_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG146 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\b2p\b2p_byte2pixel_bb.v&quot;:8:7:8:20|Creating black box for empty module b2p_byte2pixel</Dynamic>
            <Navigation>CG146</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\b2p\b2p_byte2pixel_bb.v</Navigation>
            <Navigation>8</Navigation>
            <Navigation>7</Navigation>
            <Navigation>8</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Creating black box for empty module b2p_byte2pixel</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v&quot;:97:21:97:28|Removing wire sp2_en_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>21</Navigation>
            <Navigation>97</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Removing wire sp2_en_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v&quot;:98:22:98:29|Removing wire lp2_en_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>22</Navigation>
            <Navigation>98</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Removing wire lp2_en_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v&quot;:99:24:99:34|Removing wire lp2_av_en_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v</Navigation>
            <Navigation>99</Navigation>
            <Navigation>24</Navigation>
            <Navigation>99</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Removing wire lp2_av_en_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v&quot;:100:23:100:27|Removing wire dt2_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>23</Navigation>
            <Navigation>100</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Removing wire dt2_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v&quot;:101:24:101:28|Removing wire wc2_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v</Navigation>
            <Navigation>101</Navigation>
            <Navigation>24</Navigation>
            <Navigation>101</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Removing wire wc2_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v&quot;:106:20:106:24|Removing wire vc2_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v</Navigation>
            <Navigation>106</Navigation>
            <Navigation>20</Navigation>
            <Navigation>106</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire vc2_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v&quot;:107:21:107:26|Removing wire ecc2_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel.v</Navigation>
            <Navigation>107</Navigation>
            <Navigation>21</Navigation>
            <Navigation>107</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire ecc2_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG781 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel_top.v&quot;:163:18:163:18|Input clk_lp_ctrl_i on instance mipi2parallel_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel_top.v</Navigation>
            <Navigation>163</Navigation>
            <Navigation>18</Navigation>
            <Navigation>163</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Input clk_lp_ctrl_i on instance mipi2parallel_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel_top.v&quot;:105:12:105:22|Removing wire i2c_reg_0_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel_top.v</Navigation>
            <Navigation>105</Navigation>
            <Navigation>12</Navigation>
            <Navigation>105</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Removing wire i2c_reg_0_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel_top.v&quot;:132:0:132:5|Pruning unused register ref_clk_rst_n_meta_r. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel_top.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register ref_clk_rst_n_meta_r. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel_top.v&quot;:132:0:132:5|Pruning unused register ref_clk_rst_n_sync_r. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel_top.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register ref_clk_rst_n_sync_r. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel_top.v&quot;:105:12:105:22|*Input i2c_reg_0_w[0] to expression [and] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\source\mipi2parallel_top.v</Navigation>
            <Navigation>105</Navigation>
            <Navigation>12</Navigation>
            <Navigation>105</Navigation>
            <Navigation>22</Navigation>
            <Navigation>*Input i2c_reg_0_w[0] to expression [and] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL158 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:95:45:95:50|Inout d0_p_i is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>95</Navigation>
            <Navigation>45</Navigation>
            <Navigation>95</Navigation>
            <Navigation>50</Navigation>
            <Navigation>Inout d0_p_i is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL158 :&quot;C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:96:45:96:50|Inout d0_n_i is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>96</Navigation>
            <Navigation>45</Navigation>
            <Navigation>96</Navigation>
            <Navigation>50</Navigation>
            <Navigation>Inout d0_n_i is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\source\mipi2parallel.v&quot;:163:0:163:5|Sequential instance mipi2parallel_inst.b2p_reset_pixel_n_meta_r is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\source\mipi2parallel.v</Navigation>
            <Navigation>163</Navigation>
            <Navigation>0</Navigation>
            <Navigation>163</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance mipi2parallel_inst.b2p_reset_pixel_n_meta_r is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\source\mipi2parallel.v&quot;:163:0:163:5|Sequential instance mipi2parallel_inst.b2p_reset_pixel_n_sync_r is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\source\mipi2parallel.v</Navigation>
            <Navigation>163</Navigation>
            <Navigation>0</Navigation>
            <Navigation>163</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance mipi2parallel_inst.b2p_reset_pixel_n_sync_r is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\source\mipi2parallel.v&quot;:140:0:140:5|Sequential instance mipi2parallel_inst.rx_reset_byte_fr_n_meta_r is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\source\mipi2parallel.v</Navigation>
            <Navigation>140</Navigation>
            <Navigation>0</Navigation>
            <Navigation>140</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance mipi2parallel_inst.rx_reset_byte_fr_n_meta_r is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\source\mipi2parallel.v&quot;:140:0:140:5|Sequential instance mipi2parallel_inst.rx_reset_byte_fr_n_sync_r is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\source\mipi2parallel.v</Navigation>
            <Navigation>140</Navigation>
            <Navigation>0</Navigation>
            <Navigation>140</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance mipi2parallel_inst.rx_reset_byte_fr_n_sync_r is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\source\mipi2parallel.v&quot;:151:0:151:5|Sequential instance mipi2parallel_inst.rx_reset_byte_n_meta_r is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\source\mipi2parallel.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>0</Navigation>
            <Navigation>151</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance mipi2parallel_inst.rx_reset_byte_n_meta_r is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\source\mipi2parallel.v&quot;:151:0:151:5|Sequential instance mipi2parallel_inst.rx_reset_byte_n_sync_r is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\source\mipi2parallel.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>0</Navigation>
            <Navigation>151</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance mipi2parallel_inst.rx_reset_byte_n_sync_r is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\ip_cores\ip_cores\b2p\b2p.v&quot;:46:4:46:21|Blackbox b2p_byte2pixel is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\ip_cores\ip_cores\b2p\b2p.v</Navigation>
            <Navigation>46</Navigation>
            <Navigation>4</Navigation>
            <Navigation>46</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Blackbox b2p_byte2pixel is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:423:8:423:24|Blackbox rx_dphy_capture_ctrl is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>423</Navigation>
            <Navigation>8</Navigation>
            <Navigation>423</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Blackbox rx_dphy_capture_ctrl is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:349:0:349:18|Blackbox rx_dphy_rx_global_ctrl is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>349</Navigation>
            <Navigation>0</Navigation>
            <Navigation>349</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Blackbox rx_dphy_rx_global_ctrl is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v&quot;:254:0:254:16|Blackbox rx_dphy_dphy_rx_wrap is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_rx.v</Navigation>
            <Navigation>254</Navigation>
            <Navigation>0</Navigation>
            <Navigation>254</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Blackbox rx_dphy_dphy_rx_wrap is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_wrapper.v&quot;:171:8:171:17|Blackbox MIPIDPHYA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\ip_cores\ip_cores\rx_dphy\rx_dphy_dphy_wrapper.v</Navigation>
            <Navigation>171</Navigation>
            <Navigation>8</Navigation>
            <Navigation>171</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Blackbox MIPIDPHYA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\ip_cores\ip_cores\int_pll\int_pll.v&quot;:59:12:59:20|Blackbox EHXPLLM is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\p2119\desktop\fpga_crosslink_lif_md6000_dsi_to_oled\impl_800x600\ip_cores\ip_cores\int_pll\int_pll.v</Navigation>
            <Navigation>59</Navigation>
            <Navigation>12</Navigation>
            <Navigation>59</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Blackbox EHXPLLM is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
    </Task>
</BaliMessageLog>