# Basic_gates_verilog
Design and verification of basic logic gates using gate primitives.
