{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 22:46:39 2008 " "Info: Processing started: Tue Oct 21 22:46:39 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigCom32 -c DigCom32 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigCom32 -c DigCom32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DigCom32.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DigCom32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DigCom32 " "Info: Found entity 1: DigCom32" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigCom32 " "Info: Elaborating entity \"DigCom32\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE multiplyII.mif " "Warning: Can't find a definition for parameter LPM_FILE -- assuming multiplyII.mif was intended to be a quoted string" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 272 1128 1256 400 "inst1" "" } } } }  } 0 0 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "DC32VQM.vhd 3 1 " "Warning: Using design file DC32VQM.vhd, which is not specified as a design file for the current project, but contains definitions for 3 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DC32VQM_package " "Info: Found design unit 1: DC32VQM_package" {  } { { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DC32VQM-design " "Info: Found design unit 2: DC32VQM-design" {  } { { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 DC32VQM " "Info: Found entity 1: DC32VQM" {  } { { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC32VQM DC32VQM:inst " "Info: Elaborating entity \"DC32VQM\" for hierarchy \"DC32VQM:inst\"" {  } { { "DigCom32.bdf" "inst" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "simplecom_ro1.vqm 1 1 " "Warning: Using design file simplecom_ro1.vqm, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 simplecom_ro1 " "Info: Found entity 1: simplecom_ro1" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 21 22 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simplecom_ro1 DC32VQM:inst\|simplecom_ro1:DC_inst " "Info: Elaborating entity \"simplecom_ro1\" for hierarchy \"DC32VQM:inst\|simplecom_ro1:DC_inst\"" {  } { { "DC32VQM.vhd" "DC_inst" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst1 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst1\"" {  } { { "DigCom32.bdf" "inst1" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 272 1128 1256 400 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 272 1128 1256 400 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst1 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE multiplyII.mif " "Info: Parameter \"LPM_FILE\" = \"multiplyII.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 4096 " "Info: Parameter \"LPM_NUMWORDS\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 12 " "Info: Parameter \"LPM_WIDTHAD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 272 1128 1256 400 "inst1" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst1\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 272 1128 1256 400 "inst1" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst1\|altram:sram LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 272 1128 1256 400 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "altram.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 272 1128 1256 400 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_62a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_62a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_62a1 " "Info: Found entity 1: altsyncram_62a1" {  } { { "db/altsyncram_62a1.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/db/altsyncram_62a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_62a1 LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated " "Info: Elaborating entity \"altsyncram_62a1\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "3822 4096 0 1 1 " "Warning: 3822 out of 4096 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "274 4095 " "Warning: Addresses ranging from 274 to 4095 are not initialized" {  } { { "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/multiplyII.mif" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/multiplyII.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 0}  } { { "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/multiplyII.mif" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/multiplyII.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[4\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[4\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2369 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[5\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[5\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2350 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[6\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[6\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2331 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[7\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[7\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2312 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[0\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[0\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2445 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[1\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[1\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2426 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[2\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[2\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2407 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[3\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[3\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2388 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[10\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[10\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2255 18 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[15\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[15\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2160 18 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[11\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[11\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2236 18 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[12\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[12\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2217 18 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[13\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[13\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2198 18 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[14\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[14\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2179 18 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[9\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[9\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2274 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[8\]~I " "Info: WYSIWYG I/O primitive \"DC32VQM:inst\|simplecom_ro1:DC_inst\|cb\[8\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 2293 17 0 } } { "DC32VQM.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DC32VQM.vhd" 69 0 0 } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 72 592 848 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0}  } {  } 0 0 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[4\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[4\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[5\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[5\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[6\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[6\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[7\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[7\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[0\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[0\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[1\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[1\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[2\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[2\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[3\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[3\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[10\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[10\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[15\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[15\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[11\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[11\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[12\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[12\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[13\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[13\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[14\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[14\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[9\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[9\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst1\|datatri\[8\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst1\|datatri\[8\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SegOut1\[0\] GND " "Warning (13410): Pin \"SegOut1\[0\]\" is stuck at GND" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 224 928 1104 240 "SegOut1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SegOut2\[0\] GND " "Warning (13410): Pin \"SegOut2\[0\]\" is stuck at GND" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 240 928 1104 256 "SegOut2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SelectedReg\[24\] GND " "Warning (13410): Pin \"SelectedReg\[24\]\" is stuck at GND" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SelectedReg\[16\] GND " "Warning (13410): Pin \"SelectedReg\[16\]\" is stuck at GND" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SelectedReg\[8\] GND " "Warning (13410): Pin \"SelectedReg\[8\]\" is stuck at GND" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SelectedReg\[0\] GND " "Warning (13410): Pin \"SelectedReg\[0\]\" is stuck at GND" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "875 " "Info: Implemented 875 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Info: Implemented 66 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "769 " "Info: Implemented 769 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 22:46:47 2008 " "Info: Processing ended: Tue Oct 21 22:46:47 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 22:46:48 2008 " "Info: Processing started: Tue Oct 21 22:46:48 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DigCom32 -c DigCom32 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DigCom32 -c DigCom32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "DigCom32 EP1C4F324C7 " "Info: Selected device EP1C4F324C7 for design \"DigCom32\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F324I7 " "Info: Device EP1C4F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C7 " "Info: Device EP1C12F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324I7 " "Info: Device EP1C12F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324C7 " "Info: Device EP1C20F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324I7 " "Info: Device EP1C20F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ J1 " "Info: Pin ~nCSO~ is reserved at location J1" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ K6 " "Info: Pin ~ASDO~ is reserved at location K6" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk Global clock in PIN J3 " "Info: Automatically promoted some destinations of signal \"clk\" to use Global clock in PIN J3" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 940 36 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 Global clock " "Info: Automatically promoted some destinations of signal \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 282 28 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 290 32 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|M_read~142_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|M_read~142_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 952 33 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|M_enable~202_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|M_enable~202_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 955 35 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 283 31 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|M_write~91_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|M_write~91_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 948 33 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 186 34 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[3\]~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[3\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1139 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[1\]~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[1\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1139 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 282 28 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 Global clock " "Info: Automatically promoted some destinations of signal \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 185 32 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 185 32 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out Global clock " "Info: Automatically promoted some destinations of signal \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|i~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|i~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 303 28 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[13\]~1891_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[13\]~1891_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1008 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[14\]~1895_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[14\]~1895_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1013 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[15\]~1899_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[15\]~1899_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1018 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[12\]~1887_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[12\]~1887_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1023 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[8\]~1904_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[8\]~1904_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1036 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[11\]~1916_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[11\]~1916_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1041 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[9\]~1908_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[9\]~1908_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1046 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[10\]~1912_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[10\]~1912_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1051 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[0\]~1939_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[0\]~1939_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1098 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 271 29 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk Global clock " "Info: Automatically promoted signal \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk Global clock " "Info: Automatically promoted signal \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 184 30 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out Global clock " "Info: Automatically promoted signal \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 186 34 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node Global clock " "Info: Automatically promoted signal \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 163 34 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.181 ns register memory " "Info: Estimated most critical path is register to memory delay of 10.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\] 1 REG LAB_X10_Y9 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y9; Fanout = 16; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.101 ns) 0.646 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux10~27 2 COMB LAB_X10_Y9 6 " "Info: 2: + IC(0.545 ns) + CELL(0.101 ns) = 0.646 ns; Loc. = LAB_X10_Y9; Fanout = 6; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux10~27'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~27 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 296 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.258 ns) 1.224 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[7\]~231 3 COMB LAB_X10_Y9 17 " "Info: 3: + IC(0.320 ns) + CELL(0.258 ns) = 1.224 ns; Loc. = LAB_X10_Y9; Fanout = 17; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[7\]~231'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~27 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~231 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 379 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.258 ns) 2.346 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[7\]~232 4 COMB LAB_X13_Y9 33 " "Info: 4: + IC(0.864 ns) + CELL(0.258 ns) = 2.346 ns; Loc. = LAB_X13_Y9; Fanout = 33; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[7\]~232'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~231 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~232 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 293 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.101 ns) 3.563 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux4~497 5 COMB LAB_X12_Y6 12 " "Info: 5: + IC(1.116 ns) + CELL(0.101 ns) = 3.563 ns; Loc. = LAB_X12_Y6; Fanout = 12; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux4~497'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~232 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux4~497 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 493 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.101 ns) 5.075 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~441 6 COMB LAB_X8_Y9 1 " "Info: 6: + IC(1.411 ns) + CELL(0.101 ns) = 5.075 ns; Loc. = LAB_X8_Y9; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~441'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux4~497 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~441 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 591 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.101 ns) 6.558 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~442 7 COMB LAB_X11_Y8 3 " "Info: 7: + IC(1.382 ns) + CELL(0.101 ns) = 6.558 ns; Loc. = LAB_X11_Y8; Fanout = 3; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~442'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~441 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~442 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 592 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.248 ns) 8.806 ns lpm_ram_io:inst1\|datatri\[7\]~1049 8 COMB LOOP LAB_X13_Y8 5 " "Info: 8: + IC(0.000 ns) + CELL(2.248 ns) = 8.806 ns; Loc. = LAB_X13_Y8; Fanout = 5; COMB LOOP Node = 'lpm_ram_io:inst1\|datatri\[7\]~1049'" { { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~443 LAB_X12_Y8 " "Info: Loc. = LAB_X12_Y8; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~443\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~443 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~438 LAB_X13_Y8 " "Info: Loc. = LAB_X13_Y8; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~438\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~438 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst1\|datatri\[7\]~1049 LAB_X13_Y8 " "Info: Loc. = LAB_X13_Y8; Node \"lpm_ram_io:inst1\|datatri\[7\]~1049\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|datatri[7]~1049 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~439 LAB_X13_Y8 " "Info: Loc. = LAB_X13_Y8; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~439\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~439 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~443 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 596 27 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~438 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 593 27 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|datatri[7]~1049 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~439 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 595 27 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~442 lpm_ram_io:inst1|datatri[7]~1049 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.315 ns) 10.181 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|ram_block1a7~porta_datain_reg0 9 MEM M4K_X15_Y8 1 " "Info: 9: + IC(1.060 ns) + CELL(0.315 ns) = 10.181 ns; Loc. = M4K_X15_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { lpm_ram_io:inst1|datatri[7]~1049 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_62a1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_62a1.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/db/altsyncram_62a1.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.483 ns ( 34.21 % ) " "Info: Total cell delay = 3.483 ns ( 34.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.698 ns ( 65.79 % ) " "Info: Total interconnect delay = 6.698 ns ( 65.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.181 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~27 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~231 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~232 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux4~497 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~441 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~442 lpm_ram_io:inst1|datatri[7]~1049 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_62a1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Warning" "WFITAPI_FITAPI_WARNING_VPR_VERY_HIGH_HOLD_REQUIREMENTS_DETECTED" "3 3003 " "Warning: 3 (of 3003) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." { { "Info" "IFITAPI_FITAPI_INFO_VPR_REGISTERS_WITH_VERY_HIGH_HOLD_REQUIREMENTS" "2 " "Info: Found 2 Registers with very high hold time requirements" { { "Info" "IFITAPI_FITAPI_ATOM_NAME_DUAL_OUTPUT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\] " "Info: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]\" (dual-output)" { { "Info" "IFITAPI_FITAPI_ATOM_REGISTERED_OUTPUT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\] " "Info: Registered output is \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1139 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[6] } "NODE_NAME" } }  } 0 0 "Registered output is \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_COMBINATORIAL_OUTPUT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux9~36 " "Info: Combinational output is \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux9~36\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1139 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[6] } "NODE_NAME" } }  } 0 0 "Combinational output is \"%1!s!\"" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1139 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[6] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\" (dual-output)" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME_DUAL_OUTPUT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\] " "Info: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]\" (dual-output)" { { "Info" "IFITAPI_FITAPI_ATOM_REGISTERED_OUTPUT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\] " "Info: Registered output is \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1139 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] } "NODE_NAME" } }  } 0 0 "Registered output is \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_COMBINATORIAL_OUTPUT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux11~15 " "Info: Combinational output is \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux11~15\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1139 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] } "NODE_NAME" } }  } 0 0 "Combinational output is \"%1!s!\"" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1139 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\" (dual-output)" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! Registers with very high hold time requirements" 0 0 "" 0 0}  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Info: Average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X10_Y9 X19_Y18 " "Info: Peak interconnect usage is 29% of the available device resources in the region that extends from location X10_Y9 to location X19_Y18" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "6 " "Warning: Following 6 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SegOut1\[0\] GND " "Info: Pin SegOut1\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { SegOut1[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegOut1\[0\]" } } } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 224 928 1104 240 "SegOut1\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegOut1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SegOut2\[0\] GND " "Info: Pin SegOut2\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { SegOut2[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegOut2\[0\]" } } } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 240 928 1104 256 "SegOut2\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegOut2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelectedReg\[24\] GND " "Info: Pin SelectedReg\[24\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { SelectedReg[24] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelectedReg\[24\]" } } } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelectedReg[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelectedReg\[16\] GND " "Info: Pin SelectedReg\[16\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { SelectedReg[16] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelectedReg\[16\]" } } } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelectedReg[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelectedReg\[8\] GND " "Info: Pin SelectedReg\[8\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { SelectedReg[8] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelectedReg\[8\]" } } } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelectedReg[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelectedReg\[0\] GND " "Info: Pin SelectedReg\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { SelectedReg[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelectedReg\[0\]" } } } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelectedReg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 22:46:56 2008 " "Info: Processing ended: Tue Oct 21 22:46:56 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 22:46:57 2008 " "Info: Processing started: Tue Oct 21 22:46:57 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DigCom32 -c DigCom32 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DigCom32 -c DigCom32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Peak virtual memory: 147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 22:46:59 2008 " "Info: Processing ended: Tue Oct 21 22:46:59 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 22:47:00 2008 " "Info: Processing started: Tue Oct 21 22:47:00 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DigCom32 -c DigCom32 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigCom32 -c DigCom32 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[7\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[7\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[6\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[6\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[5\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[5\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[4\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[4\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[3\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[3\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[2\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[2\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[1\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[1\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[0\] " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[0\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1123 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux4~505 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux4~505\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 722 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[11\]~1056 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[11\]~1056\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux4~500 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux4~500\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 469 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux4~501 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux4~501\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 470 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 722 27 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 469 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 470 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux6~444 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux6~444\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 640 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[9\]~1060 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[9\]~1060\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux6~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux6~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 630 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux6~440 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux6~440\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 632 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 640 27 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 630 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 632 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux7~459 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux7~459\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 625 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[8\]~1061 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[8\]~1061\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux7~454 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux7~454\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 610 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux7~455 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux7~455\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 611 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 625 27 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 610 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 611 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[2\]~1052 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[2\]~1052\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 883 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~440 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~440\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 884 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~444 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux13~444\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 885 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 883 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 884 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 885 28 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[1\]~1051 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[1\]~1051\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 738 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~440 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~440\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 739 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~444 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux14~444\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 743 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 738 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 739 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 743 28 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[3\]~1053 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[3\]~1053\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~932 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~932\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 752 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~933 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~933\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 754 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~937 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~937\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 755 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 752 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 754 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 755 28 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[4\]~1046 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[4\]~1046\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~438 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~438\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 496 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 700 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~443 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~443\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 701 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 496 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 700 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 701 28 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[5\]~1047 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[5\]~1047\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~438 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~438\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 551 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 552 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~443 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~443\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 561 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 551 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 552 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 561 28 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[0\]~1050 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[0\]~1050\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux15~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux15~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 870 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux15~440 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux15~440\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 873 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux15~444 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux15~444\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 874 28 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 870 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 873 28 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 874 28 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[15\]~1055 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[15\]~1055\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~854 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~854\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 928 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~858 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~858\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 932 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~859 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~859\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 933 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 928 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 932 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 933 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[12\]~1057 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[12\]~1057\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux3~436 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux3~436\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 390 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux3~440 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux3~440\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 919 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux3~443 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux3~443\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 920 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 390 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 919 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 920 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[13\]~1058 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[13\]~1058\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~415 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~415\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 498 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~419 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~419\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 502 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~420 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux2~420\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 503 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 498 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 502 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 503 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[14\]~1059 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[14\]~1059\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux1~415 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux1~415\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 525 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux1~419 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux1~419\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 529 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux1~420 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux1~420\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 530 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 525 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 529 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 530 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[7\]~1049 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[7\]~1049\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~438 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~438\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 593 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 595 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~443 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux8~443\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 596 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 593 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 595 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 596 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[6\]~1048 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[6\]~1048\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~438 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~438\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 575 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 577 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~443 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~443\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 578 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 575 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 577 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 578 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst1\|datatri\[10\]~1054 " "Warning: Node \"lpm_ram_io:inst1\|datatri\[10\]~1054\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux5~439 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux5~439\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 603 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux5~440 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux5~440\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 605 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux5~444 " "Warning: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux5~444\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 652 27 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 603 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 605 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 652 27 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clockStepMode " "Info: Assuming node \"clockStepMode\" is an undefined clock" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 144 376 544 160 "clockStepMode" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clockStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "instructionStepMode " "Info: Assuming node \"instructionStepMode\" is an undefined clock" {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 160 360 544 176 "instructionStepMode" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instructionStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_in " "Info: Assuming node \"reset_in\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 112 376 544 128 "reset_in" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "31 " "Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 939 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\] " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 359 33 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 186 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121 " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 173 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122 " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 178 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123 " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 183 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120 " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 168 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 185 32 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 163 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 940 36 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 942 32 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 941 27 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_node " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 270 30 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 " "Info: Detected ripple clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 282 28 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out " "Info: Detected gated clock \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 271 29 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|ram_block1a6~porta_datain_reg0 19.67 MHz 50.848 ns Internal " "Info: Clock \"clk\" has Internal fmax of 19.67 MHz between source register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|ram_block1a6~porta_datain_reg0\" (period= 50.848 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.656 ns + Longest register memory " "Info: + Longest register to memory delay is 12.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 1 REG LC_X10_Y9_N2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y9_N2; Fanout = 16; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.522 ns) 1.717 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux14~25 2 COMB LC_X9_Y11_N2 3 " "Info: 2: + IC(1.195 ns) + CELL(0.522 ns) = 1.717 ns; Loc. = LC_X9_Y11_N2; Fanout = 3; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux14~25'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux14~25 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 383 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.101 ns) 2.918 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[2\]~233 3 COMB LC_X10_Y9_N9 16 " "Info: 3: + IC(1.100 ns) + CELL(0.101 ns) = 2.918 ns; Loc. = LC_X10_Y9_N9; Fanout = 16; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[2\]~233'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux14~25 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[2]~233 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 384 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.390 ns) 4.455 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~853 4 COMB LC_X11_Y8_N5 14 " "Info: 4: + IC(1.147 ns) + CELL(0.390 ns) = 4.455 ns; Loc. = LC_X11_Y8_N5; Fanout = 14; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~853'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[2]~233 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~853 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 386 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.258 ns) 5.864 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~928 5 COMB LC_X12_Y9_N5 36 " "Info: 5: + IC(1.151 ns) + CELL(0.258 ns) = 5.864 ns; Loc. = LC_X12_Y9_N5; Fanout = 36; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~928'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~853 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~928 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 422 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.210 ns) 11.074 ns lpm_ram_io:inst1\|datatri\[6\]~1048 6 COMB LOOP LC_X12_Y12_N6 5 " "Info: 6: + IC(0.000 ns) + CELL(5.210 ns) = 11.074 ns; Loc. = LC_X12_Y12_N6; Fanout = 5; COMB LOOP Node = 'lpm_ram_io:inst1\|datatri\[6\]~1048'" { { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~439 LC_X12_Y12_N8 " "Info: Loc. = LC_X12_Y12_N8; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~439\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux9~439 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst1\|datatri\[6\]~1048 LC_X12_Y12_N6 " "Info: Loc. = LC_X12_Y12_N6; Node \"lpm_ram_io:inst1\|datatri\[6\]~1048\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|datatri[6]~1048 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~443 LC_X11_Y12_N9 " "Info: Loc. = LC_X11_Y12_N9; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~443\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux9~443 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~438 LC_X12_Y12_N7 " "Info: Loc. = LC_X12_Y12_N7; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux9~438\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux9~438 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux9~439 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 577 27 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|datatri[6]~1048 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux9~443 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 578 27 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux9~438 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 575 27 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.210 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~928 lpm_ram_io:inst1|datatri[6]~1048 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.315 ns) 12.656 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|ram_block1a6~porta_datain_reg0 7 MEM M4K_X15_Y12 1 " "Info: 7: + IC(1.267 ns) + CELL(0.315 ns) = 12.656 ns; Loc. = M4K_X15_Y12; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { lpm_ram_io:inst1|datatri[6]~1048 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_62a1:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_62a1.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/db/altsyncram_62a1.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.796 ns ( 53.70 % ) " "Info: Total cell delay = 6.796 ns ( 53.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.860 ns ( 46.30 % ) " "Info: Total interconnect delay = 5.860 ns ( 46.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.656 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux14~25 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[2]~233 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~853 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~928 lpm_ram_io:inst1|datatri[6]~1048 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_62a1:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.656 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux14~25 {} DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[2]~233 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~853 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~928 {} lpm_ram_io:inst1|datatri[6]~1048 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_62a1:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 1.195ns 1.100ns 1.147ns 1.151ns 0.000ns 1.267ns } { 0.000ns 0.522ns 0.101ns 0.390ns 0.258ns 5.210ns 0.315ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.488 ns - Smallest " "Info: - Smallest clock skew is -12.488 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.826 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 325 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.639 ns) 2.826 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|ram_block1a6~porta_datain_reg0 2 MEM M4K_X15_Y12 1 " "Info: 2: + IC(0.888 ns) + CELL(0.639 ns) = 2.826 ns; Loc. = M4K_X15_Y12; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_62a1:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clk lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_62a1:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_62a1.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/db/altsyncram_62a1.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 68.58 % ) " "Info: Total cell delay = 1.938 ns ( 68.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.42 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clk lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_62a1:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clk {} clk~out0 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_62a1:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.639ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.314 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 15.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 325 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.827 ns) 2.971 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X23_Y7_N5 2 " "Info: 2: + IC(0.845 ns) + CELL(0.827 ns) = 2.971 ns; Loc. = LC_X23_Y7_N5; Fanout = 2; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 939 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.101 ns) 3.541 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X23_Y7_N8 1 " "Info: 3: + IC(0.469 ns) + CELL(0.101 ns) = 3.541 ns; Loc. = LC_X23_Y7_N8; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 940 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 3.803 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X23_Y7_N9 7 " "Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 3.803 ns; Loc. = LC_X23_Y7_N9; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.758 ns) + CELL(0.827 ns) 8.388 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop 5 REG LC_X9_Y7_N9 3 " "Info: 5: + IC(3.758 ns) + CELL(0.827 ns) = 8.388 ns; Loc. = LC_X9_Y7_N9; Fanout = 3; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.585 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 942 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.390 ns) 10.606 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 6 COMB LC_X18_Y8_N8 5 " "Info: 6: + IC(1.828 ns) + CELL(0.390 ns) = 10.606 ns; Loc. = LC_X18_Y8_N8; Fanout = 5; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 186 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.079 ns) + CELL(0.629 ns) 15.314 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 7 REG LC_X10_Y9_N2 16 " "Info: 7: + IC(4.079 ns) + CELL(0.629 ns) = 15.314 ns; Loc. = LC_X10_Y9_N2; Fanout = 16; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.174 ns ( 27.26 % ) " "Info: Total cell delay = 4.174 ns ( 27.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.140 ns ( 72.74 % ) " "Info: Total interconnect delay = 11.140 ns ( 72.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.314 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.314 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 0.845ns 0.469ns 0.161ns 3.758ns 1.828ns 4.079ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clk lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_62a1:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clk {} clk~out0 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_62a1:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.639ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.314 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.314 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 0.845ns 0.469ns 0.161ns 3.758ns 1.828ns 4.079ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.082 ns + " "Info: + Micro setup delay of destination is 0.082 ns" {  } { { "db/altsyncram_62a1.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/db/altsyncram_62a1.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } } { "db/altsyncram_62a1.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/db/altsyncram_62a1.tdf" 162 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.656 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux14~25 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[2]~233 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~853 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~928 lpm_ram_io:inst1|datatri[6]~1048 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_62a1:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.656 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux14~25 {} DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[2]~233 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~853 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~928 {} lpm_ram_io:inst1|datatri[6]~1048 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_62a1:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 1.195ns 1.100ns 1.147ns 1.151ns 0.000ns 1.267ns } { 0.000ns 0.522ns 0.101ns 0.390ns 0.258ns 5.210ns 0.315ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clk lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_62a1:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clk {} clk~out0 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_62a1:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.639ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.314 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.314 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 0.845ns 0.469ns 0.161ns 3.758ns 1.828ns 4.079ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clockStepMode register DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] register DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|dr\[5\] 31.14 MHz 32.112 ns Internal " "Info: Clock \"clockStepMode\" has Internal fmax of 31.14 MHz between source register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]\" and destination register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|dr\[5\]\" (period= 32.112 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.640 ns + Longest register register " "Info: + Longest register to register delay is 12.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 1 REG LC_X10_Y9_N2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y9_N2; Fanout = 16; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.522 ns) 1.717 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux14~25 2 COMB LC_X9_Y11_N2 3 " "Info: 2: + IC(1.195 ns) + CELL(0.522 ns) = 1.717 ns; Loc. = LC_X9_Y11_N2; Fanout = 3; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux14~25'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux14~25 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 383 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.101 ns) 2.918 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[2\]~233 3 COMB LC_X10_Y9_N9 16 " "Info: 3: + IC(1.100 ns) + CELL(0.101 ns) = 2.918 ns; Loc. = LC_X10_Y9_N9; Fanout = 16; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[2\]~233'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux14~25 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[2]~233 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 384 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.390 ns) 4.455 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~853 4 COMB LC_X11_Y8_N5 14 " "Info: 4: + IC(1.147 ns) + CELL(0.390 ns) = 4.455 ns; Loc. = LC_X11_Y8_N5; Fanout = 14; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~853'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[2]~233 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~853 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 386 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.258 ns) 5.864 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~928 5 COMB LC_X12_Y9_N5 36 " "Info: 5: + IC(1.151 ns) + CELL(0.258 ns) = 5.864 ns; Loc. = LC_X12_Y9_N5; Fanout = 36; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~928'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~853 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~928 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 422 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.850 ns) 9.714 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~443 6 COMB LOOP LC_X13_Y12_N3 4 " "Info: 6: + IC(0.000 ns) + CELL(3.850 ns) = 9.714 ns; Loc. = LC_X13_Y12_N3; Fanout = 4; COMB LOOP Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~443'" { { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst1\|datatri\[5\]~1047 LC_X14_Y12_N5 " "Info: Loc. = LC_X14_Y12_N5; Node \"lpm_ram_io:inst1\|datatri\[5\]~1047\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|datatri[5]~1047 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~443 LC_X13_Y12_N3 " "Info: Loc. = LC_X13_Y12_N3; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~443\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~443 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~439 LC_X14_Y12_N0 " "Info: Loc. = LC_X14_Y12_N0; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~439\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~439 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~438 LC_X14_Y12_N6 " "Info: Loc. = LC_X14_Y12_N6; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux10~438\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~438 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|datatri[5]~1047 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~443 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 561 28 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~439 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 552 28 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~438 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 551 28 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.850 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~928 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~443 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.824 ns) + CELL(0.102 ns) 12.640 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|dr\[5\] 7 REG LC_X12_Y8_N7 12 " "Info: 7: + IC(2.824 ns) + CELL(0.102 ns) = 12.640 ns; Loc. = LC_X12_Y8_N7; Fanout = 12; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|dr\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~443 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1133 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.223 ns ( 41.32 % ) " "Info: Total cell delay = 5.223 ns ( 41.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.417 ns ( 58.68 % ) " "Info: Total interconnect delay = 7.417 ns ( 58.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.640 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux14~25 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[2]~233 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~853 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~928 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~443 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.640 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux14~25 {} DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[2]~233 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~853 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~928 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~443 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5] {} } { 0.000ns 1.195ns 1.100ns 1.147ns 1.151ns 0.000ns 2.824ns } { 0.000ns 0.522ns 0.101ns 0.390ns 0.258ns 3.850ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.185 ns - Smallest " "Info: - Smallest clock skew is -3.185 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 11.289 ns + Shortest register " "Info: + Shortest clock path from clock \"clockStepMode\" to destination register is 11.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 144 376 544 160 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.390 ns) 2.963 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X23_Y7_N9 7 " "Info: 2: + IC(1.274 ns) + CELL(0.390 ns) = 2.963 ns; Loc. = LC_X23_Y7_N9; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.776 ns) + CELL(0.827 ns) 7.566 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N2 128 " "Info: 3: + IC(3.776 ns) + CELL(0.827 ns) = 7.566 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.603 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 282 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.094 ns) + CELL(0.629 ns) 11.289 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|dr\[5\] 4 REG LC_X12_Y8_N7 12 " "Info: 4: + IC(3.094 ns) + CELL(0.629 ns) = 11.289 ns; Loc. = LC_X12_Y8_N7; Fanout = 12; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|dr\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.723 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1133 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 27.86 % ) " "Info: Total cell delay = 3.145 ns ( 27.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.144 ns ( 72.14 % ) " "Info: Total interconnect delay = 8.144 ns ( 72.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.289 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.289 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5] {} } { 0.000ns 0.000ns 1.274ns 3.776ns 3.094ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 14.474 ns - Longest register " "Info: - Longest clock path from clock \"clockStepMode\" to source register is 14.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 144 376 544 160 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.390 ns) 2.963 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X23_Y7_N9 7 " "Info: 2: + IC(1.274 ns) + CELL(0.390 ns) = 2.963 ns; Loc. = LC_X23_Y7_N9; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.758 ns) + CELL(0.827 ns) 7.548 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop 3 REG LC_X9_Y7_N9 3 " "Info: 3: + IC(3.758 ns) + CELL(0.827 ns) = 7.548 ns; Loc. = LC_X9_Y7_N9; Fanout = 3; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.585 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 942 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.390 ns) 9.766 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 4 COMB LC_X18_Y8_N8 5 " "Info: 4: + IC(1.828 ns) + CELL(0.390 ns) = 9.766 ns; Loc. = LC_X18_Y8_N8; Fanout = 5; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 186 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.079 ns) + CELL(0.629 ns) 14.474 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 5 REG LC_X10_Y9_N2 16 " "Info: 5: + IC(4.079 ns) + CELL(0.629 ns) = 14.474 ns; Loc. = LC_X10_Y9_N2; Fanout = 16; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 24.42 % ) " "Info: Total cell delay = 3.535 ns ( 24.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.939 ns ( 75.58 % ) " "Info: Total interconnect delay = 10.939 ns ( 75.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.474 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.474 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 1.274ns 3.758ns 1.828ns 4.079ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.289 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.289 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5] {} } { 0.000ns 0.000ns 1.274ns 3.776ns 3.094ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.474 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.474 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 1.274ns 3.758ns 1.828ns 4.079ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1133 28 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1133 28 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.640 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux14~25 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[2]~233 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~853 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~928 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~443 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.640 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux14~25 {} DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[2]~233 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~853 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~928 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~443 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5] {} } { 0.000ns 1.195ns 1.100ns 1.147ns 1.151ns 0.000ns 2.824ns } { 0.000ns 0.522ns 0.101ns 0.390ns 0.258ns 3.850ns 0.102ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.289 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.289 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5] {} } { 0.000ns 0.000ns 1.274ns 3.776ns 3.094ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.474 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.474 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 1.274ns 3.758ns 1.828ns 4.079ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "instructionStepMode register register DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 320.1 MHz Internal " "Info: Clock \"instructionStepMode\" Internal fmax is restricted to 320.1 MHz between source register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]\" and destination register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.857 ns + Longest register register " "Info: + Longest register to register delay is 1.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 1 REG LC_X10_Y9_N1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y9_N1; Fanout = 17; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.509 ns) 1.019 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]~111COUT1 2 COMB LC_X10_Y9_N1 2 " "Info: 2: + IC(0.510 ns) + CELL(0.509 ns) = 1.019 ns; Loc. = LC_X10_Y9_N1; Fanout = 2; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]~111COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~111COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.090 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]~107COUT1 3 COMB LC_X10_Y9_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.090 ns; Loc. = LC_X10_Y9_N2; Fanout = 2; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]~107COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~111COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~107COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.161 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]~113COUT1 4 COMB LC_X10_Y9_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.161 ns; Loc. = LC_X10_Y9_N3; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]~113COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~107COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~113COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.696 ns) 1.857 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 5 REG LC_X10_Y9_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.696 ns) = 1.857 ns; Loc. = LC_X10_Y9_N4; Fanout = 2; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~113COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 72.54 % ) " "Info: Total cell delay = 1.347 ns ( 72.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.510 ns ( 27.46 % ) " "Info: Total interconnect delay = 0.510 ns ( 27.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~111COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~107COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~113COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.857 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~111COUT1 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~107COUT1 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~113COUT1 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.510ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.509ns 0.071ns 0.071ns 0.696ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode destination 8.567 ns + Shortest register " "Info: + Shortest clock path from clock \"instructionStepMode\" to destination register is 8.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instructionStepMode 1 CLK PIN_L15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L15; Fanout = 6; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 160 360 544 176 "instructionStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(0.522 ns) 3.859 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 2 COMB LC_X18_Y8_N8 5 " "Info: 2: + IC(2.038 ns) + CELL(0.522 ns) = 3.859 ns; Loc. = LC_X18_Y8_N8; Fanout = 5; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 186 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.079 ns) + CELL(0.629 ns) 8.567 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 3 REG LC_X10_Y9_N4 2 " "Info: 3: + IC(4.079 ns) + CELL(0.629 ns) = 8.567 ns; Loc. = LC_X10_Y9_N4; Fanout = 2; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 28.60 % ) " "Info: Total cell delay = 2.450 ns ( 28.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.117 ns ( 71.40 % ) " "Info: Total interconnect delay = 6.117 ns ( 71.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.567 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.567 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 2.038ns 4.079ns } { 0.000ns 1.299ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode source 8.567 ns - Longest register " "Info: - Longest clock path from clock \"instructionStepMode\" to source register is 8.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instructionStepMode 1 CLK PIN_L15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L15; Fanout = 6; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 160 360 544 176 "instructionStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(0.522 ns) 3.859 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 2 COMB LC_X18_Y8_N8 5 " "Info: 2: + IC(2.038 ns) + CELL(0.522 ns) = 3.859 ns; Loc. = LC_X18_Y8_N8; Fanout = 5; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 186 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.079 ns) + CELL(0.629 ns) 8.567 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 3 REG LC_X10_Y9_N1 17 " "Info: 3: + IC(4.079 ns) + CELL(0.629 ns) = 8.567 ns; Loc. = LC_X10_Y9_N1; Fanout = 17; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 28.60 % ) " "Info: Total cell delay = 2.450 ns ( 28.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.117 ns ( 71.40 % ) " "Info: Total interconnect delay = 6.117 ns ( 71.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.567 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.567 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 2.038ns 4.079ns } { 0.000ns 1.299ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.567 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.567 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 2.038ns 4.079ns } { 0.000ns 1.299ns 0.522ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.567 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.567 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 2.038ns 4.079ns } { 0.000ns 1.299ns 0.522ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~111COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~107COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~113COUT1 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.857 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~111COUT1 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~107COUT1 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~113COUT1 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.510ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.509ns 0.071ns 0.071ns 0.696ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.567 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.567 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 2.038ns 4.079ns } { 0.000ns 1.299ns 0.522ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.567 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.567 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 2.038ns 4.079ns } { 0.000ns 1.299ns 0.522ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } {  } {  } "" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|addlogic:inst13\|e2 DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\] clk 7.526 ns " "Info: Found hold time violation between source  pin or register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|addlogic:inst13\|e2\" and destination pin or register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\]\" for clock \"clk\" (Hold time is 7.526 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.344 ns + Largest " "Info: + Largest clock skew is 9.344 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.140 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 325 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.827 ns) 2.971 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X23_Y7_N5 2 " "Info: 2: + IC(0.845 ns) + CELL(0.827 ns) = 2.971 ns; Loc. = LC_X23_Y7_N5; Fanout = 2; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 939 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.101 ns) 3.541 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X23_Y7_N8 1 " "Info: 3: + IC(0.469 ns) + CELL(0.101 ns) = 3.541 ns; Loc. = LC_X23_Y7_N8; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 940 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 3.803 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X23_Y7_N9 7 " "Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 3.803 ns; Loc. = LC_X23_Y7_N9; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.776 ns) + CELL(0.827 ns) 8.406 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N2 128 " "Info: 5: + IC(3.776 ns) + CELL(0.827 ns) = 8.406 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.603 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 282 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.105 ns) + CELL(0.629 ns) 12.140 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\] 6 REG LC_X18_Y10_N0 4 " "Info: 6: + IC(3.105 ns) + CELL(0.629 ns) = 12.140 ns; Loc. = LC_X18_Y10_N0; Fanout = 4; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.734 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1129 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.784 ns ( 31.17 % ) " "Info: Total cell delay = 3.784 ns ( 31.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.356 ns ( 68.83 % ) " "Info: Total interconnect delay = 8.356 ns ( 68.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.140 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.140 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 0.000ns 0.845ns 0.469ns 0.161ns 3.776ns 3.105ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.796 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 325 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.629 ns) 2.796 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|addlogic:inst13\|e2 2 REG LC_X18_Y10_N9 3 " "Info: 2: + IC(0.868 ns) + CELL(0.629 ns) = 2.796 ns; Loc. = LC_X18_Y10_N9; Fanout = 3; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|addlogic:inst13\|e2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 524 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.96 % ) " "Info: Total cell delay = 1.928 ns ( 68.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.868 ns ( 31.04 % ) " "Info: Total interconnect delay = 0.868 ns ( 31.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 {} } { 0.000ns 0.000ns 0.868ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.140 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.140 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 0.000ns 0.845ns 0.469ns 0.161ns 3.776ns 3.105ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 {} } { 0.000ns 0.000ns 0.868ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 524 27 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.633 ns - Shortest register register " "Info: - Shortest register to register delay is 1.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|addlogic:inst13\|e2 1 REG LC_X18_Y10_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y10_N9; Fanout = 3; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|addlogic:inst13\|e2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 524 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.522 ns) 0.984 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac~4750 2 COMB LC_X18_Y10_N6 1 " "Info: 2: + IC(0.462 ns) + CELL(0.522 ns) = 0.984 ns; Loc. = LC_X18_Y10_N6; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac~4750'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac~4750 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 542 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.273 ns) 1.633 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\] 3 REG LC_X18_Y10_N0 4 " "Info: 3: + IC(0.376 ns) + CELL(0.273 ns) = 1.633 ns; Loc. = LC_X18_Y10_N0; Fanout = 4; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[15\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac~4750 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1129 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.795 ns ( 48.68 % ) " "Info: Total cell delay = 0.795 ns ( 48.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.838 ns ( 51.32 % ) " "Info: Total interconnect delay = 0.838 ns ( 51.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac~4750 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.633 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac~4750 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 0.462ns 0.376ns } { 0.000ns 0.522ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1129 28 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 524 27 0 } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1129 28 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.140 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.140 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 0.000ns 0.845ns 0.469ns 0.161ns 3.776ns 3.105ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 {} } { 0.000ns 0.000ns 0.868ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac~4750 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.633 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac~4750 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15] {} } { 0.000ns 0.462ns 0.376ns } { 0.000ns 0.522ns 0.273ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clockStepMode 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"clockStepMode\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] clockStepMode 3.264 ns " "Info: Found hold time violation between source  pin or register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay\" and destination pin or register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]\" for clock \"clockStepMode\" (Hold time is 3.264 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.075 ns + Largest " "Info: + Largest clock skew is 7.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 14.474 ns + Longest register " "Info: + Longest clock path from clock \"clockStepMode\" to destination register is 14.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 144 376 544 160 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.390 ns) 2.963 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X23_Y7_N9 7 " "Info: 2: + IC(1.274 ns) + CELL(0.390 ns) = 2.963 ns; Loc. = LC_X23_Y7_N9; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.758 ns) + CELL(0.827 ns) 7.548 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop 3 REG LC_X9_Y7_N9 3 " "Info: 3: + IC(3.758 ns) + CELL(0.827 ns) = 7.548 ns; Loc. = LC_X9_Y7_N9; Fanout = 3; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.585 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 942 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.390 ns) 9.766 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 4 COMB LC_X18_Y8_N8 5 " "Info: 4: + IC(1.828 ns) + CELL(0.390 ns) = 9.766 ns; Loc. = LC_X18_Y8_N8; Fanout = 5; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 186 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.079 ns) + CELL(0.629 ns) 14.474 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 5 REG LC_X10_Y9_N1 17 " "Info: 5: + IC(4.079 ns) + CELL(0.629 ns) = 14.474 ns; Loc. = LC_X10_Y9_N1; Fanout = 17; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 24.42 % ) " "Info: Total cell delay = 3.535 ns ( 24.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.939 ns ( 75.58 % ) " "Info: Total interconnect delay = 10.939 ns ( 75.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.474 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.474 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.274ns 3.758ns 1.828ns 4.079ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 7.399 ns - Shortest register " "Info: - Shortest clock path from clock \"clockStepMode\" to source register is 7.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 144 376 544 160 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.390 ns) 2.963 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X23_Y7_N9 7 " "Info: 2: + IC(1.274 ns) + CELL(0.390 ns) = 2.963 ns; Loc. = LC_X23_Y7_N9; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.807 ns) + CELL(0.629 ns) 7.399 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 3 REG LC_X17_Y12_N2 5 " "Info: 3: + IC(3.807 ns) + CELL(0.629 ns) = 7.399 ns; Loc. = LC_X17_Y12_N2; Fanout = 5; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 368 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 31.33 % ) " "Info: Total cell delay = 2.318 ns ( 31.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.081 ns ( 68.67 % ) " "Info: Total interconnect delay = 5.081 ns ( 68.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.399 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 1.274ns 3.807ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.474 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.474 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.274ns 3.758ns 1.828ns 4.079ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.399 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 1.274ns 3.807ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 368 36 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.626 ns - Shortest register register " "Info: - Shortest register to register delay is 3.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 1 REG LC_X17_Y12_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y12_N2; Fanout = 5; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 368 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.542 ns) + CELL(1.084 ns) 3.626 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 2 REG LC_X10_Y9_N1 17 " "Info: 2: + IC(2.542 ns) + CELL(1.084 ns) = 3.626 ns; Loc. = LC_X10_Y9_N1; Fanout = 17; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.084 ns ( 29.90 % ) " "Info: Total cell delay = 1.084 ns ( 29.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.542 ns ( 70.10 % ) " "Info: Total interconnect delay = 2.542 ns ( 70.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.626 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 2.542ns } { 0.000ns 1.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.474 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.474 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.274ns 3.758ns 1.828ns 4.079ns } { 0.000ns 1.299ns 0.390ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { clockStepMode DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.399 ns" { clockStepMode {} clockStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 1.274ns 3.807ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.626 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 2.542ns } { 0.000ns 1.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr instructionStepMode clk 6.579 ns register " "Info: tsu for register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr\" (data pin = \"instructionStepMode\", clock pin = \"clk\") is 6.579 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.362 ns + Longest pin register " "Info: + Longest pin to register delay is 9.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instructionStepMode 1 CLK PIN_L15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L15; Fanout = 6; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 160 360 544 176 "instructionStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.191 ns) + CELL(0.258 ns) 7.748 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|pc\[4\]~1326 2 COMB LC_X18_Y8_N9 8 " "Info: 2: + IC(6.191 ns) + CELL(0.258 ns) = 7.748 ns; Loc. = LC_X18_Y8_N9; Fanout = 8; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|pc\[4\]~1326'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]~1326 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 360 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.537 ns) 9.362 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr 3 REG LC_X17_Y12_N3 1 " "Info: 3: + IC(1.077 ns) + CELL(0.537 ns) = 9.362 ns; Loc. = LC_X17_Y12_N3; Fanout = 1; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]~1326 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 355 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.094 ns ( 22.37 % ) " "Info: Total cell delay = 2.094 ns ( 22.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.268 ns ( 77.63 % ) " "Info: Total interconnect delay = 7.268 ns ( 77.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.362 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]~1326 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.362 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]~1326 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr {} } { 0.000ns 0.000ns 6.191ns 1.077ns } { 0.000ns 1.299ns 0.258ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 355 36 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.816 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 325 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr 2 REG LC_X17_Y12_N3 1 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X17_Y12_N3; Fanout = 1; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 355 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.362 ns" { instructionStepMode DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]~1326 DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.362 ns" { instructionStepMode {} instructionStepMode~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]~1326 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr {} } { 0.000ns 0.000ns 6.191ns 1.077ns } { 0.000ns 1.299ns 0.258ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk SelectedReg\[15\] DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\] 29.518 ns register " "Info: tco from clock \"clk\" to destination pin \"SelectedReg\[15\]\" through register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\]\" is 29.518 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.054 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 325 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.827 ns) 2.971 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 2 REG LC_X22_Y7_N3 20 " "Info: 2: + IC(0.845 ns) + CELL(0.827 ns) = 2.971 ns; Loc. = LC_X22_Y7_N3; Fanout = 20; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 185 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.528 ns) + CELL(0.827 ns) 7.326 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node 3 REG LC_X27_Y4_N2 3 " "Info: 3: + IC(3.528 ns) + CELL(0.827 ns) = 7.326 ns; Loc. = LC_X27_Y4_N2; Fanout = 3; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.355 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 163 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.099 ns) + CELL(0.629 ns) 12.054 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\] 4 REG LC_X22_Y1_N6 42 " "Info: 4: + IC(4.099 ns) + CELL(0.629 ns) = 12.054 ns; Loc. = LC_X22_Y1_N6; Fanout = 42; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1122 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.582 ns ( 29.72 % ) " "Info: Total cell delay = 3.582 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.472 ns ( 70.28 % ) " "Info: Total interconnect delay = 8.472 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.054 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.054 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} } { 0.000ns 0.000ns 0.845ns 3.528ns 4.099ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1122 39 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.266 ns + Longest register pin " "Info: + Longest register to pin delay is 17.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\] 1 REG LC_X22_Y1_N6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y1_N6; Fanout = 42; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1122 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.829 ns) + CELL(0.390 ns) 5.219 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[5\]~1923 2 COMB LC_X14_Y13_N0 1 " "Info: 2: + IC(4.829 ns) + CELL(0.390 ns) = 5.219 ns; Loc. = LC_X14_Y13_N0; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[5\]~1923'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.219 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1923 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1061 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.975 ns) + CELL(0.101 ns) 8.295 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[5\]~1924 3 COMB LC_X9_Y7_N5 1 " "Info: 3: + IC(2.975 ns) + CELL(0.101 ns) = 8.295 ns; Loc. = LC_X9_Y7_N5; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[5\]~1924'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1923 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1924 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1062 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.101 ns) 8.761 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[5\]~1925 4 COMB LC_X9_Y7_N7 1 " "Info: 4: + IC(0.365 ns) + CELL(0.101 ns) = 8.761 ns; Loc. = LC_X9_Y7_N7; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[5\]~1925'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1924 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1925 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1063 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.258 ns) 9.414 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[5\]~1926 5 COMB LC_X9_Y7_N6 1 " "Info: 5: + IC(0.395 ns) + CELL(0.258 ns) = 9.414 ns; Loc. = LC_X9_Y7_N6; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[5\]~1926'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1925 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1926 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1066 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.221 ns) + CELL(0.390 ns) 13.025 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[5\]~1957 6 COMB LC_X22_Y17_N1 7 " "Info: 6: + IC(3.221 ns) + CELL(0.390 ns) = 13.025 ns; Loc. = LC_X22_Y17_N1; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[5\]~1957'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.611 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1926 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1957 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1067 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.522 ns) 13.999 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|Mux38~27 7 COMB LC_X22_Y17_N2 1 " "Info: 7: + IC(0.452 ns) + CELL(0.522 ns) = 13.999 ns; Loc. = LC_X22_Y17_N2; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|Mux38~27'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1957 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1086 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(1.865 ns) 17.266 ns SelectedReg\[15\] 8 PIN PIN_F11 0 " "Info: 8: + IC(1.402 ns) + CELL(1.865 ns) = 17.266 ns; Loc. = PIN_F11; Fanout = 0; PIN Node = 'SelectedReg\[15\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27 SelectedReg[15] } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.627 ns ( 21.01 % ) " "Info: Total cell delay = 3.627 ns ( 21.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.639 ns ( 78.99 % ) " "Info: Total interconnect delay = 13.639 ns ( 78.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.266 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1923 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1924 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1925 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1926 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1957 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27 SelectedReg[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.266 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1923 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1924 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1925 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1926 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1957 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27 {} SelectedReg[15] {} } { 0.000ns 4.829ns 2.975ns 0.365ns 0.395ns 3.221ns 0.452ns 1.402ns } { 0.000ns 0.390ns 0.101ns 0.101ns 0.258ns 0.390ns 0.522ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.054 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.054 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} } { 0.000ns 0.000ns 0.845ns 3.528ns 4.099ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.266 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1923 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1924 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1925 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1926 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1957 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27 SelectedReg[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.266 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1923 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1924 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1925 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1926 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[5]~1957 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27 {} SelectedReg[15] {} } { 0.000ns 4.829ns 2.975ns 0.365ns 0.395ns 3.221ns 0.452ns 1.402ns } { 0.000ns 0.390ns 0.101ns 0.101ns 0.258ns 0.390ns 0.522ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset_in SelectedReg\[25\] 16.454 ns Longest " "Info: Longest tpd from source pin \"reset_in\" to destination pin \"SelectedReg\[25\]\" is 16.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns reset_in 1 CLK PIN_D15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_D15; Fanout = 6; CLK Node = 'reset_in'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_in } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 112 376 544 128 "reset_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.798 ns) + CELL(0.101 ns) 4.198 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out 2 COMB LC_X12_Y12_N1 230 " "Info: 2: + IC(2.798 ns) + CELL(0.101 ns) = 4.198 ns; Loc. = LC_X12_Y12_N1; Fanout = 230; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { reset_in DC32VQM:inst|simplecom_ro1:DC_inst|reset:inst|reset_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 271 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.266 ns) + CELL(0.101 ns) 9.565 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[15\]~1899 3 COMB LC_X13_Y5_N4 7 " "Info: 3: + IC(5.266 ns) + CELL(0.101 ns) = 9.565 ns; Loc. = LC_X13_Y5_N4; Fanout = 7; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[15\]~1899'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.367 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reset:inst|reset_out DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[15]~1899 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1018 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.217 ns) + CELL(0.258 ns) 13.040 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|Mux30~31 4 COMB LC_X12_Y14_N4 1 " "Info: 4: + IC(3.217 ns) + CELL(0.258 ns) = 13.040 ns; Loc. = LC_X12_Y14_N4; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|Mux30~31'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.475 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[15]~1899 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux30~31 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1030 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(1.865 ns) 16.454 ns SelectedReg\[25\] 5 PIN PIN_A9 0 " "Info: 5: + IC(1.549 ns) + CELL(1.865 ns) = 16.454 ns; Loc. = PIN_A9; Fanout = 0; PIN Node = 'SelectedReg\[25\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.414 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux30~31 SelectedReg[25] } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.624 ns ( 22.03 % ) " "Info: Total cell delay = 3.624 ns ( 22.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.830 ns ( 77.97 % ) " "Info: Total interconnect delay = 12.830 ns ( 77.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.454 ns" { reset_in DC32VQM:inst|simplecom_ro1:DC_inst|reset:inst|reset_out DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[15]~1899 DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux30~31 SelectedReg[25] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "16.454 ns" { reset_in {} reset_in~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|reset:inst|reset_out {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[15]~1899 {} DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux30~31 {} SelectedReg[25] {} } { 0.000ns 0.000ns 2.798ns 5.266ns 3.217ns 1.549ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.258ns 1.865ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\] keyIn\[14\] clk 6.212 ns register " "Info: th for register \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\]\" (data pin = \"keyIn\[14\]\", clock pin = \"clk\") is 6.212 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.147 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 325 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.827 ns) 2.971 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 2 REG LC_X22_Y7_N3 20 " "Info: 2: + IC(0.845 ns) + CELL(0.827 ns) = 2.971 ns; Loc. = LC_X22_Y7_N3; Fanout = 20; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 185 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.571 ns) + CELL(0.827 ns) 7.369 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\] 3 REG LC_X22_Y15_N6 1 " "Info: 3: + IC(3.571 ns) + CELL(0.827 ns) = 7.369 ns; Loc. = LC_X22_Y15_N6; Fanout = 1; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.398 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1127 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.522 ns) 8.907 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121 4 COMB LC_X20_Y15_N1 1 " "Info: 4: + IC(1.016 ns) + CELL(0.522 ns) = 8.907 ns; Loc. = LC_X20_Y15_N1; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9] DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 173 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.101 ns) 9.383 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk 5 COMB LC_X20_Y15_N0 5 " "Info: 5: + IC(0.375 ns) + CELL(0.101 ns) = 9.383 ns; Loc. = LC_X20_Y15_N0; Fanout = 5; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 184 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.135 ns) + CELL(0.629 ns) 14.147 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\] 6 REG LC_X20_Y14_N2 3 " "Info: 6: + IC(4.135 ns) + CELL(0.629 ns) = 14.147 ns; Loc. = LC_X20_Y14_N2; Fanout = 3; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.764 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1126 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.205 ns ( 29.72 % ) " "Info: Total cell delay = 4.205 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.942 ns ( 70.28 % ) " "Info: Total interconnect delay = 9.942 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.147 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9] DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.147 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9] {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] {} } { 0.000ns 0.000ns 0.845ns 3.571ns 1.016ns 0.375ns 4.135ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1126 34 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.948 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns keyIn\[14\] 1 PIN PIN_G17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G17; Fanout = 5; PIN Node = 'keyIn\[14\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[14] } "NODE_NAME" } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/DigCom32.bdf" { { 224 376 544 240 "keyIn\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.242 ns) + CELL(0.101 ns) 6.642 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|Equal14~77 2 COMB LC_X20_Y14_N6 2 " "Info: 2: + IC(5.242 ns) + CELL(0.101 ns) = 6.642 ns; Loc. = LC_X20_Y14_N6; Fanout = 2; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|Equal14~77'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { keyIn[14] DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 321 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 6.904 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|Selector0~47 3 COMB LC_X20_Y14_N7 2 " "Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 6.904 ns; Loc. = LC_X20_Y14_N7; Fanout = 2; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|Selector0~47'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 759 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.653 ns) 7.948 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\] 4 REG LC_X20_Y14_N2 3 " "Info: 4: + IC(0.391 ns) + CELL(0.653 ns) = 7.948 ns; Loc. = LC_X20_Y14_N2; Fanout = 3; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|input\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VQM/simplecom_ro1.vqm" 1126 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 27.10 % ) " "Info: Total cell delay = 2.154 ns ( 27.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.794 ns ( 72.90 % ) " "Info: Total interconnect delay = 5.794 ns ( 72.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.948 ns" { keyIn[14] DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.948 ns" { keyIn[14] {} keyIn[14]~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] {} } { 0.000ns 0.000ns 5.242ns 0.161ns 0.391ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.147 ns" { clk DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9] DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.147 ns" { clk {} clk~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9] {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] {} } { 0.000ns 0.000ns 0.845ns 3.571ns 1.016ns 0.375ns 4.135ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.948 ns" { keyIn[14] DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.948 ns" { keyIn[14] {} keyIn[14]~out0 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47 {} DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3] {} } { 0.000ns 0.000ns 5.242ns 0.161ns 0.391ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.653ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 93 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 22:47:03 2008 " "Info: Processing ended: Tue Oct 21 22:47:03 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 127 s " "Info: Quartus II Full Compilation was successful. 0 errors, 127 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
