{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725010167924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725010167924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 10:29:27 2024 " "Processing started: Fri Aug 30 10:29:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725010167924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010167924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic_CPU -c Basic_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_CPU -c Basic_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010167925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725010168183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725010168183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725010173766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.sv 1 1 " "Found 1 design units, including 1 entities, in source file system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725010173767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(22) " "Verilog HDL warning at memory.sv(22): extended using \"x\" or \"z\"" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725010173768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725010173768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173768 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.sv(46) " "Verilog HDL warning at lsu.sv(46): extended using \"x\" or \"z\"" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725010173769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725010173769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725010173770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725010173771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173771 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_en lsu.sv(43) " "Verilog HDL Implicit Net warning at lsu.sv(43): created implicit net for \"mem_en\"" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725010173771 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_en lsu.sv(44) " "Verilog HDL Implicit Net warning at lsu.sv(44): created implicit net for \"write_en\"" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725010173771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725010173795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "system.sv" "mem" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/system.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725010173796 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_data memory.sv(17) " "Verilog HDL Always Construct warning at memory.sv(17): inferring latch(es) for variable \"temp_data\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725010173796 "|system|memory:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory.sv(22) " "Verilog HDL assignment warning at memory.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725010173796 "|system|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[0\] memory.sv(17) " "Inferred latch for \"temp_data\[0\]\" at memory.sv(17)" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173796 "|system|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[1\] memory.sv(17) " "Inferred latch for \"temp_data\[1\]\" at memory.sv(17)" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173796 "|system|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[2\] memory.sv(17) " "Inferred latch for \"temp_data\[2\]\" at memory.sv(17)" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173796 "|system|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[3\] memory.sv(17) " "Inferred latch for \"temp_data\[3\]\" at memory.sv(17)" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173796 "|system|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[4\] memory.sv(17) " "Inferred latch for \"temp_data\[4\]\" at memory.sv(17)" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173796 "|system|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[5\] memory.sv(17) " "Inferred latch for \"temp_data\[5\]\" at memory.sv(17)" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173796 "|system|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[6\] memory.sv(17) " "Inferred latch for \"temp_data\[6\]\" at memory.sv(17)" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173796 "|system|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[7\] memory.sv(17) " "Inferred latch for \"temp_data\[7\]\" at memory.sv(17)" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173796 "|system|memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu lsu:lsyou " "Elaborating entity \"lsu\" for hierarchy \"lsu:lsyou\"" {  } { { "system.sv" "lsyou" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/system.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725010173797 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_en lsu.sv(43) " "Verilog HDL or VHDL warning at lsu.sv(43): object \"mem_en\" assigned a value but never read" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725010173797 "|system|lsu:lsyou"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_en lsu.sv(44) " "Verilog HDL or VHDL warning at lsu.sv(44): object \"write_en\" assigned a value but never read" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725010173797 "|system|lsu:lsyou"}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT" "lsu.sv(24) " "Verilog HDL unsupported feature error at lsu.sv(24): Procedural Continuous Assignment to register is not supported" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 24 0 0 } }  } 0 10043 "Verilog HDL unsupported feature error at %1!s!: Procedural Continuous Assignment to register is not supported" 0 0 "Analysis & Synthesis" 0 -1 1725010173797 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "lsu.sv(23) " "SystemVerilog warning at lsu.sv(23): unique or priority keyword makes case statement complete" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 23 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1725010173797 "|system|lsu:lsyou"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "lsu:lsyou " "Can't elaborate user hierarchy \"lsu:lsyou\"" {  } { { "system.sv" "lsyou" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/system.sv" 12 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725010173797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/output_files/Basic_CPU.map.smsg " "Generated suppressed messages file C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/output_files/Basic_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173815 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725010173849 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 30 10:29:33 2024 " "Processing ended: Fri Aug 30 10:29:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725010173849 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725010173849 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725010173849 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010173849 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725010174425 ""}
