// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module order_book_order_book_Pipeline_ASK_PUSH_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln177_1,
        input_orderID,
        input_size,
        empty,
        insert_level_5,
        insert_path_1,
        new_idx_5_out,
        new_idx_5_out_ap_vld,
        input_direction_4_out,
        input_direction_4_out_ap_vld,
        input_orderID_4_out,
        input_orderID_4_out_ap_vld,
        input_size_4_out,
        input_size_4_out_ap_vld,
        input_price_4_out,
        input_price_4_out_ap_vld,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_q0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_address0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_ce0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_we0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_d0,
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1:0] zext_ln177_1;
input  [15:0] input_orderID;
input  [7:0] input_size;
input  [15:0] empty;
input  [1:0] insert_level_5;
input  [31:0] insert_path_1;
output  [2:0] new_idx_5_out;
output   new_idx_5_out_ap_vld;
output  [2:0] input_direction_4_out;
output   input_direction_4_out_ap_vld;
output  [15:0] input_orderID_4_out;
output   input_orderID_4_out_ap_vld;
output  [7:0] input_size_4_out;
output   input_size_4_out_ap_vld;
output  [15:0] input_price_4_out;
output   input_price_4_out_ap_vld;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_we0;
output  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_d0;
input  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_we0;
output  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_d0;
input  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_we0;
output  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_d0;
input  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_we0;
output  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_d0;
input  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_we0;
output  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_d0;
input  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_we0;
output  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_d0;
input  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_we0;
output  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_d0;
input  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_we0;
output  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_d0;
input  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_we0;
output  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_d0;
input  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_we0;
output  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_d0;
input  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_we0;
output  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_d0;
input  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_we0;
output  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_d0;
input  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_we0;
output  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_d0;
input  [7:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_we0;
output  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_d0;
input  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_we0;
output  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_d0;
input  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_we0;
output  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_d0;
input  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_we0;
output  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_d0;
input  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_we0;
output  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_d0;
input  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_we0;
output  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_d0;
input  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_we0;
output  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_d0;
input  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_we0;
output  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_d0;
input  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_we0;
output  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_d0;
input  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_we0;
output  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_d0;
input  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_we0;
output  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_d0;
input  [2:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_q0;
output  [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_address0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_ce0;
output   order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_we0;
output  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_d0;
input  [15:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_q0;

reg ap_idle;
reg new_idx_5_out_ap_vld;
reg input_direction_4_out_ap_vld;
reg input_orderID_4_out_ap_vld;
reg input_size_4_out_ap_vld;
reg input_price_4_out_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln202_reg_1810;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [7:0] grp_fu_1188_p9;
reg   [7:0] reg_1325;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln202_reg_1810_pp0_iter1_reg;
reg   [0:0] or_ln206_reg_2056;
reg   [0:0] and_ln211_reg_2060;
wire   [2:0] grp_fu_1276_p9;
reg   [2:0] reg_1329;
wire    ap_block_pp0_stage0_11001;
reg   [1:0] level_reg_1802;
reg   [1:0] level_reg_1802_pp0_iter1_reg;
wire   [0:0] icmp_ln202_fu_1378_p2;
wire   [1:0] trunc_ln202_fu_1393_p1;
reg   [1:0] trunc_ln202_reg_1814;
reg   [1:0] trunc_ln202_reg_1814_pp0_iter1_reg;
wire   [63:0] zext_ln370_fu_1405_p1;
reg   [63:0] zext_ln370_reg_1832;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_reg_1884;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_reg_1884_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_reg_1889;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_reg_1889_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_reg_1894;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_reg_1894_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_reg_1899;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_reg_1899_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_reg_1904;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_reg_1904_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_reg_1909;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_reg_1909_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_reg_1914;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_reg_1914_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_reg_1919;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_reg_1919_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_reg_1924;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_reg_1924_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_reg_1929;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_reg_1929_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_reg_1934;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_reg_1934_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_reg_1939;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_reg_1939_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963_reg_1944;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963_reg_1944_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964_reg_1949;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964_reg_1949_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965_reg_1954;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965_reg_1954_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966_reg_1959;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966_reg_1959_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967_reg_1964;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967_reg_1964_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968_reg_1969;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968_reg_1969_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969_reg_1974;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969_reg_1974_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970_reg_1979;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970_reg_1979_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971_reg_1984;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971_reg_1984_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972_reg_1989;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972_reg_1989_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973_reg_1994;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973_reg_1994_pp0_iter1_reg;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974_reg_1999;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974_reg_1999_pp0_iter1_reg;
wire   [0:0] bit_fu_1443_p3;
reg   [0:0] bit_reg_2004;
wire   [15:0] input_price_6_fu_1530_p9;
reg   [15:0] input_price_6_reg_2009;
wire   [15:0] input_orderID_11_fu_1618_p9;
reg   [15:0] input_orderID_11_reg_2016;
reg   [15:0] input_price_reg_2024;
reg   [15:0] input_orderID_10_reg_2040;
wire   [0:0] or_ln206_fu_1681_p2;
wire   [0:0] and_ln211_fu_1697_p2;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987_reg_2064;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988_reg_2069;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989_reg_2074;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990_reg_2079;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991_reg_2084;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992_reg_2089;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993_reg_2094;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994_reg_2099;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995_reg_2104;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996_reg_2109;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997_reg_2114;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998_reg_2119;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999_reg_2124;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000_reg_2129;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001_reg_2134;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002_reg_2139;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003_reg_2144;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004_reg_2149;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005_reg_2154;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006_reg_2159;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007_reg_2164;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008_reg_2169;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009_reg_2174;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010_reg_2179;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_gep_fu_927_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_reg_2184;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_gep_fu_934_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_reg_2189;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_gep_fu_941_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_reg_2194;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_gep_fu_948_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_reg_2199;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_gep_fu_955_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_reg_2204;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_gep_fu_962_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_reg_2209;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_gep_fu_969_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_reg_2214;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_gep_fu_976_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_reg_2219;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_gep_fu_983_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_reg_2224;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_gep_fu_990_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_reg_2229;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_gep_fu_997_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_reg_2234;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_gep_fu_1004_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_reg_2239;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_gep_fu_1011_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_reg_2244;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_gep_fu_1018_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_reg_2249;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_gep_fu_1025_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_reg_2254;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_gep_fu_1032_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_reg_2259;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_gep_fu_1039_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_reg_2264;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_gep_fu_1046_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_reg_2269;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_gep_fu_1053_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_reg_2274;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_gep_fu_1060_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_reg_2279;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_gep_fu_1067_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_reg_2284;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_gep_fu_1074_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_reg_2289;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_gep_fu_1081_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_reg_2294;
wire   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_gep_fu_1088_p3;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_reg_2299;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_block_pp0_stage0;
reg   [2:0] new_idx_5_fu_204;
wire   [2:0] new_idx_fu_1651_p3;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_new_idx_5_load;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to0;
reg   [2:0] i_4_fu_208;
wire   [2:0] zext_ln177_1_cast_fu_1333_p1;
wire  signed [2:0] i_6_fu_1433_p2;
reg   [2:0] ap_sig_allocacmp_i;
reg   [1:0] level_1_fu_212;
wire   [1:0] add_ln217_fu_1384_p2;
reg   [1:0] ap_sig_allocacmp_level;
reg   [15:0] input_price_4_fu_216;
reg   [7:0] input_size_4_fu_220;
wire    ap_block_pp0_stage1;
reg   [15:0] input_orderID_4_fu_224;
reg   [2:0] input_direction_4_fu_228;
wire    ap_block_pp0_stage0_01001;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_we0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_ce0_local;
reg   [0:0] order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_address0_local;
reg    order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_we0_local;
wire   [7:0] grp_fu_1119_p9;
wire   [7:0] grp_fu_1142_p9;
wire   [7:0] grp_fu_1165_p9;
wire   [7:0] grp_fu_1119_p11;
wire   [7:0] grp_fu_1142_p11;
wire   [7:0] grp_fu_1165_p11;
wire   [7:0] grp_fu_1188_p7;
wire   [2:0] grp_fu_1207_p9;
wire   [2:0] grp_fu_1230_p9;
wire   [2:0] grp_fu_1253_p9;
wire   [2:0] grp_fu_1207_p11;
wire   [2:0] grp_fu_1230_p11;
wire   [2:0] grp_fu_1253_p11;
wire   [2:0] grp_fu_1276_p7;
wire   [0:0] tmp_54_fu_1397_p3;
wire  signed [31:0] bit_fu_1443_p2;
wire   [15:0] tmp_16_fu_1461_p9;
wire   [15:0] tmp_17_fu_1484_p9;
wire   [15:0] tmp_18_fu_1507_p9;
wire   [15:0] tmp_16_fu_1461_p11;
wire   [15:0] tmp_17_fu_1484_p11;
wire   [15:0] tmp_18_fu_1507_p11;
wire   [15:0] input_price_6_fu_1530_p7;
wire   [15:0] tmp_20_fu_1549_p9;
wire   [15:0] tmp_21_fu_1572_p9;
wire   [15:0] tmp_22_fu_1595_p9;
wire   [15:0] tmp_20_fu_1549_p11;
wire   [15:0] tmp_21_fu_1572_p11;
wire   [15:0] tmp_22_fu_1595_p11;
wire   [15:0] input_orderID_11_fu_1618_p7;
wire   [2:0] or_ln_fu_1644_p3;
wire   [2:0] tmp_60_fu_1637_p3;
wire   [0:0] icmp_ln206_fu_1671_p2;
wire   [0:0] icmp_ln206_1_fu_1676_p2;
wire   [0:0] icmp_ln211_fu_1687_p2;
wire   [0:0] icmp_ln211_1_fu_1692_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
reg    ap_done_pending_pp0;
reg    ap_block_pp0;
reg    ap_enable_operation_99;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_enable_operation_140;
reg    ap_enable_state2_pp0_iter0_stage1;
reg    ap_predicate_op407_store_state4;
reg    ap_enable_operation_407;
reg    ap_enable_state4_pp0_iter1_stage1;
reg    ap_predicate_op523_store_state4;
reg    ap_enable_operation_523;
reg    ap_enable_operation_100;
reg    ap_enable_operation_141;
reg    ap_predicate_op400_store_state4;
reg    ap_enable_operation_400;
reg    ap_predicate_op516_store_state4;
reg    ap_enable_operation_516;
reg    ap_enable_operation_101;
reg    ap_enable_operation_142;
reg    ap_predicate_op393_store_state4;
reg    ap_enable_operation_393;
reg    ap_predicate_op509_store_state4;
reg    ap_enable_operation_509;
reg    ap_enable_operation_102;
reg    ap_enable_operation_143;
reg    ap_predicate_op414_store_state4;
reg    ap_enable_operation_414;
reg    ap_predicate_op530_store_state4;
reg    ap_enable_operation_530;
reg    ap_enable_operation_103;
reg    ap_enable_operation_145;
reg    ap_predicate_op351_store_state4;
reg    ap_enable_operation_351;
reg    ap_predicate_op467_store_state4;
reg    ap_enable_operation_467;
reg    ap_enable_operation_104;
reg    ap_enable_operation_146;
reg    ap_predicate_op344_store_state4;
reg    ap_enable_operation_344;
reg    ap_predicate_op460_store_state4;
reg    ap_enable_operation_460;
reg    ap_enable_operation_105;
reg    ap_enable_operation_147;
reg    ap_predicate_op337_store_state4;
reg    ap_enable_operation_337;
reg    ap_predicate_op453_store_state4;
reg    ap_enable_operation_453;
reg    ap_enable_operation_106;
reg    ap_enable_operation_148;
reg    ap_predicate_op358_store_state4;
reg    ap_enable_operation_358;
reg    ap_predicate_op474_store_state4;
reg    ap_enable_operation_474;
reg    ap_enable_operation_107;
reg    ap_enable_operation_150;
reg    ap_predicate_op379_store_state4;
reg    ap_enable_operation_379;
reg    ap_predicate_op495_store_state4;
reg    ap_enable_operation_495;
reg    ap_enable_operation_108;
reg    ap_enable_operation_151;
reg    ap_predicate_op372_store_state4;
reg    ap_enable_operation_372;
reg    ap_predicate_op488_store_state4;
reg    ap_enable_operation_488;
reg    ap_enable_operation_109;
reg    ap_enable_operation_152;
reg    ap_predicate_op365_store_state4;
reg    ap_enable_operation_365;
reg    ap_predicate_op481_store_state4;
reg    ap_enable_operation_481;
reg    ap_enable_operation_110;
reg    ap_enable_operation_153;
reg    ap_predicate_op386_store_state4;
reg    ap_enable_operation_386;
reg    ap_predicate_op502_store_state4;
reg    ap_enable_operation_502;
reg    ap_enable_operation_123;
reg    ap_enable_operation_156;
reg    ap_predicate_op409_store_state4;
reg    ap_enable_operation_409;
reg    ap_predicate_op525_store_state4;
reg    ap_enable_operation_525;
reg    ap_enable_operation_124;
reg    ap_enable_operation_157;
reg    ap_predicate_op402_store_state4;
reg    ap_enable_operation_402;
reg    ap_predicate_op518_store_state4;
reg    ap_enable_operation_518;
reg    ap_enable_operation_125;
reg    ap_enable_operation_158;
reg    ap_predicate_op395_store_state4;
reg    ap_enable_operation_395;
reg    ap_predicate_op511_store_state4;
reg    ap_enable_operation_511;
reg    ap_enable_operation_126;
reg    ap_enable_operation_159;
reg    ap_predicate_op416_store_state4;
reg    ap_enable_operation_416;
reg    ap_predicate_op532_store_state4;
reg    ap_enable_operation_532;
reg    ap_enable_operation_127;
reg    ap_enable_operation_161;
reg    ap_predicate_op353_store_state4;
reg    ap_enable_operation_353;
reg    ap_predicate_op469_store_state4;
reg    ap_enable_operation_469;
reg    ap_enable_operation_128;
reg    ap_enable_operation_162;
reg    ap_predicate_op346_store_state4;
reg    ap_enable_operation_346;
reg    ap_predicate_op462_store_state4;
reg    ap_enable_operation_462;
reg    ap_enable_operation_129;
reg    ap_enable_operation_163;
reg    ap_predicate_op339_store_state4;
reg    ap_enable_operation_339;
reg    ap_predicate_op455_store_state4;
reg    ap_enable_operation_455;
reg    ap_enable_operation_130;
reg    ap_enable_operation_164;
reg    ap_predicate_op360_store_state4;
reg    ap_enable_operation_360;
reg    ap_predicate_op476_store_state4;
reg    ap_enable_operation_476;
reg    ap_enable_operation_131;
reg    ap_enable_operation_166;
reg    ap_predicate_op381_store_state4;
reg    ap_enable_operation_381;
reg    ap_predicate_op497_store_state4;
reg    ap_enable_operation_497;
reg    ap_enable_operation_132;
reg    ap_enable_operation_167;
reg    ap_predicate_op374_store_state4;
reg    ap_enable_operation_374;
reg    ap_predicate_op490_store_state4;
reg    ap_enable_operation_490;
reg    ap_enable_operation_133;
reg    ap_enable_operation_168;
reg    ap_predicate_op367_store_state4;
reg    ap_enable_operation_367;
reg    ap_predicate_op483_store_state4;
reg    ap_enable_operation_483;
reg    ap_enable_operation_134;
reg    ap_enable_operation_169;
reg    ap_predicate_op388_store_state4;
reg    ap_enable_operation_388;
reg    ap_predicate_op504_store_state4;
reg    ap_enable_operation_504;
reg    ap_predicate_op214_load_state3;
reg    ap_enable_operation_214;
reg    ap_enable_state3_pp0_iter1_stage0;
reg    ap_predicate_op303_load_state4;
reg    ap_enable_operation_303;
reg    ap_predicate_op408_store_state4;
reg    ap_enable_operation_408;
reg    ap_predicate_op524_store_state4;
reg    ap_enable_operation_524;
reg    ap_predicate_op215_load_state3;
reg    ap_enable_operation_215;
reg    ap_predicate_op304_load_state4;
reg    ap_enable_operation_304;
reg    ap_predicate_op401_store_state4;
reg    ap_enable_operation_401;
reg    ap_predicate_op517_store_state4;
reg    ap_enable_operation_517;
reg    ap_predicate_op216_load_state3;
reg    ap_enable_operation_216;
reg    ap_predicate_op305_load_state4;
reg    ap_enable_operation_305;
reg    ap_predicate_op394_store_state4;
reg    ap_enable_operation_394;
reg    ap_predicate_op510_store_state4;
reg    ap_enable_operation_510;
reg    ap_predicate_op217_load_state3;
reg    ap_enable_operation_217;
reg    ap_predicate_op306_load_state4;
reg    ap_enable_operation_306;
reg    ap_predicate_op415_store_state4;
reg    ap_enable_operation_415;
reg    ap_predicate_op531_store_state4;
reg    ap_enable_operation_531;
reg    ap_predicate_op218_load_state3;
reg    ap_enable_operation_218;
reg    ap_predicate_op308_load_state4;
reg    ap_enable_operation_308;
reg    ap_predicate_op352_store_state4;
reg    ap_enable_operation_352;
reg    ap_predicate_op468_store_state4;
reg    ap_enable_operation_468;
reg    ap_predicate_op219_load_state3;
reg    ap_enable_operation_219;
reg    ap_predicate_op309_load_state4;
reg    ap_enable_operation_309;
reg    ap_predicate_op345_store_state4;
reg    ap_enable_operation_345;
reg    ap_predicate_op461_store_state4;
reg    ap_enable_operation_461;
reg    ap_predicate_op220_load_state3;
reg    ap_enable_operation_220;
reg    ap_predicate_op310_load_state4;
reg    ap_enable_operation_310;
reg    ap_predicate_op338_store_state4;
reg    ap_enable_operation_338;
reg    ap_predicate_op454_store_state4;
reg    ap_enable_operation_454;
reg    ap_predicate_op221_load_state3;
reg    ap_enable_operation_221;
reg    ap_predicate_op311_load_state4;
reg    ap_enable_operation_311;
reg    ap_predicate_op359_store_state4;
reg    ap_enable_operation_359;
reg    ap_predicate_op475_store_state4;
reg    ap_enable_operation_475;
reg    ap_predicate_op222_load_state3;
reg    ap_enable_operation_222;
reg    ap_predicate_op313_load_state4;
reg    ap_enable_operation_313;
reg    ap_predicate_op380_store_state4;
reg    ap_enable_operation_380;
reg    ap_predicate_op496_store_state4;
reg    ap_enable_operation_496;
reg    ap_predicate_op223_load_state3;
reg    ap_enable_operation_223;
reg    ap_predicate_op314_load_state4;
reg    ap_enable_operation_314;
reg    ap_predicate_op373_store_state4;
reg    ap_enable_operation_373;
reg    ap_predicate_op489_store_state4;
reg    ap_enable_operation_489;
reg    ap_predicate_op224_load_state3;
reg    ap_enable_operation_224;
reg    ap_predicate_op315_load_state4;
reg    ap_enable_operation_315;
reg    ap_predicate_op366_store_state4;
reg    ap_enable_operation_366;
reg    ap_predicate_op482_store_state4;
reg    ap_enable_operation_482;
reg    ap_predicate_op225_load_state3;
reg    ap_enable_operation_225;
reg    ap_predicate_op316_load_state4;
reg    ap_enable_operation_316;
reg    ap_predicate_op387_store_state4;
reg    ap_enable_operation_387;
reg    ap_predicate_op503_store_state4;
reg    ap_enable_operation_503;
reg    ap_predicate_op226_load_state3;
reg    ap_enable_operation_226;
reg    ap_predicate_op319_load_state4;
reg    ap_enable_operation_319;
reg    ap_predicate_op410_store_state4;
reg    ap_enable_operation_410;
reg    ap_predicate_op526_store_state4;
reg    ap_enable_operation_526;
reg    ap_predicate_op227_load_state3;
reg    ap_enable_operation_227;
reg    ap_predicate_op320_load_state4;
reg    ap_enable_operation_320;
reg    ap_predicate_op403_store_state4;
reg    ap_enable_operation_403;
reg    ap_predicate_op519_store_state4;
reg    ap_enable_operation_519;
reg    ap_predicate_op228_load_state3;
reg    ap_enable_operation_228;
reg    ap_predicate_op321_load_state4;
reg    ap_enable_operation_321;
reg    ap_predicate_op396_store_state4;
reg    ap_enable_operation_396;
reg    ap_predicate_op512_store_state4;
reg    ap_enable_operation_512;
reg    ap_predicate_op229_load_state3;
reg    ap_enable_operation_229;
reg    ap_predicate_op322_load_state4;
reg    ap_enable_operation_322;
reg    ap_predicate_op417_store_state4;
reg    ap_enable_operation_417;
reg    ap_predicate_op533_store_state4;
reg    ap_enable_operation_533;
reg    ap_predicate_op230_load_state3;
reg    ap_enable_operation_230;
reg    ap_predicate_op324_load_state4;
reg    ap_enable_operation_324;
reg    ap_predicate_op354_store_state4;
reg    ap_enable_operation_354;
reg    ap_predicate_op470_store_state4;
reg    ap_enable_operation_470;
reg    ap_predicate_op231_load_state3;
reg    ap_enable_operation_231;
reg    ap_predicate_op325_load_state4;
reg    ap_enable_operation_325;
reg    ap_predicate_op347_store_state4;
reg    ap_enable_operation_347;
reg    ap_predicate_op463_store_state4;
reg    ap_enable_operation_463;
reg    ap_predicate_op232_load_state3;
reg    ap_enable_operation_232;
reg    ap_predicate_op326_load_state4;
reg    ap_enable_operation_326;
reg    ap_predicate_op340_store_state4;
reg    ap_enable_operation_340;
reg    ap_predicate_op456_store_state4;
reg    ap_enable_operation_456;
reg    ap_predicate_op233_load_state3;
reg    ap_enable_operation_233;
reg    ap_predicate_op327_load_state4;
reg    ap_enable_operation_327;
reg    ap_predicate_op361_store_state4;
reg    ap_enable_operation_361;
reg    ap_predicate_op477_store_state4;
reg    ap_enable_operation_477;
reg    ap_predicate_op234_load_state3;
reg    ap_enable_operation_234;
reg    ap_predicate_op329_load_state4;
reg    ap_enable_operation_329;
reg    ap_predicate_op382_store_state4;
reg    ap_enable_operation_382;
reg    ap_predicate_op498_store_state4;
reg    ap_enable_operation_498;
reg    ap_predicate_op235_load_state3;
reg    ap_enable_operation_235;
reg    ap_predicate_op330_load_state4;
reg    ap_enable_operation_330;
reg    ap_predicate_op375_store_state4;
reg    ap_enable_operation_375;
reg    ap_predicate_op491_store_state4;
reg    ap_enable_operation_491;
reg    ap_predicate_op236_load_state3;
reg    ap_enable_operation_236;
reg    ap_predicate_op331_load_state4;
reg    ap_enable_operation_331;
reg    ap_predicate_op368_store_state4;
reg    ap_enable_operation_368;
reg    ap_predicate_op484_store_state4;
reg    ap_enable_operation_484;
reg    ap_predicate_op237_load_state3;
reg    ap_enable_operation_237;
reg    ap_predicate_op332_load_state4;
reg    ap_enable_operation_332;
reg    ap_predicate_op389_store_state4;
reg    ap_enable_operation_389;
reg    ap_predicate_op505_store_state4;
reg    ap_enable_operation_505;
reg    ap_predicate_op276_load_state3;
reg    ap_enable_operation_276;
reg    ap_predicate_op426_load_state4;
reg    ap_enable_operation_426;
reg    ap_predicate_op288_load_state3;
reg    ap_enable_operation_288;
reg    ap_predicate_op442_load_state4;
reg    ap_enable_operation_442;
reg    ap_predicate_op275_load_state3;
reg    ap_enable_operation_275;
reg    ap_predicate_op425_load_state4;
reg    ap_enable_operation_425;
reg    ap_predicate_op287_load_state3;
reg    ap_enable_operation_287;
reg    ap_predicate_op441_load_state4;
reg    ap_enable_operation_441;
reg    ap_predicate_op274_load_state3;
reg    ap_enable_operation_274;
reg    ap_predicate_op424_load_state4;
reg    ap_enable_operation_424;
reg    ap_predicate_op286_load_state3;
reg    ap_enable_operation_286;
reg    ap_predicate_op440_load_state4;
reg    ap_enable_operation_440;
reg    ap_predicate_op277_load_state3;
reg    ap_enable_operation_277;
reg    ap_predicate_op427_load_state4;
reg    ap_enable_operation_427;
reg    ap_predicate_op289_load_state3;
reg    ap_enable_operation_289;
reg    ap_predicate_op443_load_state4;
reg    ap_enable_operation_443;
reg    ap_predicate_op280_load_state3;
reg    ap_enable_operation_280;
reg    ap_predicate_op431_load_state4;
reg    ap_enable_operation_431;
reg    ap_predicate_op292_load_state3;
reg    ap_enable_operation_292;
reg    ap_predicate_op447_load_state4;
reg    ap_enable_operation_447;
reg    ap_predicate_op279_load_state3;
reg    ap_enable_operation_279;
reg    ap_predicate_op430_load_state4;
reg    ap_enable_operation_430;
reg    ap_predicate_op291_load_state3;
reg    ap_enable_operation_291;
reg    ap_predicate_op446_load_state4;
reg    ap_enable_operation_446;
reg    ap_predicate_op278_load_state3;
reg    ap_enable_operation_278;
reg    ap_predicate_op429_load_state4;
reg    ap_enable_operation_429;
reg    ap_predicate_op290_load_state3;
reg    ap_enable_operation_290;
reg    ap_predicate_op445_load_state4;
reg    ap_enable_operation_445;
reg    ap_predicate_op281_load_state3;
reg    ap_enable_operation_281;
reg    ap_predicate_op432_load_state4;
reg    ap_enable_operation_432;
reg    ap_predicate_op293_load_state3;
reg    ap_enable_operation_293;
reg    ap_predicate_op448_load_state4;
reg    ap_enable_operation_448;
reg    ap_predicate_op272_load_state3;
reg    ap_enable_operation_272;
reg    ap_predicate_op421_load_state4;
reg    ap_enable_operation_421;
reg    ap_predicate_op284_load_state3;
reg    ap_enable_operation_284;
reg    ap_predicate_op437_load_state4;
reg    ap_enable_operation_437;
reg    ap_predicate_op271_load_state3;
reg    ap_enable_operation_271;
reg    ap_predicate_op420_load_state4;
reg    ap_enable_operation_420;
reg    ap_predicate_op283_load_state3;
reg    ap_enable_operation_283;
reg    ap_predicate_op436_load_state4;
reg    ap_enable_operation_436;
reg    ap_predicate_op270_load_state3;
reg    ap_enable_operation_270;
reg    ap_predicate_op419_load_state4;
reg    ap_enable_operation_419;
reg    ap_predicate_op282_load_state3;
reg    ap_enable_operation_282;
reg    ap_predicate_op435_load_state4;
reg    ap_enable_operation_435;
reg    ap_predicate_op273_load_state3;
reg    ap_enable_operation_273;
reg    ap_predicate_op422_load_state4;
reg    ap_enable_operation_422;
reg    ap_predicate_op285_load_state3;
reg    ap_enable_operation_285;
reg    ap_predicate_op438_load_state4;
reg    ap_enable_operation_438;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_2545;
reg    ap_condition_2550;
reg    ap_condition_2554;
reg    ap_condition_2562;
reg    ap_condition_2568;
reg    ap_condition_2572;
reg    ap_condition_2576;
reg    ap_condition_2582;
reg    ap_condition_2588;
reg    ap_condition_2592;
reg    ap_condition_2596;
reg    ap_condition_2602;
reg    ap_condition_2608;
reg    ap_condition_2612;
reg    ap_condition_2616;
reg    ap_condition_2622;
reg    ap_condition_2628;
reg    ap_condition_2632;
reg    ap_condition_2636;
reg    ap_condition_2643;
reg    ap_condition_2649;
reg    ap_condition_2653;
reg    ap_condition_2657;
reg    ap_condition_2664;
reg    ap_condition_2670;
reg    ap_condition_2674;
reg    ap_condition_2678;
reg    ap_condition_2685;
reg    ap_condition_2691;
reg    ap_condition_2695;
reg    ap_condition_2699;
reg    ap_condition_2706;
reg    ap_condition_2712;
reg    ap_condition_2716;
reg    ap_condition_2720;
reg    ap_condition_2726;
reg    ap_condition_2732;
reg    ap_condition_2736;
reg    ap_condition_2740;
reg    ap_condition_2746;
reg    ap_condition_2752;
reg    ap_condition_2756;
reg    ap_condition_2760;
reg    ap_condition_2766;
reg    ap_condition_2772;
reg    ap_condition_2776;
reg    ap_condition_2780;
reg    ap_condition_2786;
reg    ap_condition_2792;
wire   [1:0] grp_fu_1119_p1;
wire   [1:0] grp_fu_1119_p3;
wire  signed [1:0] grp_fu_1119_p5;
wire  signed [1:0] grp_fu_1119_p7;
wire   [1:0] grp_fu_1142_p1;
wire   [1:0] grp_fu_1142_p3;
wire  signed [1:0] grp_fu_1142_p5;
wire  signed [1:0] grp_fu_1142_p7;
wire   [1:0] grp_fu_1165_p1;
wire   [1:0] grp_fu_1165_p3;
wire  signed [1:0] grp_fu_1165_p5;
wire  signed [1:0] grp_fu_1165_p7;
wire   [1:0] grp_fu_1188_p1;
wire   [1:0] grp_fu_1188_p3;
wire  signed [1:0] grp_fu_1188_p5;
wire   [1:0] grp_fu_1207_p1;
wire   [1:0] grp_fu_1207_p3;
wire  signed [1:0] grp_fu_1207_p5;
wire  signed [1:0] grp_fu_1207_p7;
wire   [1:0] grp_fu_1230_p1;
wire   [1:0] grp_fu_1230_p3;
wire  signed [1:0] grp_fu_1230_p5;
wire  signed [1:0] grp_fu_1230_p7;
wire   [1:0] grp_fu_1253_p1;
wire   [1:0] grp_fu_1253_p3;
wire  signed [1:0] grp_fu_1253_p5;
wire  signed [1:0] grp_fu_1253_p7;
wire   [1:0] grp_fu_1276_p1;
wire   [1:0] grp_fu_1276_p3;
wire  signed [1:0] grp_fu_1276_p5;
wire   [0:0] bit_fu_1443_p0;
wire   [1:0] tmp_16_fu_1461_p1;
wire   [1:0] tmp_16_fu_1461_p3;
wire  signed [1:0] tmp_16_fu_1461_p5;
wire  signed [1:0] tmp_16_fu_1461_p7;
wire   [1:0] tmp_17_fu_1484_p1;
wire   [1:0] tmp_17_fu_1484_p3;
wire  signed [1:0] tmp_17_fu_1484_p5;
wire  signed [1:0] tmp_17_fu_1484_p7;
wire   [1:0] tmp_18_fu_1507_p1;
wire   [1:0] tmp_18_fu_1507_p3;
wire  signed [1:0] tmp_18_fu_1507_p5;
wire  signed [1:0] tmp_18_fu_1507_p7;
wire   [1:0] input_price_6_fu_1530_p1;
wire   [1:0] input_price_6_fu_1530_p3;
wire  signed [1:0] input_price_6_fu_1530_p5;
wire   [1:0] tmp_20_fu_1549_p1;
wire   [1:0] tmp_20_fu_1549_p3;
wire  signed [1:0] tmp_20_fu_1549_p5;
wire  signed [1:0] tmp_20_fu_1549_p7;
wire   [1:0] tmp_21_fu_1572_p1;
wire   [1:0] tmp_21_fu_1572_p3;
wire  signed [1:0] tmp_21_fu_1572_p5;
wire  signed [1:0] tmp_21_fu_1572_p7;
wire   [1:0] tmp_22_fu_1595_p1;
wire   [1:0] tmp_22_fu_1595_p3;
wire  signed [1:0] tmp_22_fu_1595_p5;
wire  signed [1:0] tmp_22_fu_1595_p7;
wire   [1:0] input_orderID_11_fu_1618_p1;
wire   [1:0] input_orderID_11_fu_1618_p3;
wire  signed [1:0] input_orderID_11_fu_1618_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 new_idx_5_fu_204 = 3'd0;
#0 i_4_fu_208 = 3'd0;
#0 level_1_fu_212 = 2'd0;
#0 input_price_4_fu_216 = 16'd0;
#0 input_size_4_fu_220 = 8'd0;
#0 input_orderID_4_fu_224 = 16'd0;
#0 input_direction_4_fu_228 = 3'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U84(
    .din0(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_q0),
    .din1(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_q0),
    .din2(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_q0),
    .din3(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_q0),
    .def(grp_fu_1119_p9),
    .sel(trunc_ln202_reg_1814_pp0_iter1_reg),
    .dout(grp_fu_1119_p11)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U85(
    .din0(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_q0),
    .din1(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_q0),
    .din2(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_q0),
    .din3(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_q0),
    .def(grp_fu_1142_p9),
    .sel(trunc_ln202_reg_1814_pp0_iter1_reg),
    .dout(grp_fu_1142_p11)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U86(
    .din0(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_q0),
    .din1(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_q0),
    .din2(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_q0),
    .din3(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_q0),
    .def(grp_fu_1165_p9),
    .sel(trunc_ln202_reg_1814_pp0_iter1_reg),
    .dout(grp_fu_1165_p11)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U87(
    .din0(grp_fu_1119_p11),
    .din1(grp_fu_1142_p11),
    .din2(grp_fu_1165_p11),
    .def(grp_fu_1188_p7),
    .sel(level_reg_1802_pp0_iter1_reg),
    .dout(grp_fu_1188_p9)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_9_2_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 3 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 3 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 3 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 3 ),
    .def_WIDTH( 3 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
sparsemux_9_2_3_1_1_U88(
    .din0(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_q0),
    .din1(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_q0),
    .din2(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_q0),
    .din3(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_q0),
    .def(grp_fu_1207_p9),
    .sel(trunc_ln202_reg_1814_pp0_iter1_reg),
    .dout(grp_fu_1207_p11)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_9_2_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 3 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 3 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 3 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 3 ),
    .def_WIDTH( 3 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
sparsemux_9_2_3_1_1_U89(
    .din0(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_q0),
    .din1(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_q0),
    .din2(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_q0),
    .din3(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_q0),
    .def(grp_fu_1230_p9),
    .sel(trunc_ln202_reg_1814_pp0_iter1_reg),
    .dout(grp_fu_1230_p11)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_9_2_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 3 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 3 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 3 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 3 ),
    .def_WIDTH( 3 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
sparsemux_9_2_3_1_1_U90(
    .din0(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_q0),
    .din1(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_q0),
    .din2(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_q0),
    .din3(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_q0),
    .def(grp_fu_1253_p9),
    .sel(trunc_ln202_reg_1814_pp0_iter1_reg),
    .dout(grp_fu_1253_p11)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_7_2_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 3 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 3 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 3 ),
    .def_WIDTH( 3 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 3 ))
sparsemux_7_2_3_1_1_U91(
    .din0(grp_fu_1207_p11),
    .din1(grp_fu_1230_p11),
    .din2(grp_fu_1253_p11),
    .def(grp_fu_1276_p7),
    .sel(level_reg_1802_pp0_iter1_reg),
    .dout(grp_fu_1276_p9)
);

order_book_bitselect_1ns_32ns_32s_1_1_1 #(
    .DATAWIDTH( 32 ),
    .ADDRWIDTH( 32 ))
bitselect_1ns_32ns_32s_1_1_1_U92(
    .din(insert_path_1),
    .sel(bit_fu_1443_p2),
    .dout(bit_fu_1443_p3)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U93(
    .din0(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_q0),
    .din1(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_q0),
    .din2(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_q0),
    .din3(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_q0),
    .def(tmp_16_fu_1461_p9),
    .sel(trunc_ln202_reg_1814),
    .dout(tmp_16_fu_1461_p11)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U94(
    .din0(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_q0),
    .din1(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_q0),
    .din2(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_q0),
    .din3(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_q0),
    .def(tmp_17_fu_1484_p9),
    .sel(trunc_ln202_reg_1814),
    .dout(tmp_17_fu_1484_p11)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U95(
    .din0(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_q0),
    .din1(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_q0),
    .din2(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_q0),
    .din3(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_q0),
    .def(tmp_18_fu_1507_p9),
    .sel(trunc_ln202_reg_1814),
    .dout(tmp_18_fu_1507_p11)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U96(
    .din0(tmp_16_fu_1461_p11),
    .din1(tmp_17_fu_1484_p11),
    .din2(tmp_18_fu_1507_p11),
    .def(input_price_6_fu_1530_p7),
    .sel(level_reg_1802),
    .dout(input_price_6_fu_1530_p9)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U97(
    .din0(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_q0),
    .din1(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_q0),
    .din2(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_q0),
    .din3(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_q0),
    .def(tmp_20_fu_1549_p9),
    .sel(trunc_ln202_reg_1814),
    .dout(tmp_20_fu_1549_p11)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U98(
    .din0(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_q0),
    .din1(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_q0),
    .din2(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_q0),
    .din3(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_q0),
    .def(tmp_21_fu_1572_p9),
    .sel(trunc_ln202_reg_1814),
    .dout(tmp_21_fu_1572_p11)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U99(
    .din0(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_q0),
    .din1(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_q0),
    .din2(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_q0),
    .din3(order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_q0),
    .def(tmp_22_fu_1595_p9),
    .sel(trunc_ln202_reg_1814),
    .dout(tmp_22_fu_1595_p11)
);

(* dissolve_hierarchy = "yes" *) order_book_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U100(
    .din0(tmp_20_fu_1549_p11),
    .din1(tmp_21_fu_1572_p11),
    .din2(tmp_22_fu_1595_p11),
    .def(input_orderID_11_fu_1618_p7),
    .sel(level_reg_1802),
    .dout(input_orderID_11_fu_1618_p9)
);

order_book_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln202_fu_1378_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_4_fu_208 <= i_6_fu_1433_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_4_fu_208 <= zext_ln177_1_cast_fu_1333_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_direction_4_fu_228 <= 3'd2;
    end else if ((((or_ln206_reg_2056 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (or_ln206_reg_2056 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_direction_4_fu_228 <= reg_1329;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_orderID_4_fu_224 <= input_orderID;
    end else if ((((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_orderID_4_fu_224 <= input_orderID_11_reg_2016;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            input_price_4_fu_216 <= empty;
        end else if ((1'b1 == ap_condition_2545)) begin
            input_price_4_fu_216 <= input_price_6_reg_2009;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_size_4_fu_220 <= input_size;
    end else if ((((or_ln206_reg_2056 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (or_ln206_reg_2056 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_size_4_fu_220 <= reg_1325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln202_fu_1378_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            level_1_fu_212 <= add_ln217_fu_1384_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            level_1_fu_212 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        new_idx_5_fu_204 <= 3'd0;
    end else if (((icmp_ln202_reg_1810 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        new_idx_5_fu_204 <= new_idx_fu_1651_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln211_reg_2060 <= and_ln211_fu_1697_p2;
        bit_reg_2004 <= bit_fu_1443_p3;
        icmp_ln202_reg_1810 <= icmp_ln202_fu_1378_p2;
        icmp_ln202_reg_1810_pp0_iter1_reg <= icmp_ln202_reg_1810;
        level_reg_1802 <= ap_sig_allocacmp_level;
        level_reg_1802_pp0_iter1_reg <= level_reg_1802;
        or_ln206_reg_2056 <= or_ln206_fu_1681_p2;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000_reg_2129 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001_reg_2134 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002_reg_2139 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003_reg_2144 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004_reg_2149 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005_reg_2154 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006_reg_2159 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007_reg_2164 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008_reg_2169 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009_reg_2174 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010_reg_2179 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_reg_2184 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_reg_2189 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_reg_2194 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_reg_2199 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_reg_2204 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_reg_2209 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_reg_2214 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_reg_2219 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_reg_2224 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_reg_2229 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_reg_2234 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_reg_2239 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_reg_2244 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_reg_2249 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_reg_2254 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_reg_2259 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_reg_2264 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_reg_2269 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_reg_2274 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_reg_2279 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_reg_2284 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_reg_2289 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_reg_2294 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_reg_2299 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_reg_1884 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_reg_1884_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_reg_1884;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_reg_1889 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_reg_1889_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_reg_1889;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_reg_1894 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_reg_1894_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_reg_1894;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_reg_1899 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_reg_1899_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_reg_1899;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_reg_1904 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_reg_1904_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_reg_1904;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_reg_1909 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_reg_1909_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_reg_1909;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_reg_1914 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_reg_1914_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_reg_1914;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_reg_1919 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_reg_1919_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_reg_1919;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_reg_1924 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_reg_1924_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_reg_1924;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_reg_1929 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_reg_1929_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_reg_1929;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_reg_1934 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_reg_1934_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_reg_1934;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_reg_1939 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_reg_1939_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_reg_1939;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963_reg_1944 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963_reg_1944_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963_reg_1944;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964_reg_1949 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964_reg_1949_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964_reg_1949;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965_reg_1954 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965_reg_1954_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965_reg_1954;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966_reg_1959 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966_reg_1959_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966_reg_1959;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967_reg_1964 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967_reg_1964_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967_reg_1964;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968_reg_1969 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968_reg_1969_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968_reg_1969;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969_reg_1974 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969_reg_1974_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969_reg_1974;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970_reg_1979 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970_reg_1979_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970_reg_1979;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971_reg_1984 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971_reg_1984_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971_reg_1984;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972_reg_1989 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972_reg_1989_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972_reg_1989;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973_reg_1994 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973_reg_1994_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973_reg_1994;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974_reg_1999 <= zext_ln370_fu_1405_p1;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974_reg_1999_pp0_iter1_reg <= order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974_reg_1999;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987_reg_2064 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988_reg_2069 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989_reg_2074 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990_reg_2079 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991_reg_2084 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992_reg_2089 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993_reg_2094 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994_reg_2099 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995_reg_2104 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996_reg_2109 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997_reg_2114 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998_reg_2119 <= zext_ln370_reg_1832;
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999_reg_2124 <= zext_ln370_reg_1832;
        trunc_ln202_reg_1814 <= trunc_ln202_fu_1393_p1;
        trunc_ln202_reg_1814_pp0_iter1_reg <= trunc_ln202_reg_1814;
        zext_ln370_reg_1832[0] <= zext_ln370_fu_1405_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_orderID_10_reg_2040 <= input_orderID_4_fu_224;
        input_price_reg_2024 <= input_price_4_fu_216;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_orderID_11_reg_2016 <= input_orderID_11_fu_1618_p9;
        input_price_6_reg_2009 <= input_price_6_fu_1530_p9;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1325 <= grp_fu_1188_p9;
        reg_1329 <= grp_fu_1276_p9;
    end
end

always @ (*) begin
    if (((icmp_ln202_reg_1810 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln202_reg_1810 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (ap_loop_exit_ready == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = zext_ln177_1_cast_fu_1333_p1;
    end else begin
        ap_sig_allocacmp_i = i_4_fu_208;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_level = 2'd0;
    end else begin
        ap_sig_allocacmp_level = level_1_fu_212;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_new_idx_5_load = 3'd0;
    end else begin
        ap_sig_allocacmp_new_idx_5_load = new_idx_5_fu_204;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln202_reg_1810 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_direction_4_out_ap_vld = 1'b1;
    end else begin
        input_direction_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln202_reg_1810 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_orderID_4_out_ap_vld = 1'b1;
    end else begin
        input_orderID_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln202_reg_1810 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_price_4_out_ap_vld = 1'b1;
    end else begin
        input_price_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln202_reg_1810 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_size_4_out_ap_vld = 1'b1;
    end else begin
        input_size_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln202_reg_1810 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        new_idx_5_out_ap_vld = 1'b1;
    end else begin
        new_idx_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2568)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_reg_2244;
        end else if ((1'b1 == ap_condition_2562)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999_reg_2124;
        end else if ((1'b1 == ap_condition_2554)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_gep_fu_1011_p3;
        end else if ((1'b1 == ap_condition_2550)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) 
    & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2588)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_reg_2249;
        end else if ((1'b1 == ap_condition_2582)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000_reg_2129;
        end else if ((1'b1 == ap_condition_2576)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_gep_fu_1018_p3;
        end else if ((1'b1 == ap_condition_2572)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) 
    & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2608)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_reg_2254;
        end else if ((1'b1 == ap_condition_2602)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001_reg_2134;
        end else if ((1'b1 == ap_condition_2596)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_gep_fu_1025_p3;
        end else if ((1'b1 == ap_condition_2592)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) 
    & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2628)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_reg_2259;
        end else if ((1'b1 == ap_condition_2622)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002_reg_2139;
        end else if ((1'b1 == ap_condition_2616)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_gep_fu_1032_p3;
        end else if ((1'b1 == ap_condition_2612)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) 
    & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2649)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_reg_2264;
        end else if ((1'b1 == ap_condition_2643)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003_reg_2144;
        end else if ((1'b1 == ap_condition_2636)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_gep_fu_1039_p3;
        end else if ((1'b1 == ap_condition_2632)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2670)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_reg_2269;
        end else if ((1'b1 == ap_condition_2664)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004_reg_2149;
        end else if ((1'b1 == ap_condition_2657)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_gep_fu_1046_p3;
        end else if ((1'b1 == ap_condition_2653)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2691)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_reg_2274;
        end else if ((1'b1 == ap_condition_2685)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005_reg_2154;
        end else if ((1'b1 == ap_condition_2678)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_gep_fu_1053_p3;
        end else if ((1'b1 == ap_condition_2674)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2712)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_reg_2279;
        end else if ((1'b1 == ap_condition_2706)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006_reg_2159;
        end else if ((1'b1 == ap_condition_2699)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_gep_fu_1060_p3;
        end else if ((1'b1 == ap_condition_2695)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2732)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_reg_2284;
        end else if ((1'b1 == ap_condition_2726)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007_reg_2164;
        end else if ((1'b1 == ap_condition_2720)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_gep_fu_1067_p3;
        end else if ((1'b1 == ap_condition_2716)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2752)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_reg_2289;
        end else if ((1'b1 == ap_condition_2746)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008_reg_2169;
        end else if ((1'b1 == ap_condition_2740)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_gep_fu_1074_p3;
        end else if ((1'b1 == ap_condition_2736)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2772)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_reg_2294;
        end else if ((1'b1 == ap_condition_2766)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009_reg_2174;
        end else if ((1'b1 == ap_condition_2760)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_gep_fu_1081_p3;
        end else if ((1'b1 == ap_condition_2756)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2792)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_reg_2299;
        end else if ((1'b1 == ap_condition_2786)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010_reg_2179;
        end else if ((1'b1 == ap_condition_2780)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_gep_fu_1088_p3;
        end else if ((1'b1 == ap_condition_2776)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963_reg_1944_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964_reg_1949_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965_reg_1954_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966_reg_1959_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967_reg_1964_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968_reg_1969_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969_reg_1974_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970_reg_1979_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971_reg_1984_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972_reg_1989_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973_reg_1994_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974_reg_1999_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_reg_1884_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_reg_1889_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_reg_1894_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_reg_1899_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_reg_1904_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_reg_1909_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_reg_1914_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_reg_1919_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_reg_1924_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_reg_1929_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_reg_1934_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_reg_1939_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_address0_local = zext_ln370_fu_1405_p1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2568)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_reg_2184;
        end else if ((1'b1 == ap_condition_2562)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987_reg_2064;
        end else if ((1'b1 == ap_condition_2554)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_gep_fu_927_p3;
        end else if ((1'b1 == ap_condition_2550)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) 
    & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2588)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_reg_2189;
        end else if ((1'b1 == ap_condition_2582)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988_reg_2069;
        end else if ((1'b1 == ap_condition_2576)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_gep_fu_934_p3;
        end else if ((1'b1 == ap_condition_2572)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) 
    & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2608)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_reg_2194;
        end else if ((1'b1 == ap_condition_2602)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989_reg_2074;
        end else if ((1'b1 == ap_condition_2596)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_gep_fu_941_p3;
        end else if ((1'b1 == ap_condition_2592)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) 
    & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2628)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_reg_2199;
        end else if ((1'b1 == ap_condition_2622)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990_reg_2079;
        end else if ((1'b1 == ap_condition_2616)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_gep_fu_948_p3;
        end else if ((1'b1 == ap_condition_2612)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) 
    & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2649)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_reg_2204;
        end else if ((1'b1 == ap_condition_2643)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991_reg_2084;
        end else if ((1'b1 == ap_condition_2636)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_gep_fu_955_p3;
        end else if ((1'b1 == ap_condition_2632)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2670)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_reg_2209;
        end else if ((1'b1 == ap_condition_2664)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992_reg_2089;
        end else if ((1'b1 == ap_condition_2657)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_gep_fu_962_p3;
        end else if ((1'b1 == ap_condition_2653)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2691)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_reg_2214;
        end else if ((1'b1 == ap_condition_2685)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993_reg_2094;
        end else if ((1'b1 == ap_condition_2678)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_gep_fu_969_p3;
        end else if ((1'b1 == ap_condition_2674)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2712)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_reg_2219;
        end else if ((1'b1 == ap_condition_2706)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994_reg_2099;
        end else if ((1'b1 == ap_condition_2699)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_gep_fu_976_p3;
        end else if ((1'b1 == ap_condition_2695)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2732)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_reg_2224;
        end else if ((1'b1 == ap_condition_2726)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995_reg_2104;
        end else if ((1'b1 == ap_condition_2720)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_gep_fu_983_p3;
        end else if ((1'b1 == ap_condition_2716)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2752)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_reg_2229;
        end else if ((1'b1 == ap_condition_2746)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996_reg_2109;
        end else if ((1'b1 == ap_condition_2740)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_gep_fu_990_p3;
        end else if ((1'b1 == ap_condition_2736)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2772)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_reg_2234;
        end else if ((1'b1 == ap_condition_2766)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997_reg_2114;
        end else if ((1'b1 == ap_condition_2760)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_gep_fu_997_p3;
        end else if ((1'b1 == ap_condition_2756)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2792)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_reg_2239;
        end else if ((1'b1 == ap_condition_2786)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998_reg_2119;
        end else if ((1'b1 == ap_condition_2780)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_address0_local = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_gep_fu_1004_p3;
        end else if ((1'b1 == ap_condition_2776)) begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_address0_local = zext_ln370_reg_1832;
        end else begin
            order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_address0_local = 'bx;
        end
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_ce0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_we0_local = 1'b1;
    end else begin
        order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln217_fu_1384_p2 = (ap_sig_allocacmp_level + 2'd1);

assign and_ln211_fu_1697_p2 = (icmp_ln211_fu_1687_p2 & icmp_ln211_1_fu_1692_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2545 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2550 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2554 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2562 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2568 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2572 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2576 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2582 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2588 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2592 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2596 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2602 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2608 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2612 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2616 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2622 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2628 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2632 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2636 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2643 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2649 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2653 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2657 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2664 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2670 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2674 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2678 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2685 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2691 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2695 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2699 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2706 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2712 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2716 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2720 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2726 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2732 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2736 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2740 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2746 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2752 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2756 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2760 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2766 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2772 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2776 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2780 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2786 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2792 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_done = ap_done_sig;

always @ (*) begin
    ap_enable_operation_100 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_101 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_102 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_103 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_104 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_105 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_106 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_107 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_108 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_109 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_110 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_123 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_124 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_125 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_126 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_127 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_128 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_129 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_130 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_131 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_132 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_133 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_134 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_140 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_141 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_142 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_143 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_145 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_146 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_147 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_148 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_150 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_151 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_152 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_153 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_156 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_157 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_158 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_159 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_161 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_162 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_163 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_164 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_166 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_167 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_168 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_169 = (icmp_ln202_reg_1810 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_214 = (ap_predicate_op214_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_215 = (ap_predicate_op215_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_216 = (ap_predicate_op216_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_217 = (ap_predicate_op217_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_218 = (ap_predicate_op218_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_219 = (ap_predicate_op219_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_220 = (ap_predicate_op220_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_221 = (ap_predicate_op221_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_222 = (ap_predicate_op222_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_223 = (ap_predicate_op223_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_224 = (ap_predicate_op224_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_225 = (ap_predicate_op225_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_226 = (ap_predicate_op226_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_227 = (ap_predicate_op227_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_228 = (ap_predicate_op228_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_229 = (ap_predicate_op229_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_230 = (ap_predicate_op230_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_231 = (ap_predicate_op231_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_232 = (ap_predicate_op232_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_233 = (ap_predicate_op233_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_234 = (ap_predicate_op234_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_235 = (ap_predicate_op235_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_236 = (ap_predicate_op236_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_237 = (ap_predicate_op237_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_270 = (ap_predicate_op270_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_271 = (ap_predicate_op271_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_272 = (ap_predicate_op272_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_273 = (ap_predicate_op273_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_274 = (ap_predicate_op274_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_275 = (ap_predicate_op275_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_276 = (ap_predicate_op276_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_277 = (ap_predicate_op277_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_278 = (ap_predicate_op278_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_279 = (ap_predicate_op279_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_280 = (ap_predicate_op280_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_281 = (ap_predicate_op281_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_282 = (ap_predicate_op282_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_283 = (ap_predicate_op283_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_284 = (ap_predicate_op284_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_285 = (ap_predicate_op285_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_286 = (ap_predicate_op286_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_287 = (ap_predicate_op287_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_288 = (ap_predicate_op288_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_289 = (ap_predicate_op289_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_290 = (ap_predicate_op290_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_291 = (ap_predicate_op291_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_292 = (ap_predicate_op292_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_293 = (ap_predicate_op293_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_303 = (ap_predicate_op303_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_304 = (ap_predicate_op304_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_305 = (ap_predicate_op305_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_306 = (ap_predicate_op306_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_308 = (ap_predicate_op308_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_309 = (ap_predicate_op309_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_310 = (ap_predicate_op310_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_311 = (ap_predicate_op311_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_313 = (ap_predicate_op313_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_314 = (ap_predicate_op314_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_315 = (ap_predicate_op315_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_316 = (ap_predicate_op316_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_319 = (ap_predicate_op319_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_320 = (ap_predicate_op320_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_321 = (ap_predicate_op321_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_322 = (ap_predicate_op322_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_324 = (ap_predicate_op324_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_325 = (ap_predicate_op325_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_326 = (ap_predicate_op326_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_327 = (ap_predicate_op327_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_329 = (ap_predicate_op329_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_330 = (ap_predicate_op330_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_331 = (ap_predicate_op331_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_332 = (ap_predicate_op332_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_337 = (ap_predicate_op337_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_338 = (ap_predicate_op338_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_339 = (ap_predicate_op339_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_340 = (ap_predicate_op340_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_344 = (ap_predicate_op344_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_345 = (ap_predicate_op345_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_346 = (ap_predicate_op346_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_347 = (ap_predicate_op347_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_351 = (ap_predicate_op351_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_352 = (ap_predicate_op352_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_353 = (ap_predicate_op353_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_354 = (ap_predicate_op354_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_358 = (ap_predicate_op358_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_359 = (ap_predicate_op359_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_360 = (ap_predicate_op360_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_361 = (ap_predicate_op361_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_365 = (ap_predicate_op365_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_366 = (ap_predicate_op366_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_367 = (ap_predicate_op367_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_368 = (ap_predicate_op368_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_372 = (ap_predicate_op372_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_373 = (ap_predicate_op373_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_374 = (ap_predicate_op374_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_375 = (ap_predicate_op375_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_379 = (ap_predicate_op379_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_380 = (ap_predicate_op380_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_381 = (ap_predicate_op381_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_382 = (ap_predicate_op382_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_386 = (ap_predicate_op386_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_387 = (ap_predicate_op387_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_388 = (ap_predicate_op388_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_389 = (ap_predicate_op389_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_393 = (ap_predicate_op393_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_394 = (ap_predicate_op394_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_395 = (ap_predicate_op395_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_396 = (ap_predicate_op396_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_400 = (ap_predicate_op400_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_401 = (ap_predicate_op401_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_402 = (ap_predicate_op402_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_403 = (ap_predicate_op403_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_407 = (ap_predicate_op407_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_408 = (ap_predicate_op408_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_409 = (ap_predicate_op409_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_410 = (ap_predicate_op410_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_414 = (ap_predicate_op414_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_415 = (ap_predicate_op415_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_416 = (ap_predicate_op416_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_417 = (ap_predicate_op417_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_419 = (ap_predicate_op419_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_420 = (ap_predicate_op420_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_421 = (ap_predicate_op421_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_422 = (ap_predicate_op422_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_424 = (ap_predicate_op424_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_425 = (ap_predicate_op425_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_426 = (ap_predicate_op426_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_427 = (ap_predicate_op427_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_429 = (ap_predicate_op429_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_430 = (ap_predicate_op430_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_431 = (ap_predicate_op431_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_432 = (ap_predicate_op432_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_435 = (ap_predicate_op435_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_436 = (ap_predicate_op436_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_437 = (ap_predicate_op437_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_438 = (ap_predicate_op438_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_440 = (ap_predicate_op440_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_441 = (ap_predicate_op441_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_442 = (ap_predicate_op442_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_443 = (ap_predicate_op443_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_445 = (ap_predicate_op445_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_446 = (ap_predicate_op446_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_447 = (ap_predicate_op447_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_448 = (ap_predicate_op448_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_453 = (ap_predicate_op453_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_454 = (ap_predicate_op454_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_455 = (ap_predicate_op455_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_456 = (ap_predicate_op456_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_460 = (ap_predicate_op460_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_461 = (ap_predicate_op461_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_462 = (ap_predicate_op462_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_463 = (ap_predicate_op463_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_467 = (ap_predicate_op467_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_468 = (ap_predicate_op468_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_469 = (ap_predicate_op469_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_470 = (ap_predicate_op470_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_474 = (ap_predicate_op474_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_475 = (ap_predicate_op475_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_476 = (ap_predicate_op476_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_477 = (ap_predicate_op477_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_481 = (ap_predicate_op481_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_482 = (ap_predicate_op482_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_483 = (ap_predicate_op483_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_484 = (ap_predicate_op484_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_488 = (ap_predicate_op488_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_489 = (ap_predicate_op489_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_490 = (ap_predicate_op490_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_491 = (ap_predicate_op491_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_495 = (ap_predicate_op495_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_496 = (ap_predicate_op496_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_497 = (ap_predicate_op497_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_498 = (ap_predicate_op498_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_502 = (ap_predicate_op502_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_503 = (ap_predicate_op503_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_504 = (ap_predicate_op504_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_505 = (ap_predicate_op505_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_509 = (ap_predicate_op509_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_510 = (ap_predicate_op510_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_511 = (ap_predicate_op511_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_512 = (ap_predicate_op512_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_516 = (ap_predicate_op516_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_517 = (ap_predicate_op517_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_518 = (ap_predicate_op518_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_519 = (ap_predicate_op519_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_523 = (ap_predicate_op523_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_524 = (ap_predicate_op524_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_525 = (ap_predicate_op525_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_526 = (ap_predicate_op526_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_530 = (ap_predicate_op530_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_531 = (ap_predicate_op531_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_532 = (ap_predicate_op532_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_533 = (ap_predicate_op533_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_99 = (icmp_ln202_fu_1378_p2 == 1'd0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter0_stage1 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state3_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

always @ (*) begin
    ap_predicate_op214_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op215_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op216_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op217_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op218_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op219_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op220_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op221_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op222_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op223_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op224_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op225_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op226_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op227_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op228_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op229_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op230_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op231_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op232_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op233_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op234_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op235_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op236_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op237_load_state3 = ((or_ln206_fu_1681_p2 == 1'd0) & (1'd1 == and_ln211_fu_1697_p2) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op270_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op271_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op272_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op273_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op274_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op275_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op276_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op277_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op278_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op279_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op280_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op281_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op282_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op283_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op284_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op285_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd0));
end

always @ (*) begin
    ap_predicate_op286_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op287_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op288_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op289_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd1));
end

always @ (*) begin
    ap_predicate_op290_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd0) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op291_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd1) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op292_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd2) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op293_load_state3 = ((or_ln206_fu_1681_p2 == 1'd1) & (icmp_ln202_reg_1810 == 1'd0) & (trunc_ln202_reg_1814 == 2'd3) & (level_reg_1802 == 2'd2));
end

always @ (*) begin
    ap_predicate_op303_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op304_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op305_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op306_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op308_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op309_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op310_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op311_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op313_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op314_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op315_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op316_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op319_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op320_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op321_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op322_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op324_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op325_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op326_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op327_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op329_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op330_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op331_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op332_load_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op337_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op338_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op339_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op340_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op344_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op345_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op346_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op347_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op351_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op352_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op353_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op354_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op358_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op359_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op360_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op361_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op365_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op366_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op367_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op368_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op372_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op373_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op374_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op375_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op379_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op380_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op381_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op382_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op386_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op387_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op388_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op389_store_state4 = ((1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op393_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op394_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op395_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op396_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op400_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op401_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op402_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op403_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op407_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op408_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op409_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op410_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op414_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op415_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op416_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op417_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (1'd1 == and_ln211_reg_2060) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd0) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op419_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op420_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op421_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op422_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op424_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op425_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op426_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op427_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op429_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op430_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op431_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op432_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op435_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op436_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op437_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op438_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op440_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op441_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op442_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op443_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op445_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op446_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op447_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op448_load_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op453_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op454_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op455_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op456_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op460_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op461_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op462_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op463_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op467_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op468_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op469_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op470_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op474_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op475_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op476_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op477_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op481_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op482_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op483_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op484_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op488_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op489_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op490_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op491_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op495_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op496_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op497_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op498_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op502_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op503_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op504_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op505_store_state4 = ((trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (level_reg_1802_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op509_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op510_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op511_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op512_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd2) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op516_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op517_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op518_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op519_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd1) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op523_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op524_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op525_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op526_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd0) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op530_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op531_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op532_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op533_store_state4 = (~(level_reg_1802_pp0_iter1_reg == 2'd2) & ~(level_reg_1802_pp0_iter1_reg == 2'd1) & (trunc_ln202_reg_1814_pp0_iter1_reg == 2'd3) & (or_ln206_reg_2056 == 1'd1) & (icmp_ln202_reg_1810_pp0_iter1_reg == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign bit_fu_1443_p2 = i_6_fu_1433_p2;

assign grp_fu_1119_p9 = 'bx;

assign grp_fu_1142_p9 = 'bx;

assign grp_fu_1165_p9 = 'bx;

assign grp_fu_1188_p7 = 'bx;

assign grp_fu_1207_p9 = 'bx;

assign grp_fu_1230_p9 = 'bx;

assign grp_fu_1253_p9 = 'bx;

assign grp_fu_1276_p7 = 'bx;

assign i_6_fu_1433_p2 = ($signed(ap_sig_allocacmp_i) + $signed(3'd7));

assign icmp_ln202_fu_1378_p2 = ((ap_sig_allocacmp_level == insert_level_5) ? 1'b1 : 1'b0);

assign icmp_ln206_1_fu_1676_p2 = ((input_orderID_11_reg_2016 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln206_fu_1671_p2 = (($signed(input_price_4_fu_216) < $signed(input_price_6_reg_2009)) ? 1'b1 : 1'b0);

assign icmp_ln211_1_fu_1692_p2 = ((input_orderID_4_fu_224 < input_orderID_11_reg_2016) ? 1'b1 : 1'b0);

assign icmp_ln211_fu_1687_p2 = ((input_price_4_fu_216 == input_price_6_reg_2009) ? 1'b1 : 1'b0);

assign input_direction_4_out = input_direction_4_fu_228;

assign input_orderID_11_fu_1618_p7 = 'bx;

assign input_orderID_4_out = input_orderID_4_fu_224;

assign input_price_4_out = input_price_4_fu_216;

assign input_price_6_fu_1530_p7 = 'bx;

assign input_size_4_out = input_size_4_fu_220;

assign new_idx_5_out = new_idx_5_fu_204;

assign new_idx_fu_1651_p3 = ((bit_reg_2004[0:0] == 1'b1) ? or_ln_fu_1644_p3 : tmp_60_fu_1637_p3);

assign or_ln206_fu_1681_p2 = (icmp_ln206_fu_1671_p2 | icmp_ln206_1_fu_1676_p2);

assign or_ln_fu_1644_p3 = {{trunc_ln202_reg_1814}, {1'd1}};

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_d0 = input_direction_4_fu_228;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_d0 = input_direction_4_fu_228;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_d0 = input_direction_4_fu_228;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_d0 = input_direction_4_fu_228;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_d0 = input_direction_4_fu_228;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_d0 = input_direction_4_fu_228;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_d0 = input_direction_4_fu_228;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_d0 = input_direction_4_fu_228;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_d0 = input_direction_4_fu_228;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_d0 = input_direction_4_fu_228;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_d0 = input_direction_4_fu_228;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_d0 = input_direction_4_fu_228;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_d0 = input_orderID_10_reg_2040;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_d0 = input_orderID_10_reg_2040;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_d0 = input_orderID_10_reg_2040;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_d0 = input_orderID_10_reg_2040;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_d0 = input_orderID_10_reg_2040;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_d0 = input_orderID_10_reg_2040;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_d0 = input_orderID_10_reg_2040;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_d0 = input_orderID_10_reg_2040;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_d0 = input_orderID_10_reg_2040;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_d0 = input_orderID_10_reg_2040;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_d0 = input_orderID_10_reg_2040;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_d0 = input_orderID_10_reg_2040;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_d0 = input_price_reg_2024;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_d0 = input_price_reg_2024;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_d0 = input_price_reg_2024;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_d0 = input_price_reg_2024;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_d0 = input_price_reg_2024;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_d0 = input_price_reg_2024;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_d0 = input_price_reg_2024;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_d0 = input_price_reg_2024;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_d0 = input_price_reg_2024;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_d0 = input_price_reg_2024;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_d0 = input_price_reg_2024;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_d0 = input_price_reg_2024;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_d0 = input_size_4_fu_220;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_d0 = input_size_4_fu_220;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_d0 = input_size_4_fu_220;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_d0 = input_size_4_fu_220;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_d0 = input_size_4_fu_220;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_d0 = input_size_4_fu_220;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_d0 = input_size_4_fu_220;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_d0 = input_size_4_fu_220;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_d0 = input_size_4_fu_220;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_d0 = input_size_4_fu_220;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_d0 = input_size_4_fu_220;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_address0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_address0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_ce0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_ce0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_d0 = input_size_4_fu_220;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_we0 = order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314_we0_local;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_gep_fu_927_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_gep_fu_934_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_gep_fu_941_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_gep_fu_948_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_gep_fu_955_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_gep_fu_962_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_gep_fu_969_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_gep_fu_976_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_gep_fu_983_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_gep_fu_990_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_gep_fu_997_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_gep_fu_1004_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_gep_fu_1011_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_gep_fu_1018_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_gep_fu_1025_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_gep_fu_1032_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_gep_fu_1039_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_gep_fu_1046_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_gep_fu_1053_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_gep_fu_1060_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_gep_fu_1067_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_gep_fu_1074_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_gep_fu_1081_p3 = zext_ln370_reg_1832;

assign order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_gep_fu_1088_p3 = zext_ln370_reg_1832;

assign tmp_16_fu_1461_p9 = 'bx;

assign tmp_17_fu_1484_p9 = 'bx;

assign tmp_18_fu_1507_p9 = 'bx;

assign tmp_20_fu_1549_p9 = 'bx;

assign tmp_21_fu_1572_p9 = 'bx;

assign tmp_22_fu_1595_p9 = 'bx;

assign tmp_54_fu_1397_p3 = ap_sig_allocacmp_new_idx_5_load[32'd2];

assign tmp_60_fu_1637_p3 = {{trunc_ln202_reg_1814}, {1'd0}};

assign trunc_ln202_fu_1393_p1 = ap_sig_allocacmp_new_idx_5_load[1:0];

assign zext_ln177_1_cast_fu_1333_p1 = zext_ln177_1;

assign zext_ln370_fu_1405_p1 = tmp_54_fu_1397_p3;

always @ (posedge ap_clk) begin
    zext_ln370_reg_1832[63:1] <= 63'b000000000000000000000000000000000000000000000000000000000000000;
end

endmodule //order_book_order_book_Pipeline_ASK_PUSH_LOOP
