#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x233eb50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x230d320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x2314a90 .functor NOT 1, L_0x236a6b0, C4<0>, C4<0>, C4<0>;
L_0x2369dc0 .functor XOR 2, L_0x236a3a0, L_0x236a460, C4<00>, C4<00>;
L_0x236a5a0 .functor XOR 2, L_0x2369dc0, L_0x236a500, C4<00>, C4<00>;
v0x2366ed0_0 .net *"_ivl_10", 1 0, L_0x236a500;  1 drivers
v0x2366fd0_0 .net *"_ivl_12", 1 0, L_0x236a5a0;  1 drivers
v0x23670b0_0 .net *"_ivl_2", 1 0, L_0x236a300;  1 drivers
v0x2367170_0 .net *"_ivl_4", 1 0, L_0x236a3a0;  1 drivers
v0x2367250_0 .net *"_ivl_6", 1 0, L_0x236a460;  1 drivers
v0x2367380_0 .net *"_ivl_8", 1 0, L_0x2369dc0;  1 drivers
v0x2367460_0 .net "a", 0 0, v0x2364ef0_0;  1 drivers
v0x2367500_0 .net "b", 0 0, v0x2364f90_0;  1 drivers
v0x23675a0_0 .net "c", 0 0, v0x2365030_0;  1 drivers
v0x2367640_0 .var "clk", 0 0;
v0x23676e0_0 .net "d", 0 0, v0x2365170_0;  1 drivers
v0x2367780_0 .net "out_pos_dut", 0 0, L_0x236a170;  1 drivers
v0x2367820_0 .net "out_pos_ref", 0 0, L_0x2368e60;  1 drivers
v0x23678c0_0 .net "out_sop_dut", 0 0, L_0x2369610;  1 drivers
v0x2367960_0 .net "out_sop_ref", 0 0, L_0x2340060;  1 drivers
v0x2367a00_0 .var/2u "stats1", 223 0;
v0x2367aa0_0 .var/2u "strobe", 0 0;
v0x2367c50_0 .net "tb_match", 0 0, L_0x236a6b0;  1 drivers
v0x2367d20_0 .net "tb_mismatch", 0 0, L_0x2314a90;  1 drivers
v0x2367dc0_0 .net "wavedrom_enable", 0 0, v0x2365440_0;  1 drivers
v0x2367e90_0 .net "wavedrom_title", 511 0, v0x23654e0_0;  1 drivers
L_0x236a300 .concat [ 1 1 0 0], L_0x2368e60, L_0x2340060;
L_0x236a3a0 .concat [ 1 1 0 0], L_0x2368e60, L_0x2340060;
L_0x236a460 .concat [ 1 1 0 0], L_0x236a170, L_0x2369610;
L_0x236a500 .concat [ 1 1 0 0], L_0x2368e60, L_0x2340060;
L_0x236a6b0 .cmp/eeq 2, L_0x236a300, L_0x236a5a0;
S_0x23117c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x230d320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2314e70 .functor AND 1, v0x2365030_0, v0x2365170_0, C4<1>, C4<1>;
L_0x2315250 .functor NOT 1, v0x2364ef0_0, C4<0>, C4<0>, C4<0>;
L_0x2315630 .functor NOT 1, v0x2364f90_0, C4<0>, C4<0>, C4<0>;
L_0x23158b0 .functor AND 1, L_0x2315250, L_0x2315630, C4<1>, C4<1>;
L_0x232c9e0 .functor AND 1, L_0x23158b0, v0x2365030_0, C4<1>, C4<1>;
L_0x2340060 .functor OR 1, L_0x2314e70, L_0x232c9e0, C4<0>, C4<0>;
L_0x23682e0 .functor NOT 1, v0x2364f90_0, C4<0>, C4<0>, C4<0>;
L_0x2368350 .functor OR 1, L_0x23682e0, v0x2365170_0, C4<0>, C4<0>;
L_0x2368460 .functor AND 1, v0x2365030_0, L_0x2368350, C4<1>, C4<1>;
L_0x2368520 .functor NOT 1, v0x2364ef0_0, C4<0>, C4<0>, C4<0>;
L_0x23685f0 .functor OR 1, L_0x2368520, v0x2364f90_0, C4<0>, C4<0>;
L_0x2368660 .functor AND 1, L_0x2368460, L_0x23685f0, C4<1>, C4<1>;
L_0x23687e0 .functor NOT 1, v0x2364f90_0, C4<0>, C4<0>, C4<0>;
L_0x2368850 .functor OR 1, L_0x23687e0, v0x2365170_0, C4<0>, C4<0>;
L_0x2368770 .functor AND 1, v0x2365030_0, L_0x2368850, C4<1>, C4<1>;
L_0x23689e0 .functor NOT 1, v0x2364ef0_0, C4<0>, C4<0>, C4<0>;
L_0x2368ae0 .functor OR 1, L_0x23689e0, v0x2365170_0, C4<0>, C4<0>;
L_0x2368ba0 .functor AND 1, L_0x2368770, L_0x2368ae0, C4<1>, C4<1>;
L_0x2368d50 .functor XNOR 1, L_0x2368660, L_0x2368ba0, C4<0>, C4<0>;
v0x23143c0_0 .net *"_ivl_0", 0 0, L_0x2314e70;  1 drivers
v0x23147c0_0 .net *"_ivl_12", 0 0, L_0x23682e0;  1 drivers
v0x2314ba0_0 .net *"_ivl_14", 0 0, L_0x2368350;  1 drivers
v0x2314f80_0 .net *"_ivl_16", 0 0, L_0x2368460;  1 drivers
v0x2315360_0 .net *"_ivl_18", 0 0, L_0x2368520;  1 drivers
v0x2315740_0 .net *"_ivl_2", 0 0, L_0x2315250;  1 drivers
v0x23159c0_0 .net *"_ivl_20", 0 0, L_0x23685f0;  1 drivers
v0x2363460_0 .net *"_ivl_24", 0 0, L_0x23687e0;  1 drivers
v0x2363540_0 .net *"_ivl_26", 0 0, L_0x2368850;  1 drivers
v0x2363620_0 .net *"_ivl_28", 0 0, L_0x2368770;  1 drivers
v0x2363700_0 .net *"_ivl_30", 0 0, L_0x23689e0;  1 drivers
v0x23637e0_0 .net *"_ivl_32", 0 0, L_0x2368ae0;  1 drivers
v0x23638c0_0 .net *"_ivl_36", 0 0, L_0x2368d50;  1 drivers
L_0x7f78807df018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2363980_0 .net *"_ivl_38", 0 0, L_0x7f78807df018;  1 drivers
v0x2363a60_0 .net *"_ivl_4", 0 0, L_0x2315630;  1 drivers
v0x2363b40_0 .net *"_ivl_6", 0 0, L_0x23158b0;  1 drivers
v0x2363c20_0 .net *"_ivl_8", 0 0, L_0x232c9e0;  1 drivers
v0x2363d00_0 .net "a", 0 0, v0x2364ef0_0;  alias, 1 drivers
v0x2363dc0_0 .net "b", 0 0, v0x2364f90_0;  alias, 1 drivers
v0x2363e80_0 .net "c", 0 0, v0x2365030_0;  alias, 1 drivers
v0x2363f40_0 .net "d", 0 0, v0x2365170_0;  alias, 1 drivers
v0x2364000_0 .net "out_pos", 0 0, L_0x2368e60;  alias, 1 drivers
v0x23640c0_0 .net "out_sop", 0 0, L_0x2340060;  alias, 1 drivers
v0x2364180_0 .net "pos0", 0 0, L_0x2368660;  1 drivers
v0x2364240_0 .net "pos1", 0 0, L_0x2368ba0;  1 drivers
L_0x2368e60 .functor MUXZ 1, L_0x7f78807df018, L_0x2368660, L_0x2368d50, C4<>;
S_0x23643c0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x230d320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2364ef0_0 .var "a", 0 0;
v0x2364f90_0 .var "b", 0 0;
v0x2365030_0 .var "c", 0 0;
v0x23650d0_0 .net "clk", 0 0, v0x2367640_0;  1 drivers
v0x2365170_0 .var "d", 0 0;
v0x2365260_0 .var/2u "fail", 0 0;
v0x2365300_0 .var/2u "fail1", 0 0;
v0x23653a0_0 .net "tb_match", 0 0, L_0x236a6b0;  alias, 1 drivers
v0x2365440_0 .var "wavedrom_enable", 0 0;
v0x23654e0_0 .var "wavedrom_title", 511 0;
E_0x2320310/0 .event negedge, v0x23650d0_0;
E_0x2320310/1 .event posedge, v0x23650d0_0;
E_0x2320310 .event/or E_0x2320310/0, E_0x2320310/1;
S_0x23646f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x23643c0;
 .timescale -12 -12;
v0x2364930_0 .var/2s "i", 31 0;
E_0x23201b0 .event posedge, v0x23650d0_0;
S_0x2364a30 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x23643c0;
 .timescale -12 -12;
v0x2364c30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2364d10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x23643c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23656c0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x230d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2369010 .functor AND 1, v0x2365030_0, v0x2365170_0, C4<1>, C4<1>;
L_0x23692c0 .functor OR 1, v0x2364ef0_0, v0x2364f90_0, C4<0>, C4<0>;
L_0x2369460 .functor OR 1, L_0x23692c0, v0x2365030_0, C4<0>, C4<0>;
L_0x2369520 .functor NOT 1, L_0x2369460, C4<0>, C4<0>, C4<0>;
L_0x2369610 .functor OR 1, L_0x2369010, L_0x2369520, C4<0>, C4<0>;
L_0x2369770 .functor NOT 1, v0x2364f90_0, C4<0>, C4<0>, C4<0>;
L_0x2369820 .functor OR 1, L_0x2369770, v0x2365170_0, C4<0>, C4<0>;
L_0x23698e0 .functor AND 1, v0x2365030_0, L_0x2369820, C4<1>, C4<1>;
L_0x23699f0 .functor NOT 1, v0x2364ef0_0, C4<0>, C4<0>, C4<0>;
L_0x2369b70 .functor OR 1, L_0x23699f0, v0x2364f90_0, C4<0>, C4<0>;
L_0x2369c90 .functor AND 1, L_0x23698e0, L_0x2369b70, C4<1>, C4<1>;
L_0x2369d50 .functor NOT 1, v0x2364ef0_0, C4<0>, C4<0>, C4<0>;
L_0x2369e30 .functor OR 1, L_0x2369d50, v0x2365170_0, C4<0>, C4<0>;
L_0x2369ef0 .functor AND 1, v0x2365030_0, L_0x2369e30, C4<1>, C4<1>;
v0x2365880_0 .net *"_ivl_10", 0 0, L_0x2369770;  1 drivers
v0x2365960_0 .net *"_ivl_12", 0 0, L_0x2369820;  1 drivers
v0x2365a40_0 .net *"_ivl_14", 0 0, L_0x23698e0;  1 drivers
v0x2365b30_0 .net *"_ivl_16", 0 0, L_0x23699f0;  1 drivers
v0x2365c10_0 .net *"_ivl_18", 0 0, L_0x2369b70;  1 drivers
v0x2365d40_0 .net *"_ivl_2", 0 0, L_0x23692c0;  1 drivers
v0x2365e20_0 .net *"_ivl_22", 0 0, L_0x2369d50;  1 drivers
v0x2365f00_0 .net *"_ivl_24", 0 0, L_0x2369e30;  1 drivers
v0x2365fe0_0 .net *"_ivl_28", 0 0, L_0x236a030;  1 drivers
L_0x7f78807df060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2366130_0 .net *"_ivl_30", 0 0, L_0x7f78807df060;  1 drivers
v0x2366210_0 .net *"_ivl_4", 0 0, L_0x2369460;  1 drivers
v0x23662f0_0 .net "a", 0 0, v0x2364ef0_0;  alias, 1 drivers
v0x2366390_0 .net "b", 0 0, v0x2364f90_0;  alias, 1 drivers
v0x2366480_0 .net "c", 0 0, v0x2365030_0;  alias, 1 drivers
v0x2366570_0 .net "d", 0 0, v0x2365170_0;  alias, 1 drivers
v0x2366660_0 .net "out_pos", 0 0, L_0x236a170;  alias, 1 drivers
v0x2366720_0 .net "out_sop", 0 0, L_0x2369610;  alias, 1 drivers
v0x23668f0_0 .net "pos0", 0 0, L_0x2369c90;  1 drivers
v0x23669b0_0 .net "pos1", 0 0, L_0x2369ef0;  1 drivers
v0x2366a70_0 .net "sop1", 0 0, L_0x2369010;  1 drivers
v0x2366b30_0 .net "sop2", 0 0, L_0x2369520;  1 drivers
L_0x236a030 .cmp/eeq 1, L_0x2369c90, L_0x2369ef0;
L_0x236a170 .functor MUXZ 1, L_0x7f78807df060, L_0x2369c90, L_0x236a030, C4<>;
S_0x2366cb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x230d320;
 .timescale -12 -12;
E_0x23099f0 .event anyedge, v0x2367aa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2367aa0_0;
    %nor/r;
    %assign/vec4 v0x2367aa0_0, 0;
    %wait E_0x23099f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23643c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2365260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2365300_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x23643c0;
T_4 ;
    %wait E_0x2320310;
    %load/vec4 v0x23653a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2365260_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x23643c0;
T_5 ;
    %wait E_0x23201b0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2365170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2365030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2364f90_0, 0;
    %assign/vec4 v0x2364ef0_0, 0;
    %wait E_0x23201b0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2365170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2365030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2364f90_0, 0;
    %assign/vec4 v0x2364ef0_0, 0;
    %wait E_0x23201b0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2365170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2365030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2364f90_0, 0;
    %assign/vec4 v0x2364ef0_0, 0;
    %wait E_0x23201b0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2365170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2365030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2364f90_0, 0;
    %assign/vec4 v0x2364ef0_0, 0;
    %wait E_0x23201b0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2365170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2365030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2364f90_0, 0;
    %assign/vec4 v0x2364ef0_0, 0;
    %wait E_0x23201b0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2365170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2365030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2364f90_0, 0;
    %assign/vec4 v0x2364ef0_0, 0;
    %wait E_0x23201b0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2365170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2365030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2364f90_0, 0;
    %assign/vec4 v0x2364ef0_0, 0;
    %wait E_0x23201b0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2365170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2365030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2364f90_0, 0;
    %assign/vec4 v0x2364ef0_0, 0;
    %wait E_0x23201b0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2365170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2365030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2364f90_0, 0;
    %assign/vec4 v0x2364ef0_0, 0;
    %wait E_0x23201b0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2365170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2365030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2364f90_0, 0;
    %assign/vec4 v0x2364ef0_0, 0;
    %wait E_0x23201b0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2365170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2365030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2364f90_0, 0;
    %assign/vec4 v0x2364ef0_0, 0;
    %wait E_0x23201b0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2365170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2365030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2364f90_0, 0;
    %assign/vec4 v0x2364ef0_0, 0;
    %wait E_0x23201b0;
    %load/vec4 v0x2365260_0;
    %store/vec4 v0x2365300_0, 0, 1;
    %fork t_1, S_0x23646f0;
    %jmp t_0;
    .scope S_0x23646f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2364930_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2364930_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x23201b0;
    %load/vec4 v0x2364930_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2365170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2365030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2364f90_0, 0;
    %assign/vec4 v0x2364ef0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2364930_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2364930_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x23643c0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2320310;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2365170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2365030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2364f90_0, 0;
    %assign/vec4 v0x2364ef0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2365260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2365300_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x230d320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2367640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2367aa0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x230d320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2367640_0;
    %inv;
    %store/vec4 v0x2367640_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x230d320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23650d0_0, v0x2367d20_0, v0x2367460_0, v0x2367500_0, v0x23675a0_0, v0x23676e0_0, v0x2367960_0, v0x23678c0_0, v0x2367820_0, v0x2367780_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x230d320;
T_9 ;
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x230d320;
T_10 ;
    %wait E_0x2320310;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2367a00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2367a00_0, 4, 32;
    %load/vec4 v0x2367c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2367a00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2367a00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2367a00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2367960_0;
    %load/vec4 v0x2367960_0;
    %load/vec4 v0x23678c0_0;
    %xor;
    %load/vec4 v0x2367960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2367a00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2367a00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2367820_0;
    %load/vec4 v0x2367820_0;
    %load/vec4 v0x2367780_0;
    %xor;
    %load/vec4 v0x2367820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2367a00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2367a00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2367a00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response53/top_module.sv";
