// Seed: 2093461221
module module_0 (
    output tri0 id_0,
    output tri id_1,
    output supply0 id_2,
    input tri id_3,
    output supply0 id_4,
    output tri id_5,
    input uwire id_6,
    input uwire id_7,
    output wand id_8,
    input tri0 id_9
);
  wire id_11;
  wire  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ;
  wire id_43, id_44, id_45;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input wand id_5,
    input tri1 id_6,
    output wand id_7,
    output wand id_8,
    input wire id_9,
    input tri0 id_10,
    output wor id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri1 id_14,
    output supply1 id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri1 id_18,
    output wire id_19
);
  always @(posedge id_9) id_8 = 1;
  assign id_11 = 1'b0;
  and (id_15, id_17, id_3, id_12, id_2, id_0, id_5, id_10, id_6, id_1, id_18, id_14, id_13);
  module_0(
      id_15, id_11, id_15, id_13, id_4, id_19, id_6, id_9, id_15, id_9
  );
endmodule
