# Digital_Front_End_Verilog
a learning process
