{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699912399423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699912399423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 03:23:19 2023 " "Processing started: Tue Nov 14 03:23:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699912399423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912399423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off superscalar -c superscalar " "Command: quartus_map --read_settings_files=on --write_settings_files=off superscalar -c superscalar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912399423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699912399581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699912399581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rob.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rob-Struct " "Found design unit 1: rob-Struct" {  } { { "rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699912407710 ""} { "Info" "ISGN_ENTITY_NAME" "1 rob " "Found entity 1: rob" {  } { { "rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699912407710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407710 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" superscalar.vhdl(8) " "VHDL syntax error at superscalar.vhdl(8) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "superscalar.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/superscalar.vhdl" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407711 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" superscalar.vhdl(18) " "VHDL syntax error at superscalar.vhdl(18) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "superscalar.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/superscalar.vhdl" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "superscalar.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file superscalar.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407711 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" register_file.vhdl(9) " "VHDL syntax error at register_file.vhdl(9) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407711 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"queue_used1\";  expecting \"end\", or \"begin\", or a declaration statement register_file.vhdl(35) " "VHDL syntax error at register_file.vhdl(35) near text \"queue_used1\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407711 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "register_file register_file.vhdl(5) " "Ignored construct register_file at register_file.vhdl(5) due to previous errors" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1699912407711 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" register_file.vhdl(53) " "VHDL syntax error at register_file.vhdl(53) near text \";\";  expecting \")\", or \",\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407711 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" register_file.vhdl(60) " "VHDL syntax error at register_file.vhdl(60) near text \";\";  expecting \")\", or \",\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407711 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" register_file.vhdl(66) " "VHDL syntax error at register_file.vhdl(66) near text \";\";  expecting \")\", or \",\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 66 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407711 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" register_file.vhdl(76) " "VHDL syntax error at register_file.vhdl(76) near text \";\";  expecting \")\", or \",\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 76 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407711 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" register_file.vhdl(83) " "VHDL syntax error at register_file.vhdl(83) near text \";\";  expecting \")\", or \",\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 83 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407711 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" register_file.vhdl(89) " "VHDL syntax error at register_file.vhdl(89) near text \";\";  expecting \")\", or \",\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 89 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407711 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"validity_op1\";  expecting \";\" register_file.vhdl(142) " "VHDL syntax error at register_file.vhdl(142) near text \"validity_op1\";  expecting \";\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 142 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407712 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"validity_op2\";  expecting \";\" register_file.vhdl(152) " "VHDL syntax error at register_file.vhdl(152) near text \"validity_op2\";  expecting \";\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 152 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file register_file.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_RS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integer_RS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_RS-int_RS_arch " "Found design unit 1: int_RS-int_RS_arch" {  } { { "integer_RS.vhd" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/integer_RS.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699912407712 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_RS " "Found entity 1: int_RS" {  } { { "integer_RS.vhd" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/integer_RS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699912407712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407712 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699912407777 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 14 03:23:27 2023 " "Processing ended: Tue Nov 14 03:23:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699912407777 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699912407777 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699912407777 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699912407777 ""}
