// Seed: 1067843265
module module_0 (
    output wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    output wor id_7,
    output uwire id_8,
    output supply1 id_9,
    input wand id_10,
    input tri id_11,
    output wor id_12
);
  assign id_9 = 1;
  wand id_14 = 1'd0 >= 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    input uwire id_6,
    input uwire id_7,
    input wor id_8,
    input logic id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri0 id_12,
    output logic id_13,
    output tri id_14,
    input tri1 id_15,
    input wor id_16,
    output wire id_17,
    input logic id_18,
    output wand id_19,
    output logic id_20
);
  tri id_22;
  assign id_22 = 1;
  module_0(
      id_2, id_10, id_1, id_19, id_0, id_19, id_4, id_2, id_17, id_19, id_4, id_8, id_2
  );
  always @(posedge 1 < 1'b0) begin
    #1
    if (id_5) begin
      release id_19;
      id_20 = id_18;
      id_13 <= 1;
    end
    if (1 && id_16) begin
      id_20 <= id_9;
    end
  end
endmodule
