parent	,	V_42
ENOMEM	,	V_49
data	,	V_34
"%s: no parent, giving up\n"	,	L_1
__iomem	,	T_2
saved_irq_mask	,	V_11
imx_gpcv2_irq_unmask	,	F_9
irq_set_default_host	,	F_27
hwirq	,	V_17
writel_relaxed	,	F_4
imx_gpcv2_domain_alloc	,	F_16
"kzalloc failed!\n"	,	L_3
irq_domain_alloc_irqs_parent	,	F_18
raw_spin_unlock_irqrestore	,	F_8
u32	,	T_1
reg	,	V_7
imx_gpcv2_irqchip_init	,	F_19
intspec	,	V_26
irq_domain	,	V_22
cpu2wakeup	,	V_10
gpcv2_irqchip_data_chip	,	V_39
imx_gpcv2_instance	,	V_2
val	,	V_20
GPC_IMR1_CORE1	,	V_52
GPC_IMR1_CORE0	,	V_51
irq_chip_unmask_parent	,	F_12
parent_args	,	V_36
node	,	V_43
readl_relaxed	,	F_3
imx_gpcv2_domain_xlate	,	F_15
full_name	,	V_45
imx_gpcv2_irq_mask	,	F_13
out_type	,	V_29
raw_spin_lock_irqsave	,	F_7
domain	,	V_23
pr_err	,	F_20
of_node	,	V_30
raw_spin_lock	,	F_10
args_count	,	V_37
GFP_KERNEL	,	V_48
idx	,	V_16
irq_data	,	V_12
out_hwirq	,	V_28
parent_domain	,	V_44
ENODEV	,	V_46
"fsl-gpcv2: unable to map gpc registers\n"	,	L_4
iounmap	,	F_26
gpcv2_wakeup_source_save	,	F_2
np	,	V_41
sources	,	V_1
nr_irqs	,	V_33
ENXIO	,	V_47
kfree	,	F_24
flags	,	V_18
intsize	,	V_27
imx_gpcv2_get_wakeup_source	,	F_1
device_node	,	V_24
imx_gpcv2_syscore_ops	,	V_53
raw_spin_unlock	,	F_11
gpcv2_wakeup_source_restore	,	F_5
irq_hw_number_t	,	T_3
kzalloc	,	F_22
host_data	,	V_40
gpcv2_irqchip_data	,	V_5
of_phandle_args	,	V_35
imx_gpcv2_irq_set_wake	,	F_6
chip_data	,	V_15
GPC_MAX_IRQS	,	V_38
"%s: unable to get parent domain\n"	,	L_2
on	,	V_14
mask	,	V_19
irq_domain_add_hierarchy	,	F_25
cd	,	V_6
controller	,	V_25
d	,	V_13
rlock	,	V_21
i	,	V_8
irq	,	V_32
IMR_NUM	,	V_4
EINVAL	,	V_31
gpcv2_irqchip_data_domain_ops	,	V_50
__init	,	T_4
of_iomap	,	F_23
gpc_base	,	V_9
irq_chip_mask_parent	,	F_14
irq_find_host	,	F_21
wakeup_sources	,	V_3
register_syscore_ops	,	F_28
irq_domain_set_hwirq_and_chip	,	F_17
