// Seed: 3674416384
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output uwire id_2,
    output wire id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri id_10
);
  assign id_9 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri id_3,
    input tri0 id_4,
    output wand id_5,
    output wor id_6,
    output tri id_7,
    input tri0 id_8,
    input tri1 id_9
);
  wire id_11;
  wire id_12 = 1 & id_1;
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_6,
      id_5,
      id_2,
      id_7,
      id_9,
      id_6,
      id_4,
      id_5,
      id_1
  );
endmodule
