// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --function-signature --include-generated-funcs --replace-value-regex "__omp_offloading_[0-9a-z]+_[0-9a-z]+" "reduction_size[.].+[.]" "pl_cond[.].+[.|,]" --prefix-filecheck-ir-name _

// expected-no-diagnostics

// Check code generation
// RUN: %clang_cc1 -verify -triple x86_64-pc-linux-gnu -std=c++20 -fclang-abi-compat=latest -fopenmp -fopenmp-version=60 -emit-llvm %s -o - | FileCheck %s --check-prefix=CHECK1

// Check same results after serialization round-trip
// FIXME: They should be exactly the same but currently differ in function order
// RUN: %clang_cc1 -verify -triple x86_64-pc-linux-gnu -std=c++20 -fclang-abi-compat=latest -fopenmp -fopenmp-version=60 -emit-pch -o %t %s
// RUN: %clang_cc1 -verify -triple x86_64-pc-linux-gnu -std=c++20 -fclang-abi-compat=latest -fopenmp -fopenmp-version=60 -include-pch %t -emit-llvm %s -o - | FileCheck %s --check-prefix=CHECK2

#ifndef HEADER
#define HEADER

// placeholder for loop body code.
extern "C" void body(...) {}


extern "C" void foo1(int start, int end,  int step) {
  int i;
#pragma omp interchange permutation(1)
  for (i = start; i < end; i += step)
    body(i);
}


extern "C" void foo2(int start1, int start2, int end1, int end2, int step1, int step2) {
#pragma omp interchange
  for (int i = start1; i < end1; i += step1)
    for (int j = start2; j < end2; j += step2)
      body(i, j);
}


extern "C" void foo3() {
#pragma omp for
#pragma omp interchange
  for (int i = 7; i < 17; i += 3)
    for (int j = 7; j < 17; j += 3)
      body(i, j);
}


extern "C" void foo4() {
#pragma omp for collapse(2)
  for (int k = 7; k < 17; k += 3)
#pragma omp interchange
    for (int i = 7; i < 17; i += 3)
      for (int j = 7; j < 17; j += 3)
        body(i, j);
}


extern "C" void foo5() {
#pragma omp for collapse(3)
  for (int i = 7; i < 17; i += 3)
#pragma omp interchange permutation(1)
    for (int j = 7; j < 17; j += 3)
      for (int k = 7; k < 17; k += 3)
        body(i, j, k);
}


extern "C" void foo6() {
#pragma omp for collapse(4)
  for (int i = 7; i < 17; i += 3)
#pragma omp interchange
    for (int j = 7; j < 17; j += 3)
      for (int k = 7; k < 17; k += 3)
        for (int l = 7; l < 17; l += 3)
          body(i, j, k, l);
}


extern "C" void foo7() {
#pragma omp interchange permutation(2,3,4,1)
  for (int i = 7; i < 17; i += 3)
    for (int j = 7; j < 17; j += 3)
      for (int k = 7; k < 17; k += 3)
        for (int l = 7; l < 17; l += 3)
          body(i, j, k, l);
}


template<int TILESIZE>
void foo8(int start, int end, int step) {
  #pragma omp for collapse(4)
  for (int i = start; i < end; i += step)
    #pragma omp interchange permutation(1)
    for (int j = start; j < end; j += step)
      #pragma omp tile sizes(TILESIZE)
      for (int k = start; k < end; k += step)
          body(i, j, k);
}

// Also test instantiating the template.
extern "C" void tfoo8() {
  foo8<32>(0, 42, 1);
  foo8<64>(0, 42, 3);
}


extern "C" void foo9() {
  double arr[128];
  #pragma omp interchange
  for (double c = 42; auto && v : arr)
    for (int i = 0; i < 42; i += 2)
      body(c, v, i);
}


extern "C" void foo10() {
  double A[128], B[16];
  #pragma omp for collapse(4)
  for (int i = 0; i < 128; ++i)
    #pragma omp interchange
    for (double c = 42; auto aa : A)
      for (double d = 42; auto &bb : B)
        for (int j = 0; j < 128; ++j)
          body(i, c, aa, d, bb, j);
}

#endif /* HEADER */


// CHECK1-LABEL: define {{[^@]+}}@body
// CHECK1-SAME: (...) #[[ATTR0:[0-9]+]] {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    ret void
//
//
// CHECK1-LABEL: define {{[^@]+}}@foo1
// CHECK1-SAME: (i32 noundef [[START:%.*]], i32 noundef [[END:%.*]], i32 noundef [[STEP:%.*]]) #[[ATTR0]] {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    [[START_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[END_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[STEP_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    store i32 [[START]], ptr [[START_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[END]], ptr [[END_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[STEP]], ptr [[STEP_ADDR]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON]], ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP0:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP0]], ptr [[I]], align 4
// CHECK1-NEXT:    br label [[FOR_COND:%.*]]
// CHECK1:       for.cond:
// CHECK1-NEXT:    [[TMP1:%.*]] = load i32, ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP2:%.*]] = load i32, ptr [[END_ADDR]], align 4
// CHECK1-NEXT:    [[CMP:%.*]] = icmp slt i32 [[TMP1]], [[TMP2]]
// CHECK1-NEXT:    br i1 [[CMP]], label [[FOR_BODY:%.*]], label [[FOR_END:%.*]]
// CHECK1:       for.body:
// CHECK1-NEXT:    [[TMP3:%.*]] = load i32, ptr [[I]], align 4
// CHECK1-NEXT:    call void (...) @body(i32 noundef [[TMP3]])
// CHECK1-NEXT:    br label [[FOR_INC:%.*]]
// CHECK1:       for.inc:
// CHECK1-NEXT:    [[TMP4:%.*]] = load i32, ptr [[STEP_ADDR]], align 4
// CHECK1-NEXT:    [[TMP5:%.*]] = load i32, ptr [[I]], align 4
// CHECK1-NEXT:    [[ADD:%.*]] = add nsw i32 [[TMP5]], [[TMP4]]
// CHECK1-NEXT:    store i32 [[ADD]], ptr [[I]], align 4
// CHECK1-NEXT:    br label [[FOR_COND]], !llvm.loop [[LOOP3:![0-9]+]]
// CHECK1:       for.end:
// CHECK1-NEXT:    ret void
//
//
// CHECK1-LABEL: define {{[^@]+}}@foo2
// CHECK1-SAME: (i32 noundef [[START1:%.*]], i32 noundef [[START2:%.*]], i32 noundef [[END1:%.*]], i32 noundef [[END2:%.*]], i32 noundef [[STEP1:%.*]], i32 noundef [[STEP2:%.*]]) #[[ATTR0]] {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    [[START1_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[START2_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[END1_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[END2_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[STEP1_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[STEP2_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_2:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTNEW_STEP:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_5:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_10:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_12:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTNEW_STEP14:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_16:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_0_IV_J:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_1_IV_I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    store i32 [[START1]], ptr [[START1_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[START2]], ptr [[START2_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[END1]], ptr [[END1_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[END2]], ptr [[END2_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[STEP1]], ptr [[STEP1_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[STEP2]], ptr [[STEP2_ADDR]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON]], ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP0:%.*]] = load i32, ptr [[START1_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP0]], ptr [[I]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON1:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON1]], ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    [[TMP1:%.*]] = load i32, ptr [[START1_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP1]], ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON3:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON3]], ptr [[DOTCAPTURE_EXPR_2]], align 4
// CHECK1-NEXT:    [[TMP2:%.*]] = load i32, ptr [[END1_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP2]], ptr [[DOTCAPTURE_EXPR_2]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[TMP3:%.*]] = load i32, ptr [[STEP1_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP3]], ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON6:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON6]], ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK1-NEXT:    [[TMP4:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_2]], align 4
// CHECK1-NEXT:    [[TMP5:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    [[SUB:%.*]] = sub i32 [[TMP4]], [[TMP5]]
// CHECK1-NEXT:    [[SUB7:%.*]] = sub i32 [[SUB]], 1
// CHECK1-NEXT:    [[TMP6:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[ADD:%.*]] = add i32 [[SUB7]], [[TMP6]]
// CHECK1-NEXT:    [[TMP7:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[DIV:%.*]] = udiv i32 [[ADD]], [[TMP7]]
// CHECK1-NEXT:    [[SUB8:%.*]] = sub i32 [[DIV]], 1
// CHECK1-NEXT:    store i32 [[SUB8]], ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON9:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON9]], ptr [[J]], align 4
// CHECK1-NEXT:    [[TMP8:%.*]] = load i32, ptr [[START2_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP8]], ptr [[J]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON11:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON11]], ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP9:%.*]] = load i32, ptr [[START2_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP9]], ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON13:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON13]], ptr [[DOTCAPTURE_EXPR_12]], align 4
// CHECK1-NEXT:    [[TMP10:%.*]] = load i32, ptr [[END2_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP10]], ptr [[DOTCAPTURE_EXPR_12]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON15:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON15]], ptr [[DOTNEW_STEP14]], align 4
// CHECK1-NEXT:    [[TMP11:%.*]] = load i32, ptr [[STEP2_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP11]], ptr [[DOTNEW_STEP14]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON17:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON17]], ptr [[DOTCAPTURE_EXPR_16]], align 4
// CHECK1-NEXT:    [[TMP12:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_12]], align 4
// CHECK1-NEXT:    [[TMP13:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[SUB18:%.*]] = sub i32 [[TMP12]], [[TMP13]]
// CHECK1-NEXT:    [[SUB19:%.*]] = sub i32 [[SUB18]], 1
// CHECK1-NEXT:    [[TMP14:%.*]] = load i32, ptr [[DOTNEW_STEP14]], align 4
// CHECK1-NEXT:    [[ADD20:%.*]] = add i32 [[SUB19]], [[TMP14]]
// CHECK1-NEXT:    [[TMP15:%.*]] = load i32, ptr [[DOTNEW_STEP14]], align 4
// CHECK1-NEXT:    [[DIV21:%.*]] = udiv i32 [[ADD20]], [[TMP15]]
// CHECK1-NEXT:    [[SUB22:%.*]] = sub i32 [[DIV21]], 1
// CHECK1-NEXT:    store i32 [[SUB22]], ptr [[DOTCAPTURE_EXPR_16]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON23:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON23]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    br label [[FOR_COND:%.*]]
// CHECK1:       for.cond:
// CHECK1-NEXT:    [[TMP16:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    [[TMP17:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_16]], align 4
// CHECK1-NEXT:    [[ADD24:%.*]] = add i32 [[TMP17]], 1
// CHECK1-NEXT:    [[CMP:%.*]] = icmp ult i32 [[TMP16]], [[ADD24]]
// CHECK1-NEXT:    br i1 [[CMP]], label [[FOR_BODY:%.*]], label [[FOR_END35:%.*]]
// CHECK1:       for.body:
// CHECK1-NEXT:    [[TMP18:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP19:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    [[TMP20:%.*]] = load i32, ptr [[DOTNEW_STEP14]], align 4
// CHECK1-NEXT:    [[MUL:%.*]] = mul i32 [[TMP19]], [[TMP20]]
// CHECK1-NEXT:    [[ADD25:%.*]] = add i32 [[TMP18]], [[MUL]]
// CHECK1-NEXT:    store i32 [[ADD25]], ptr [[J]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON26:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON26]], ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    br label [[FOR_COND27:%.*]]
// CHECK1:       for.cond27:
// CHECK1-NEXT:    [[TMP21:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    [[TMP22:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK1-NEXT:    [[ADD28:%.*]] = add i32 [[TMP22]], 1
// CHECK1-NEXT:    [[CMP29:%.*]] = icmp ult i32 [[TMP21]], [[ADD28]]
// CHECK1-NEXT:    br i1 [[CMP29]], label [[FOR_BODY30:%.*]], label [[FOR_END:%.*]]
// CHECK1:       for.body30:
// CHECK1-NEXT:    [[TMP23:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    [[TMP24:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    [[TMP25:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[MUL31:%.*]] = mul i32 [[TMP24]], [[TMP25]]
// CHECK1-NEXT:    [[ADD32:%.*]] = add i32 [[TMP23]], [[MUL31]]
// CHECK1-NEXT:    store i32 [[ADD32]], ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP26:%.*]] = load i32, ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP27:%.*]] = load i32, ptr [[J]], align 4
// CHECK1-NEXT:    call void (...) @body(i32 noundef [[TMP26]], i32 noundef [[TMP27]])
// CHECK1-NEXT:    br label [[FOR_INC:%.*]]
// CHECK1:       for.inc:
// CHECK1-NEXT:    [[TMP28:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    [[INC:%.*]] = add i32 [[TMP28]], 1
// CHECK1-NEXT:    store i32 [[INC]], ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    br label [[FOR_COND27]], !llvm.loop [[LOOP5:![0-9]+]]
// CHECK1:       for.end:
// CHECK1-NEXT:    br label [[FOR_INC33:%.*]]
// CHECK1:       for.inc33:
// CHECK1-NEXT:    [[TMP29:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    [[INC34:%.*]] = add i32 [[TMP29]], 1
// CHECK1-NEXT:    store i32 [[INC34]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    br label [[FOR_COND]], !llvm.loop [[LOOP6:![0-9]+]]
// CHECK1:       for.end35:
// CHECK1-NEXT:    ret void
//
//
// CHECK1-LABEL: define {{[^@]+}}@foo3
// CHECK1-SAME: () #[[ATTR0]] {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[TMP:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_0_IV_J:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_1_IV_I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB2:[0-9]+]])
// CHECK1-NEXT:    [[FREEZE_POISON:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON]], ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON1:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON1]], ptr [[I]], align 4
// CHECK1-NEXT:    store i32 7, ptr [[I]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON2:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON2]], ptr [[J]], align 4
// CHECK1-NEXT:    store i32 7, ptr [[J]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON3:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON3]], ptr [[DOTOMP_LB]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTOMP_LB]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    store i32 3, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON5:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON5]], ptr [[DOTOMP_STRIDE]], align 4
// CHECK1-NEXT:    store i32 1, ptr [[DOTOMP_STRIDE]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON6:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON6]], ptr [[DOTOMP_IS_LAST]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTOMP_IS_LAST]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON7:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON7]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    call void @__kmpc_for_static_init_4(ptr @[[GLOB1:[0-9]+]], i32 [[TMP0]], i32 34, ptr [[DOTOMP_IS_LAST]], ptr [[DOTOMP_LB]], ptr [[DOTOMP_UB]], ptr [[DOTOMP_STRIDE]], i32 1, i32 1)
// CHECK1-NEXT:    [[TMP1:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP1]], 3
// CHECK1-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
// CHECK1:       cond.true:
// CHECK1-NEXT:    br label [[COND_END:%.*]]
// CHECK1:       cond.false:
// CHECK1-NEXT:    [[TMP2:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    br label [[COND_END]]
// CHECK1:       cond.end:
// CHECK1-NEXT:    [[COND:%.*]] = phi i32 [ 3, [[COND_TRUE]] ], [ [[TMP2]], [[COND_FALSE]] ]
// CHECK1-NEXT:    store i32 [[COND]], ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[TMP3:%.*]] = load i32, ptr [[DOTOMP_LB]], align 4
// CHECK1-NEXT:    store i32 [[TMP3]], ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK1:       omp.inner.for.cond:
// CHECK1-NEXT:    [[TMP4:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP5:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[CMP8:%.*]] = icmp sle i32 [[TMP4]], [[TMP5]]
// CHECK1-NEXT:    br i1 [[CMP8]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK1:       omp.inner.for.body:
// CHECK1-NEXT:    [[TMP6:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP6]], 1
// CHECK1-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
// CHECK1-NEXT:    store i32 [[ADD]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    [[TMP7:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    [[MUL9:%.*]] = mul nsw i32 [[TMP7]], 3
// CHECK1-NEXT:    [[ADD10:%.*]] = add nsw i32 7, [[MUL9]]
// CHECK1-NEXT:    store i32 [[ADD10]], ptr [[J]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON11:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON11]], ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    br label [[FOR_COND:%.*]]
// CHECK1:       for.cond:
// CHECK1-NEXT:    [[TMP8:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    [[CMP12:%.*]] = icmp slt i32 [[TMP8]], 4
// CHECK1-NEXT:    br i1 [[CMP12]], label [[FOR_BODY:%.*]], label [[FOR_END:%.*]]
// CHECK1:       for.body:
// CHECK1-NEXT:    [[TMP9:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    [[MUL13:%.*]] = mul nsw i32 [[TMP9]], 3
// CHECK1-NEXT:    [[ADD14:%.*]] = add nsw i32 7, [[MUL13]]
// CHECK1-NEXT:    store i32 [[ADD14]], ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP10:%.*]] = load i32, ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP11:%.*]] = load i32, ptr [[J]], align 4
// CHECK1-NEXT:    call void (...) @body(i32 noundef [[TMP10]], i32 noundef [[TMP11]])
// CHECK1-NEXT:    br label [[FOR_INC:%.*]]
// CHECK1:       for.inc:
// CHECK1-NEXT:    [[TMP12:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    [[INC:%.*]] = add nsw i32 [[TMP12]], 1
// CHECK1-NEXT:    store i32 [[INC]], ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    br label [[FOR_COND]], !llvm.loop [[LOOP7:![0-9]+]]
// CHECK1:       for.end:
// CHECK1-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK1:       omp.body.continue:
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK1:       omp.inner.for.inc:
// CHECK1-NEXT:    [[TMP13:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[ADD15:%.*]] = add nsw i32 [[TMP13]], 1
// CHECK1-NEXT:    store i32 [[ADD15]], ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND]]
// CHECK1:       omp.inner.for.end:
// CHECK1-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
// CHECK1:       omp.loop.exit:
// CHECK1-NEXT:    call void @__kmpc_for_static_fini(ptr @[[GLOB1]], i32 [[TMP0]])
// CHECK1-NEXT:    call void @__kmpc_barrier(ptr @[[GLOB3:[0-9]+]], i32 [[TMP0]])
// CHECK1-NEXT:    ret void
//
//
// CHECK1-LABEL: define {{[^@]+}}@foo4
// CHECK1-SAME: () #[[ATTR0]] {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[TMP:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[_TMP1:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[K:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_0_IV_J:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_1_IV_I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB2]])
// CHECK1-NEXT:    [[FREEZE_POISON:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON]], ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON2:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON2]], ptr [[I]], align 4
// CHECK1-NEXT:    store i32 7, ptr [[I]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON3:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON3]], ptr [[J]], align 4
// CHECK1-NEXT:    store i32 7, ptr [[J]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[DOTOMP_LB]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTOMP_LB]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON5:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON5]], ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    store i32 15, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON6:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON6]], ptr [[DOTOMP_STRIDE]], align 4
// CHECK1-NEXT:    store i32 1, ptr [[DOTOMP_STRIDE]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON7:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON7]], ptr [[DOTOMP_IS_LAST]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTOMP_IS_LAST]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON8:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON8]], ptr [[K]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON9:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON9]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    call void @__kmpc_for_static_init_4(ptr @[[GLOB1]], i32 [[TMP0]], i32 34, ptr [[DOTOMP_IS_LAST]], ptr [[DOTOMP_LB]], ptr [[DOTOMP_UB]], ptr [[DOTOMP_STRIDE]], i32 1, i32 1)
// CHECK1-NEXT:    [[TMP1:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP1]], 15
// CHECK1-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
// CHECK1:       cond.true:
// CHECK1-NEXT:    br label [[COND_END:%.*]]
// CHECK1:       cond.false:
// CHECK1-NEXT:    [[TMP2:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    br label [[COND_END]]
// CHECK1:       cond.end:
// CHECK1-NEXT:    [[COND:%.*]] = phi i32 [ 15, [[COND_TRUE]] ], [ [[TMP2]], [[COND_FALSE]] ]
// CHECK1-NEXT:    store i32 [[COND]], ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[TMP3:%.*]] = load i32, ptr [[DOTOMP_LB]], align 4
// CHECK1-NEXT:    store i32 [[TMP3]], ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK1:       omp.inner.for.cond:
// CHECK1-NEXT:    [[TMP4:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP5:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[CMP10:%.*]] = icmp sle i32 [[TMP4]], [[TMP5]]
// CHECK1-NEXT:    br i1 [[CMP10]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK1:       omp.inner.for.body:
// CHECK1-NEXT:    [[TMP6:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[DIV:%.*]] = sdiv i32 [[TMP6]], 4
// CHECK1-NEXT:    [[MUL:%.*]] = mul nsw i32 [[DIV]], 3
// CHECK1-NEXT:    [[ADD:%.*]] = add nsw i32 7, [[MUL]]
// CHECK1-NEXT:    store i32 [[ADD]], ptr [[K]], align 4
// CHECK1-NEXT:    [[TMP7:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP8:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[DIV11:%.*]] = sdiv i32 [[TMP8]], 4
// CHECK1-NEXT:    [[MUL12:%.*]] = mul nsw i32 [[DIV11]], 4
// CHECK1-NEXT:    [[SUB:%.*]] = sub nsw i32 [[TMP7]], [[MUL12]]
// CHECK1-NEXT:    [[MUL13:%.*]] = mul nsw i32 [[SUB]], 1
// CHECK1-NEXT:    [[ADD14:%.*]] = add nsw i32 0, [[MUL13]]
// CHECK1-NEXT:    store i32 [[ADD14]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    [[TMP9:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    [[MUL15:%.*]] = mul nsw i32 [[TMP9]], 3
// CHECK1-NEXT:    [[ADD16:%.*]] = add nsw i32 7, [[MUL15]]
// CHECK1-NEXT:    store i32 [[ADD16]], ptr [[J]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON17:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON17]], ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    br label [[FOR_COND:%.*]]
// CHECK1:       for.cond:
// CHECK1-NEXT:    [[TMP10:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    [[CMP18:%.*]] = icmp slt i32 [[TMP10]], 4
// CHECK1-NEXT:    br i1 [[CMP18]], label [[FOR_BODY:%.*]], label [[FOR_END:%.*]]
// CHECK1:       for.body:
// CHECK1-NEXT:    [[TMP11:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    [[MUL19:%.*]] = mul nsw i32 [[TMP11]], 3
// CHECK1-NEXT:    [[ADD20:%.*]] = add nsw i32 7, [[MUL19]]
// CHECK1-NEXT:    store i32 [[ADD20]], ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP12:%.*]] = load i32, ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP13:%.*]] = load i32, ptr [[J]], align 4
// CHECK1-NEXT:    call void (...) @body(i32 noundef [[TMP12]], i32 noundef [[TMP13]])
// CHECK1-NEXT:    br label [[FOR_INC:%.*]]
// CHECK1:       for.inc:
// CHECK1-NEXT:    [[TMP14:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    [[INC:%.*]] = add nsw i32 [[TMP14]], 1
// CHECK1-NEXT:    store i32 [[INC]], ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK1-NEXT:    br label [[FOR_COND]], !llvm.loop [[LOOP8:![0-9]+]]
// CHECK1:       for.end:
// CHECK1-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK1:       omp.body.continue:
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK1:       omp.inner.for.inc:
// CHECK1-NEXT:    [[TMP15:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[ADD21:%.*]] = add nsw i32 [[TMP15]], 1
// CHECK1-NEXT:    store i32 [[ADD21]], ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND]]
// CHECK1:       omp.inner.for.end:
// CHECK1-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
// CHECK1:       omp.loop.exit:
// CHECK1-NEXT:    call void @__kmpc_for_static_fini(ptr @[[GLOB1]], i32 [[TMP0]])
// CHECK1-NEXT:    call void @__kmpc_barrier(ptr @[[GLOB3]], i32 [[TMP0]])
// CHECK1-NEXT:    ret void
//
//
// CHECK1-LABEL: define {{[^@]+}}@foo5
// CHECK1-SAME: () #[[ATTR0]] {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[TMP:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[_TMP1:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[_TMP2:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[K:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB2]])
// CHECK1-NEXT:    [[FREEZE_POISON:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON]], ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON3:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON3]], ptr [[DOTOMP_LB]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTOMP_LB]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    store i32 63, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON5:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON5]], ptr [[DOTOMP_STRIDE]], align 4
// CHECK1-NEXT:    store i32 1, ptr [[DOTOMP_STRIDE]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON6:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON6]], ptr [[DOTOMP_IS_LAST]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTOMP_IS_LAST]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON7:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON7]], ptr [[I]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON8:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON8]], ptr [[J]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON9:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON9]], ptr [[K]], align 4
// CHECK1-NEXT:    call void @__kmpc_for_static_init_4(ptr @[[GLOB1]], i32 [[TMP0]], i32 34, ptr [[DOTOMP_IS_LAST]], ptr [[DOTOMP_LB]], ptr [[DOTOMP_UB]], ptr [[DOTOMP_STRIDE]], i32 1, i32 1)
// CHECK1-NEXT:    [[TMP1:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP1]], 63
// CHECK1-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
// CHECK1:       cond.true:
// CHECK1-NEXT:    br label [[COND_END:%.*]]
// CHECK1:       cond.false:
// CHECK1-NEXT:    [[TMP2:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    br label [[COND_END]]
// CHECK1:       cond.end:
// CHECK1-NEXT:    [[COND:%.*]] = phi i32 [ 63, [[COND_TRUE]] ], [ [[TMP2]], [[COND_FALSE]] ]
// CHECK1-NEXT:    store i32 [[COND]], ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[TMP3:%.*]] = load i32, ptr [[DOTOMP_LB]], align 4
// CHECK1-NEXT:    store i32 [[TMP3]], ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK1:       omp.inner.for.cond:
// CHECK1-NEXT:    [[TMP4:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP5:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[CMP10:%.*]] = icmp sle i32 [[TMP4]], [[TMP5]]
// CHECK1-NEXT:    br i1 [[CMP10]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK1:       omp.inner.for.body:
// CHECK1-NEXT:    [[TMP6:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[DIV:%.*]] = sdiv i32 [[TMP6]], 16
// CHECK1-NEXT:    [[MUL:%.*]] = mul nsw i32 [[DIV]], 3
// CHECK1-NEXT:    [[ADD:%.*]] = add nsw i32 7, [[MUL]]
// CHECK1-NEXT:    store i32 [[ADD]], ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP7:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP8:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[DIV11:%.*]] = sdiv i32 [[TMP8]], 16
// CHECK1-NEXT:    [[MUL12:%.*]] = mul nsw i32 [[DIV11]], 16
// CHECK1-NEXT:    [[SUB:%.*]] = sub nsw i32 [[TMP7]], [[MUL12]]
// CHECK1-NEXT:    [[DIV13:%.*]] = sdiv i32 [[SUB]], 4
// CHECK1-NEXT:    [[MUL14:%.*]] = mul nsw i32 [[DIV13]], 3
// CHECK1-NEXT:    [[ADD15:%.*]] = add nsw i32 7, [[MUL14]]
// CHECK1-NEXT:    store i32 [[ADD15]], ptr [[J]], align 4
// CHECK1-NEXT:    [[TMP9:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP10:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[DIV16:%.*]] = sdiv i32 [[TMP10]], 16
// CHECK1-NEXT:    [[MUL17:%.*]] = mul nsw i32 [[DIV16]], 16
// CHECK1-NEXT:    [[SUB18:%.*]] = sub nsw i32 [[TMP9]], [[MUL17]]
// CHECK1-NEXT:    [[TMP11:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP12:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[DIV19:%.*]] = sdiv i32 [[TMP12]], 16
// CHECK1-NEXT:    [[MUL20:%.*]] = mul nsw i32 [[DIV19]], 16
// CHECK1-NEXT:    [[SUB21:%.*]] = sub nsw i32 [[TMP11]], [[MUL20]]
// CHECK1-NEXT:    [[DIV22:%.*]] = sdiv i32 [[SUB21]], 4
// CHECK1-NEXT:    [[MUL23:%.*]] = mul nsw i32 [[DIV22]], 4
// CHECK1-NEXT:    [[SUB24:%.*]] = sub nsw i32 [[SUB18]], [[MUL23]]
// CHECK1-NEXT:    [[MUL25:%.*]] = mul nsw i32 [[SUB24]], 3
// CHECK1-NEXT:    [[ADD26:%.*]] = add nsw i32 7, [[MUL25]]
// CHECK1-NEXT:    store i32 [[ADD26]], ptr [[K]], align 4
// CHECK1-NEXT:    [[TMP13:%.*]] = load i32, ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP14:%.*]] = load i32, ptr [[J]], align 4
// CHECK1-NEXT:    [[TMP15:%.*]] = load i32, ptr [[K]], align 4
// CHECK1-NEXT:    call void (...) @body(i32 noundef [[TMP13]], i32 noundef [[TMP14]], i32 noundef [[TMP15]])
// CHECK1-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK1:       omp.body.continue:
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK1:       omp.inner.for.inc:
// CHECK1-NEXT:    [[TMP16:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[ADD27:%.*]] = add nsw i32 [[TMP16]], 1
// CHECK1-NEXT:    store i32 [[ADD27]], ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND]]
// CHECK1:       omp.inner.for.end:
// CHECK1-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
// CHECK1:       omp.loop.exit:
// CHECK1-NEXT:    call void @__kmpc_for_static_fini(ptr @[[GLOB1]], i32 [[TMP0]])
// CHECK1-NEXT:    call void @__kmpc_barrier(ptr @[[GLOB3]], i32 [[TMP0]])
// CHECK1-NEXT:    ret void
//
//
// CHECK1-LABEL: define {{[^@]+}}@foo6
// CHECK1-SAME: () #[[ATTR0]] {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[TMP:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[_TMP1:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[_TMP2:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[_TMP3:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[K:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_0_IV_K:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_1_IV_J:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[L:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB2]])
// CHECK1-NEXT:    [[FREEZE_POISON:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON]], ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[J]], align 4
// CHECK1-NEXT:    store i32 7, ptr [[J]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON5:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON5]], ptr [[K]], align 4
// CHECK1-NEXT:    store i32 7, ptr [[K]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON6:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON6]], ptr [[DOTOMP_LB]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTOMP_LB]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON7:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON7]], ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    store i32 255, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON8:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON8]], ptr [[DOTOMP_STRIDE]], align 4
// CHECK1-NEXT:    store i32 1, ptr [[DOTOMP_STRIDE]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON9:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON9]], ptr [[DOTOMP_IS_LAST]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTOMP_IS_LAST]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON10:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON10]], ptr [[I]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON11:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON11]], ptr [[DOTPERMUTED_0_IV_K]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON12:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON12]], ptr [[DOTPERMUTED_1_IV_J]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON13:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON13]], ptr [[L]], align 4
// CHECK1-NEXT:    call void @__kmpc_for_static_init_4(ptr @[[GLOB1]], i32 [[TMP0]], i32 34, ptr [[DOTOMP_IS_LAST]], ptr [[DOTOMP_LB]], ptr [[DOTOMP_UB]], ptr [[DOTOMP_STRIDE]], i32 1, i32 1)
// CHECK1-NEXT:    [[TMP1:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP1]], 255
// CHECK1-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
// CHECK1:       cond.true:
// CHECK1-NEXT:    br label [[COND_END:%.*]]
// CHECK1:       cond.false:
// CHECK1-NEXT:    [[TMP2:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    br label [[COND_END]]
// CHECK1:       cond.end:
// CHECK1-NEXT:    [[COND:%.*]] = phi i32 [ 255, [[COND_TRUE]] ], [ [[TMP2]], [[COND_FALSE]] ]
// CHECK1-NEXT:    store i32 [[COND]], ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[TMP3:%.*]] = load i32, ptr [[DOTOMP_LB]], align 4
// CHECK1-NEXT:    store i32 [[TMP3]], ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK1:       omp.inner.for.cond:
// CHECK1-NEXT:    [[TMP4:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP5:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK1-NEXT:    [[CMP14:%.*]] = icmp sle i32 [[TMP4]], [[TMP5]]
// CHECK1-NEXT:    br i1 [[CMP14]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK1:       omp.inner.for.body:
// CHECK1-NEXT:    [[TMP6:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[DIV:%.*]] = sdiv i32 [[TMP6]], 64
// CHECK1-NEXT:    [[MUL:%.*]] = mul nsw i32 [[DIV]], 3
// CHECK1-NEXT:    [[ADD:%.*]] = add nsw i32 7, [[MUL]]
// CHECK1-NEXT:    store i32 [[ADD]], ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP7:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP8:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[DIV15:%.*]] = sdiv i32 [[TMP8]], 64
// CHECK1-NEXT:    [[MUL16:%.*]] = mul nsw i32 [[DIV15]], 64
// CHECK1-NEXT:    [[SUB:%.*]] = sub nsw i32 [[TMP7]], [[MUL16]]
// CHECK1-NEXT:    [[DIV17:%.*]] = sdiv i32 [[SUB]], 16
// CHECK1-NEXT:    [[MUL18:%.*]] = mul nsw i32 [[DIV17]], 1
// CHECK1-NEXT:    [[ADD19:%.*]] = add nsw i32 0, [[MUL18]]
// CHECK1-NEXT:    store i32 [[ADD19]], ptr [[DOTPERMUTED_0_IV_K]], align 4
// CHECK1-NEXT:    [[TMP9:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP10:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[DIV20:%.*]] = sdiv i32 [[TMP10]], 64
// CHECK1-NEXT:    [[MUL21:%.*]] = mul nsw i32 [[DIV20]], 64
// CHECK1-NEXT:    [[SUB22:%.*]] = sub nsw i32 [[TMP9]], [[MUL21]]
// CHECK1-NEXT:    [[TMP11:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP12:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[DIV23:%.*]] = sdiv i32 [[TMP12]], 64
// CHECK1-NEXT:    [[MUL24:%.*]] = mul nsw i32 [[DIV23]], 64
// CHECK1-NEXT:    [[SUB25:%.*]] = sub nsw i32 [[TMP11]], [[MUL24]]
// CHECK1-NEXT:    [[DIV26:%.*]] = sdiv i32 [[SUB25]], 16
// CHECK1-NEXT:    [[MUL27:%.*]] = mul nsw i32 [[DIV26]], 16
// CHECK1-NEXT:    [[SUB28:%.*]] = sub nsw i32 [[SUB22]], [[MUL27]]
// CHECK1-NEXT:    [[DIV29:%.*]] = sdiv i32 [[SUB28]], 4
// CHECK1-NEXT:    [[MUL30:%.*]] = mul nsw i32 [[DIV29]], 1
// CHECK1-NEXT:    [[ADD31:%.*]] = add nsw i32 0, [[MUL30]]
// CHECK1-NEXT:    store i32 [[ADD31]], ptr [[DOTPERMUTED_1_IV_J]], align 4
// CHECK1-NEXT:    [[TMP13:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP14:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[DIV32:%.*]] = sdiv i32 [[TMP14]], 64
// CHECK1-NEXT:    [[MUL33:%.*]] = mul nsw i32 [[DIV32]], 64
// CHECK1-NEXT:    [[SUB34:%.*]] = sub nsw i32 [[TMP13]], [[MUL33]]
// CHECK1-NEXT:    [[TMP15:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP16:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[DIV35:%.*]] = sdiv i32 [[TMP16]], 64
// CHECK1-NEXT:    [[MUL36:%.*]] = mul nsw i32 [[DIV35]], 64
// CHECK1-NEXT:    [[SUB37:%.*]] = sub nsw i32 [[TMP15]], [[MUL36]]
// CHECK1-NEXT:    [[DIV38:%.*]] = sdiv i32 [[SUB37]], 16
// CHECK1-NEXT:    [[MUL39:%.*]] = mul nsw i32 [[DIV38]], 16
// CHECK1-NEXT:    [[SUB40:%.*]] = sub nsw i32 [[SUB34]], [[MUL39]]
// CHECK1-NEXT:    [[TMP17:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP18:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[DIV41:%.*]] = sdiv i32 [[TMP18]], 64
// CHECK1-NEXT:    [[MUL42:%.*]] = mul nsw i32 [[DIV41]], 64
// CHECK1-NEXT:    [[SUB43:%.*]] = sub nsw i32 [[TMP17]], [[MUL42]]
// CHECK1-NEXT:    [[TMP19:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[TMP20:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[DIV44:%.*]] = sdiv i32 [[TMP20]], 64
// CHECK1-NEXT:    [[MUL45:%.*]] = mul nsw i32 [[DIV44]], 64
// CHECK1-NEXT:    [[SUB46:%.*]] = sub nsw i32 [[TMP19]], [[MUL45]]
// CHECK1-NEXT:    [[DIV47:%.*]] = sdiv i32 [[SUB46]], 16
// CHECK1-NEXT:    [[MUL48:%.*]] = mul nsw i32 [[DIV47]], 16
// CHECK1-NEXT:    [[SUB49:%.*]] = sub nsw i32 [[SUB43]], [[MUL48]]
// CHECK1-NEXT:    [[DIV50:%.*]] = sdiv i32 [[SUB49]], 4
// CHECK1-NEXT:    [[MUL51:%.*]] = mul nsw i32 [[DIV50]], 4
// CHECK1-NEXT:    [[SUB52:%.*]] = sub nsw i32 [[SUB40]], [[MUL51]]
// CHECK1-NEXT:    [[MUL53:%.*]] = mul nsw i32 [[SUB52]], 3
// CHECK1-NEXT:    [[ADD54:%.*]] = add nsw i32 7, [[MUL53]]
// CHECK1-NEXT:    store i32 [[ADD54]], ptr [[L]], align 4
// CHECK1-NEXT:    [[TMP21:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_K]], align 4
// CHECK1-NEXT:    [[MUL55:%.*]] = mul nsw i32 [[TMP21]], 3
// CHECK1-NEXT:    [[ADD56:%.*]] = add nsw i32 7, [[MUL55]]
// CHECK1-NEXT:    store i32 [[ADD56]], ptr [[K]], align 4
// CHECK1-NEXT:    [[TMP22:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_J]], align 4
// CHECK1-NEXT:    [[MUL57:%.*]] = mul nsw i32 [[TMP22]], 3
// CHECK1-NEXT:    [[ADD58:%.*]] = add nsw i32 7, [[MUL57]]
// CHECK1-NEXT:    store i32 [[ADD58]], ptr [[J]], align 4
// CHECK1-NEXT:    [[TMP23:%.*]] = load i32, ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP24:%.*]] = load i32, ptr [[J]], align 4
// CHECK1-NEXT:    [[TMP25:%.*]] = load i32, ptr [[K]], align 4
// CHECK1-NEXT:    [[TMP26:%.*]] = load i32, ptr [[L]], align 4
// CHECK1-NEXT:    call void (...) @body(i32 noundef [[TMP23]], i32 noundef [[TMP24]], i32 noundef [[TMP25]], i32 noundef [[TMP26]])
// CHECK1-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK1:       omp.body.continue:
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK1:       omp.inner.for.inc:
// CHECK1-NEXT:    [[TMP27:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    [[ADD59:%.*]] = add nsw i32 [[TMP27]], 1
// CHECK1-NEXT:    store i32 [[ADD59]], ptr [[DOTOMP_IV]], align 4
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND]]
// CHECK1:       omp.inner.for.end:
// CHECK1-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
// CHECK1:       omp.loop.exit:
// CHECK1-NEXT:    call void @__kmpc_for_static_fini(ptr @[[GLOB1]], i32 [[TMP0]])
// CHECK1-NEXT:    call void @__kmpc_barrier(ptr @[[GLOB3]], i32 [[TMP0]])
// CHECK1-NEXT:    ret void
//
//
// CHECK1-LABEL: define {{[^@]+}}@foo7
// CHECK1-SAME: () #[[ATTR0]] {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[K:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[L:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_0_IV_J:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_1_IV_K:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_2_IV_L:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_3_IV_I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[FREEZE_POISON:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON]], ptr [[I]], align 4
// CHECK1-NEXT:    store i32 7, ptr [[I]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON1:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON1]], ptr [[J]], align 4
// CHECK1-NEXT:    store i32 7, ptr [[J]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON2:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON2]], ptr [[K]], align 4
// CHECK1-NEXT:    store i32 7, ptr [[K]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON3:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON3]], ptr [[L]], align 4
// CHECK1-NEXT:    store i32 7, ptr [[L]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    br label [[FOR_COND:%.*]]
// CHECK1:       for.cond:
// CHECK1-NEXT:    [[TMP0:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    [[CMP:%.*]] = icmp slt i32 [[TMP0]], 4
// CHECK1-NEXT:    br i1 [[CMP]], label [[FOR_BODY:%.*]], label [[FOR_END31:%.*]]
// CHECK1:       for.body:
// CHECK1-NEXT:    [[TMP1:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP1]], 3
// CHECK1-NEXT:    [[ADD:%.*]] = add nsw i32 7, [[MUL]]
// CHECK1-NEXT:    store i32 [[ADD]], ptr [[J]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON5:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON5]], ptr [[DOTPERMUTED_1_IV_K]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTPERMUTED_1_IV_K]], align 4
// CHECK1-NEXT:    br label [[FOR_COND6:%.*]]
// CHECK1:       for.cond6:
// CHECK1-NEXT:    [[TMP2:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_K]], align 4
// CHECK1-NEXT:    [[CMP7:%.*]] = icmp slt i32 [[TMP2]], 4
// CHECK1-NEXT:    br i1 [[CMP7]], label [[FOR_BODY8:%.*]], label [[FOR_END28:%.*]]
// CHECK1:       for.body8:
// CHECK1-NEXT:    [[TMP3:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_K]], align 4
// CHECK1-NEXT:    [[MUL9:%.*]] = mul nsw i32 [[TMP3]], 3
// CHECK1-NEXT:    [[ADD10:%.*]] = add nsw i32 7, [[MUL9]]
// CHECK1-NEXT:    store i32 [[ADD10]], ptr [[K]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON11:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON11]], ptr [[DOTPERMUTED_2_IV_L]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTPERMUTED_2_IV_L]], align 4
// CHECK1-NEXT:    br label [[FOR_COND12:%.*]]
// CHECK1:       for.cond12:
// CHECK1-NEXT:    [[TMP4:%.*]] = load i32, ptr [[DOTPERMUTED_2_IV_L]], align 4
// CHECK1-NEXT:    [[CMP13:%.*]] = icmp slt i32 [[TMP4]], 4
// CHECK1-NEXT:    br i1 [[CMP13]], label [[FOR_BODY14:%.*]], label [[FOR_END25:%.*]]
// CHECK1:       for.body14:
// CHECK1-NEXT:    [[TMP5:%.*]] = load i32, ptr [[DOTPERMUTED_2_IV_L]], align 4
// CHECK1-NEXT:    [[MUL15:%.*]] = mul nsw i32 [[TMP5]], 3
// CHECK1-NEXT:    [[ADD16:%.*]] = add nsw i32 7, [[MUL15]]
// CHECK1-NEXT:    store i32 [[ADD16]], ptr [[L]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON17:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON17]], ptr [[DOTPERMUTED_3_IV_I]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTPERMUTED_3_IV_I]], align 4
// CHECK1-NEXT:    br label [[FOR_COND18:%.*]]
// CHECK1:       for.cond18:
// CHECK1-NEXT:    [[TMP6:%.*]] = load i32, ptr [[DOTPERMUTED_3_IV_I]], align 4
// CHECK1-NEXT:    [[CMP19:%.*]] = icmp slt i32 [[TMP6]], 4
// CHECK1-NEXT:    br i1 [[CMP19]], label [[FOR_BODY20:%.*]], label [[FOR_END:%.*]]
// CHECK1:       for.body20:
// CHECK1-NEXT:    [[TMP7:%.*]] = load i32, ptr [[DOTPERMUTED_3_IV_I]], align 4
// CHECK1-NEXT:    [[MUL21:%.*]] = mul nsw i32 [[TMP7]], 3
// CHECK1-NEXT:    [[ADD22:%.*]] = add nsw i32 7, [[MUL21]]
// CHECK1-NEXT:    store i32 [[ADD22]], ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP8:%.*]] = load i32, ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP9:%.*]] = load i32, ptr [[J]], align 4
// CHECK1-NEXT:    [[TMP10:%.*]] = load i32, ptr [[K]], align 4
// CHECK1-NEXT:    [[TMP11:%.*]] = load i32, ptr [[L]], align 4
// CHECK1-NEXT:    call void (...) @body(i32 noundef [[TMP8]], i32 noundef [[TMP9]], i32 noundef [[TMP10]], i32 noundef [[TMP11]])
// CHECK1-NEXT:    br label [[FOR_INC:%.*]]
// CHECK1:       for.inc:
// CHECK1-NEXT:    [[TMP12:%.*]] = load i32, ptr [[DOTPERMUTED_3_IV_I]], align 4
// CHECK1-NEXT:    [[INC:%.*]] = add nsw i32 [[TMP12]], 1
// CHECK1-NEXT:    store i32 [[INC]], ptr [[DOTPERMUTED_3_IV_I]], align 4
// CHECK1-NEXT:    br label [[FOR_COND18]], !llvm.loop [[LOOP9:![0-9]+]]
// CHECK1:       for.end:
// CHECK1-NEXT:    br label [[FOR_INC23:%.*]]
// CHECK1:       for.inc23:
// CHECK1-NEXT:    [[TMP13:%.*]] = load i32, ptr [[DOTPERMUTED_2_IV_L]], align 4
// CHECK1-NEXT:    [[INC24:%.*]] = add nsw i32 [[TMP13]], 1
// CHECK1-NEXT:    store i32 [[INC24]], ptr [[DOTPERMUTED_2_IV_L]], align 4
// CHECK1-NEXT:    br label [[FOR_COND12]], !llvm.loop [[LOOP10:![0-9]+]]
// CHECK1:       for.end25:
// CHECK1-NEXT:    br label [[FOR_INC26:%.*]]
// CHECK1:       for.inc26:
// CHECK1-NEXT:    [[TMP14:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_K]], align 4
// CHECK1-NEXT:    [[INC27:%.*]] = add nsw i32 [[TMP14]], 1
// CHECK1-NEXT:    store i32 [[INC27]], ptr [[DOTPERMUTED_1_IV_K]], align 4
// CHECK1-NEXT:    br label [[FOR_COND6]], !llvm.loop [[LOOP11:![0-9]+]]
// CHECK1:       for.end28:
// CHECK1-NEXT:    br label [[FOR_INC29:%.*]]
// CHECK1:       for.inc29:
// CHECK1-NEXT:    [[TMP15:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    [[INC30:%.*]] = add nsw i32 [[TMP15]], 1
// CHECK1-NEXT:    store i32 [[INC30]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK1-NEXT:    br label [[FOR_COND]], !llvm.loop [[LOOP12:![0-9]+]]
// CHECK1:       for.end31:
// CHECK1-NEXT:    ret void
//
//
// CHECK1-LABEL: define {{[^@]+}}@tfoo8
// CHECK1-SAME: () #[[ATTR0]] {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    call void @_Z4foo8ILi32EEviii(i32 noundef 0, i32 noundef 42, i32 noundef 1)
// CHECK1-NEXT:    call void @_Z4foo8ILi64EEviii(i32 noundef 0, i32 noundef 42, i32 noundef 3)
// CHECK1-NEXT:    ret void
//
//
// CHECK1-LABEL: define {{[^@]+}}@_Z4foo8ILi32EEviii
// CHECK1-SAME: (i32 noundef [[START:%.*]], i32 noundef [[END:%.*]], i32 noundef [[STEP:%.*]]) #[[ATTR0]] comdat {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    [[START_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[END_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[STEP_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_IV:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[TMP:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[_TMP1:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[_TMP2:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[_TMP3:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_5:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTNEW_STEP:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_8:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_10:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTNEW_STEP12:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[K:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_15:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_17:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTNEW_STEP19:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_21:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_25:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_28:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_30:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_36:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTFLOOR_0_IV_K:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTTILE_0_IV_K:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_LB:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[DOTOMP_UB:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[I72:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[J74:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTFLOOR_0_IV_K76:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTTILE_0_IV_K78:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB2]])
// CHECK1-NEXT:    store i32 [[START]], ptr [[START_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[END]], ptr [[END_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[STEP]], ptr [[STEP_ADDR]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON]], ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    [[TMP1:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP1]], ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON6:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON6]], ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK1-NEXT:    [[TMP2:%.*]] = load i32, ptr [[END_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP2]], ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON7:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON7]], ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[TMP3:%.*]] = load i32, ptr [[STEP_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP3]], ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON9:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON9]], ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[TMP4:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP4]], ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON11:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON11]], ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP5:%.*]] = load i32, ptr [[END_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP5]], ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON13:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON13]], ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[TMP6:%.*]] = load i32, ptr [[STEP_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP6]], ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON14:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON14]], ptr [[K]], align 4
// CHECK1-NEXT:    [[TMP7:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP7]], ptr [[K]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON16:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON16]], ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK1-NEXT:    [[TMP8:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP8]], ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON18:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON18]], ptr [[DOTCAPTURE_EXPR_17]], align 4
// CHECK1-NEXT:    [[TMP9:%.*]] = load i32, ptr [[END_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP9]], ptr [[DOTCAPTURE_EXPR_17]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON20:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON20]], ptr [[DOTNEW_STEP19]], align 4
// CHECK1-NEXT:    [[TMP10:%.*]] = load i32, ptr [[STEP_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP10]], ptr [[DOTNEW_STEP19]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON22:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON22]], ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK1-NEXT:    [[TMP11:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_17]], align 4
// CHECK1-NEXT:    [[TMP12:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK1-NEXT:    [[SUB:%.*]] = sub i32 [[TMP11]], [[TMP12]]
// CHECK1-NEXT:    [[SUB23:%.*]] = sub i32 [[SUB]], 1
// CHECK1-NEXT:    [[TMP13:%.*]] = load i32, ptr [[DOTNEW_STEP19]], align 4
// CHECK1-NEXT:    [[ADD:%.*]] = add i32 [[SUB23]], [[TMP13]]
// CHECK1-NEXT:    [[TMP14:%.*]] = load i32, ptr [[DOTNEW_STEP19]], align 4
// CHECK1-NEXT:    [[DIV:%.*]] = udiv i32 [[ADD]], [[TMP14]]
// CHECK1-NEXT:    [[SUB24:%.*]] = sub i32 [[DIV]], 1
// CHECK1-NEXT:    store i32 [[SUB24]], ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON26:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON26]], ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[TMP15:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK1-NEXT:    [[ADD27:%.*]] = add i32 [[TMP15]], 1
// CHECK1-NEXT:    store i32 [[ADD27]], ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON29:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON29]], ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[TMP16:%.*]] = load i32, ptr [[_TMP2]], align 4, !freeze_bits [[META13:![0-9]+]]
// CHECK1-NEXT:    store i32 [[TMP16]], ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON31:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON31]], ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP17:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK1-NEXT:    [[ADD32:%.*]] = add i32 [[TMP17]], 1
// CHECK1-NEXT:    [[TMP18:%.*]] = load i32, ptr [[_TMP2]], align 4, !freeze_bits [[META13]]
// CHECK1-NEXT:    [[ADD33:%.*]] = add i32 [[TMP18]], 32
// CHECK1-NEXT:    [[CMP:%.*]] = icmp ult i32 [[ADD32]], [[ADD33]]
// CHECK1-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
// CHECK1:       cond.true:
// CHECK1-NEXT:    [[TMP19:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK1-NEXT:    [[ADD34:%.*]] = add i32 [[TMP19]], 1
// CHECK1-NEXT:    br label [[COND_END:%.*]]
// CHECK1:       cond.false:
// CHECK1-NEXT:    [[TMP20:%.*]] = load i32, ptr [[_TMP2]], align 4, !freeze_bits [[META13]]
// CHECK1-NEXT:    [[ADD35:%.*]] = add i32 [[TMP20]], 32
// CHECK1-NEXT:    br label [[COND_END]]
// CHECK1:       cond.end:
// CHECK1-NEXT:    [[COND:%.*]] = phi i32 [ [[ADD34]], [[COND_TRUE]] ], [ [[ADD35]], [[COND_FALSE]] ]
// CHECK1-NEXT:    store i32 [[COND]], ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON37:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON37]], ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK1-NEXT:    [[TMP21:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK1-NEXT:    [[TMP22:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    [[SUB38:%.*]] = sub i32 [[TMP21]], [[TMP22]]
// CHECK1-NEXT:    [[SUB39:%.*]] = sub i32 [[SUB38]], 1
// CHECK1-NEXT:    [[TMP23:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[ADD40:%.*]] = add i32 [[SUB39]], [[TMP23]]
// CHECK1-NEXT:    [[TMP24:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[DIV41:%.*]] = udiv i32 [[ADD40]], [[TMP24]]
// CHECK1-NEXT:    [[CONV:%.*]] = zext i32 [[DIV41]] to i64
// CHECK1-NEXT:    [[TMP25:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP26:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB42:%.*]] = sub i32 [[TMP25]], [[TMP26]]
// CHECK1-NEXT:    [[SUB43:%.*]] = sub i32 [[SUB42]], 1
// CHECK1-NEXT:    [[TMP27:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD44:%.*]] = add i32 [[SUB43]], [[TMP27]]
// CHECK1-NEXT:    [[TMP28:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV45:%.*]] = udiv i32 [[ADD44]], [[TMP28]]
// CHECK1-NEXT:    [[CONV46:%.*]] = zext i32 [[DIV45]] to i64
// CHECK1-NEXT:    [[MUL:%.*]] = mul nsw i64 [[CONV]], [[CONV46]]
// CHECK1-NEXT:    [[TMP29:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB47:%.*]] = sub i32 [[TMP29]], -31
// CHECK1-NEXT:    [[DIV48:%.*]] = udiv i32 [[SUB47]], 32
// CHECK1-NEXT:    [[CONV49:%.*]] = zext i32 [[DIV48]] to i64
// CHECK1-NEXT:    [[MUL50:%.*]] = mul nsw i64 [[MUL]], [[CONV49]]
// CHECK1-NEXT:    [[TMP30:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP31:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB51:%.*]] = sub i32 [[TMP30]], [[TMP31]]
// CHECK1-NEXT:    [[SUB52:%.*]] = sub i32 [[SUB51]], 1
// CHECK1-NEXT:    [[ADD53:%.*]] = add i32 [[SUB52]], 1
// CHECK1-NEXT:    [[DIV54:%.*]] = udiv i32 [[ADD53]], 1
// CHECK1-NEXT:    [[CONV55:%.*]] = zext i32 [[DIV54]] to i64
// CHECK1-NEXT:    [[MUL56:%.*]] = mul nsw i64 [[MUL50]], [[CONV55]]
// CHECK1-NEXT:    [[SUB57:%.*]] = sub nsw i64 [[MUL56]], 1
// CHECK1-NEXT:    store i64 [[SUB57]], ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON58:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON58]], ptr [[I]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON59:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON59]], ptr [[J]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON60:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON60]], ptr [[DOTFLOOR_0_IV_K]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON61:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON61]], ptr [[DOTTILE_0_IV_K]], align 4
// CHECK1-NEXT:    [[TMP32:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    store i32 [[TMP32]], ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP33:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    store i32 [[TMP33]], ptr [[J]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTFLOOR_0_IV_K]], align 4
// CHECK1-NEXT:    [[TMP34:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    store i32 [[TMP34]], ptr [[DOTTILE_0_IV_K]], align 4
// CHECK1-NEXT:    [[TMP35:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    [[TMP36:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK1-NEXT:    [[CMP62:%.*]] = icmp slt i32 [[TMP35]], [[TMP36]]
// CHECK1-NEXT:    br i1 [[CMP62]], label [[LAND_LHS_TRUE:%.*]], label [[OMP_PRECOND_END:%.*]]
// CHECK1:       land.lhs.true:
// CHECK1-NEXT:    [[TMP37:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[TMP38:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[CMP63:%.*]] = icmp slt i32 [[TMP37]], [[TMP38]]
// CHECK1-NEXT:    br i1 [[CMP63]], label [[LAND_LHS_TRUE64:%.*]], label [[OMP_PRECOND_END]]
// CHECK1:       land.lhs.true64:
// CHECK1-NEXT:    [[TMP39:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[CMP65:%.*]] = icmp ult i32 0, [[TMP39]]
// CHECK1-NEXT:    br i1 [[CMP65]], label [[LAND_LHS_TRUE66:%.*]], label [[OMP_PRECOND_END]]
// CHECK1:       land.lhs.true66:
// CHECK1-NEXT:    [[TMP40:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[TMP41:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[CMP67:%.*]] = icmp ult i32 [[TMP40]], [[TMP41]]
// CHECK1-NEXT:    br i1 [[CMP67]], label [[OMP_PRECOND_THEN:%.*]], label [[OMP_PRECOND_END]]
// CHECK1:       omp.precond.then:
// CHECK1-NEXT:    [[FREEZE_POISON68:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON68]], ptr [[DOTOMP_LB]], align 8
// CHECK1-NEXT:    store i64 0, ptr [[DOTOMP_LB]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON69:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON69]], ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[TMP42:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK1-NEXT:    store i64 [[TMP42]], ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON70:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON70]], ptr [[DOTOMP_STRIDE]], align 8
// CHECK1-NEXT:    store i64 1, ptr [[DOTOMP_STRIDE]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON71:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON71]], ptr [[DOTOMP_IS_LAST]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTOMP_IS_LAST]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON73:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON73]], ptr [[I72]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON75:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON75]], ptr [[J74]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON77:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON77]], ptr [[DOTFLOOR_0_IV_K76]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON79:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON79]], ptr [[DOTTILE_0_IV_K78]], align 4
// CHECK1-NEXT:    call void @__kmpc_for_static_init_8(ptr @[[GLOB1]], i32 [[TMP0]], i32 34, ptr [[DOTOMP_IS_LAST]], ptr [[DOTOMP_LB]], ptr [[DOTOMP_UB]], ptr [[DOTOMP_STRIDE]], i64 1, i64 1)
// CHECK1-NEXT:    [[TMP43:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[TMP44:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK1-NEXT:    [[CMP80:%.*]] = icmp sgt i64 [[TMP43]], [[TMP44]]
// CHECK1-NEXT:    br i1 [[CMP80]], label [[COND_TRUE81:%.*]], label [[COND_FALSE82:%.*]]
// CHECK1:       cond.true81:
// CHECK1-NEXT:    [[TMP45:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK1-NEXT:    br label [[COND_END83:%.*]]
// CHECK1:       cond.false82:
// CHECK1-NEXT:    [[TMP46:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    br label [[COND_END83]]
// CHECK1:       cond.end83:
// CHECK1-NEXT:    [[COND84:%.*]] = phi i64 [ [[TMP45]], [[COND_TRUE81]] ], [ [[TMP46]], [[COND_FALSE82]] ]
// CHECK1-NEXT:    store i64 [[COND84]], ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[TMP47:%.*]] = load i64, ptr [[DOTOMP_LB]], align 8
// CHECK1-NEXT:    store i64 [[TMP47]], ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK1:       omp.inner.for.cond:
// CHECK1-NEXT:    [[TMP48:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP49:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[CMP85:%.*]] = icmp sle i64 [[TMP48]], [[TMP49]]
// CHECK1-NEXT:    br i1 [[CMP85]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK1:       omp.inner.for.body:
// CHECK1-NEXT:    [[TMP50:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    [[CONV86:%.*]] = sext i32 [[TMP50]] to i64
// CHECK1-NEXT:    [[TMP51:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP52:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP53:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB87:%.*]] = sub i32 [[TMP52]], [[TMP53]]
// CHECK1-NEXT:    [[SUB88:%.*]] = sub i32 [[SUB87]], 1
// CHECK1-NEXT:    [[TMP54:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD89:%.*]] = add i32 [[SUB88]], [[TMP54]]
// CHECK1-NEXT:    [[TMP55:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV90:%.*]] = udiv i32 [[ADD89]], [[TMP55]]
// CHECK1-NEXT:    [[MUL91:%.*]] = mul i32 1, [[DIV90]]
// CHECK1-NEXT:    [[TMP56:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB92:%.*]] = sub i32 [[TMP56]], -31
// CHECK1-NEXT:    [[DIV93:%.*]] = udiv i32 [[SUB92]], 32
// CHECK1-NEXT:    [[MUL94:%.*]] = mul i32 [[MUL91]], [[DIV93]]
// CHECK1-NEXT:    [[TMP57:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP58:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB95:%.*]] = sub i32 [[TMP57]], [[TMP58]]
// CHECK1-NEXT:    [[SUB96:%.*]] = sub i32 [[SUB95]], 1
// CHECK1-NEXT:    [[ADD97:%.*]] = add i32 [[SUB96]], 1
// CHECK1-NEXT:    [[DIV98:%.*]] = udiv i32 [[ADD97]], 1
// CHECK1-NEXT:    [[MUL99:%.*]] = mul i32 [[MUL94]], [[DIV98]]
// CHECK1-NEXT:    [[CONV100:%.*]] = zext i32 [[MUL99]] to i64
// CHECK1-NEXT:    [[DIV101:%.*]] = sdiv i64 [[TMP51]], [[CONV100]]
// CHECK1-NEXT:    [[TMP59:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[CONV102:%.*]] = sext i32 [[TMP59]] to i64
// CHECK1-NEXT:    [[MUL103:%.*]] = mul nsw i64 [[DIV101]], [[CONV102]]
// CHECK1-NEXT:    [[ADD104:%.*]] = add nsw i64 [[CONV86]], [[MUL103]]
// CHECK1-NEXT:    [[CONV105:%.*]] = trunc i64 [[ADD104]] to i32
// CHECK1-NEXT:    store i32 [[CONV105]], ptr [[I72]], align 4
// CHECK1-NEXT:    [[TMP60:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[CONV106:%.*]] = sext i32 [[TMP60]] to i64
// CHECK1-NEXT:    [[TMP61:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP62:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP63:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP64:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB107:%.*]] = sub i32 [[TMP63]], [[TMP64]]
// CHECK1-NEXT:    [[SUB108:%.*]] = sub i32 [[SUB107]], 1
// CHECK1-NEXT:    [[TMP65:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD109:%.*]] = add i32 [[SUB108]], [[TMP65]]
// CHECK1-NEXT:    [[TMP66:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV110:%.*]] = udiv i32 [[ADD109]], [[TMP66]]
// CHECK1-NEXT:    [[MUL111:%.*]] = mul i32 1, [[DIV110]]
// CHECK1-NEXT:    [[TMP67:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB112:%.*]] = sub i32 [[TMP67]], -31
// CHECK1-NEXT:    [[DIV113:%.*]] = udiv i32 [[SUB112]], 32
// CHECK1-NEXT:    [[MUL114:%.*]] = mul i32 [[MUL111]], [[DIV113]]
// CHECK1-NEXT:    [[TMP68:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP69:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB115:%.*]] = sub i32 [[TMP68]], [[TMP69]]
// CHECK1-NEXT:    [[SUB116:%.*]] = sub i32 [[SUB115]], 1
// CHECK1-NEXT:    [[ADD117:%.*]] = add i32 [[SUB116]], 1
// CHECK1-NEXT:    [[DIV118:%.*]] = udiv i32 [[ADD117]], 1
// CHECK1-NEXT:    [[MUL119:%.*]] = mul i32 [[MUL114]], [[DIV118]]
// CHECK1-NEXT:    [[CONV120:%.*]] = zext i32 [[MUL119]] to i64
// CHECK1-NEXT:    [[DIV121:%.*]] = sdiv i64 [[TMP62]], [[CONV120]]
// CHECK1-NEXT:    [[TMP70:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP71:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB122:%.*]] = sub i32 [[TMP70]], [[TMP71]]
// CHECK1-NEXT:    [[SUB123:%.*]] = sub i32 [[SUB122]], 1
// CHECK1-NEXT:    [[TMP72:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD124:%.*]] = add i32 [[SUB123]], [[TMP72]]
// CHECK1-NEXT:    [[TMP73:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV125:%.*]] = udiv i32 [[ADD124]], [[TMP73]]
// CHECK1-NEXT:    [[MUL126:%.*]] = mul i32 1, [[DIV125]]
// CHECK1-NEXT:    [[TMP74:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB127:%.*]] = sub i32 [[TMP74]], -31
// CHECK1-NEXT:    [[DIV128:%.*]] = udiv i32 [[SUB127]], 32
// CHECK1-NEXT:    [[MUL129:%.*]] = mul i32 [[MUL126]], [[DIV128]]
// CHECK1-NEXT:    [[TMP75:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP76:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB130:%.*]] = sub i32 [[TMP75]], [[TMP76]]
// CHECK1-NEXT:    [[SUB131:%.*]] = sub i32 [[SUB130]], 1
// CHECK1-NEXT:    [[ADD132:%.*]] = add i32 [[SUB131]], 1
// CHECK1-NEXT:    [[DIV133:%.*]] = udiv i32 [[ADD132]], 1
// CHECK1-NEXT:    [[MUL134:%.*]] = mul i32 [[MUL129]], [[DIV133]]
// CHECK1-NEXT:    [[CONV135:%.*]] = zext i32 [[MUL134]] to i64
// CHECK1-NEXT:    [[MUL136:%.*]] = mul nsw i64 [[DIV121]], [[CONV135]]
// CHECK1-NEXT:    [[SUB137:%.*]] = sub nsw i64 [[TMP61]], [[MUL136]]
// CHECK1-NEXT:    [[TMP77:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB138:%.*]] = sub i32 [[TMP77]], -31
// CHECK1-NEXT:    [[DIV139:%.*]] = udiv i32 [[SUB138]], 32
// CHECK1-NEXT:    [[MUL140:%.*]] = mul i32 1, [[DIV139]]
// CHECK1-NEXT:    [[TMP78:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP79:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB141:%.*]] = sub i32 [[TMP78]], [[TMP79]]
// CHECK1-NEXT:    [[SUB142:%.*]] = sub i32 [[SUB141]], 1
// CHECK1-NEXT:    [[ADD143:%.*]] = add i32 [[SUB142]], 1
// CHECK1-NEXT:    [[DIV144:%.*]] = udiv i32 [[ADD143]], 1
// CHECK1-NEXT:    [[MUL145:%.*]] = mul i32 [[MUL140]], [[DIV144]]
// CHECK1-NEXT:    [[CONV146:%.*]] = zext i32 [[MUL145]] to i64
// CHECK1-NEXT:    [[DIV147:%.*]] = sdiv i64 [[SUB137]], [[CONV146]]
// CHECK1-NEXT:    [[TMP80:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[CONV148:%.*]] = sext i32 [[TMP80]] to i64
// CHECK1-NEXT:    [[MUL149:%.*]] = mul nsw i64 [[DIV147]], [[CONV148]]
// CHECK1-NEXT:    [[ADD150:%.*]] = add nsw i64 [[CONV106]], [[MUL149]]
// CHECK1-NEXT:    [[CONV151:%.*]] = trunc i64 [[ADD150]] to i32
// CHECK1-NEXT:    store i32 [[CONV151]], ptr [[J74]], align 4
// CHECK1-NEXT:    [[TMP81:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP82:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP83:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP84:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB152:%.*]] = sub i32 [[TMP83]], [[TMP84]]
// CHECK1-NEXT:    [[SUB153:%.*]] = sub i32 [[SUB152]], 1
// CHECK1-NEXT:    [[TMP85:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD154:%.*]] = add i32 [[SUB153]], [[TMP85]]
// CHECK1-NEXT:    [[TMP86:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV155:%.*]] = udiv i32 [[ADD154]], [[TMP86]]
// CHECK1-NEXT:    [[MUL156:%.*]] = mul i32 1, [[DIV155]]
// CHECK1-NEXT:    [[TMP87:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB157:%.*]] = sub i32 [[TMP87]], -31
// CHECK1-NEXT:    [[DIV158:%.*]] = udiv i32 [[SUB157]], 32
// CHECK1-NEXT:    [[MUL159:%.*]] = mul i32 [[MUL156]], [[DIV158]]
// CHECK1-NEXT:    [[TMP88:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP89:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB160:%.*]] = sub i32 [[TMP88]], [[TMP89]]
// CHECK1-NEXT:    [[SUB161:%.*]] = sub i32 [[SUB160]], 1
// CHECK1-NEXT:    [[ADD162:%.*]] = add i32 [[SUB161]], 1
// CHECK1-NEXT:    [[DIV163:%.*]] = udiv i32 [[ADD162]], 1
// CHECK1-NEXT:    [[MUL164:%.*]] = mul i32 [[MUL159]], [[DIV163]]
// CHECK1-NEXT:    [[CONV165:%.*]] = zext i32 [[MUL164]] to i64
// CHECK1-NEXT:    [[DIV166:%.*]] = sdiv i64 [[TMP82]], [[CONV165]]
// CHECK1-NEXT:    [[TMP90:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP91:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB167:%.*]] = sub i32 [[TMP90]], [[TMP91]]
// CHECK1-NEXT:    [[SUB168:%.*]] = sub i32 [[SUB167]], 1
// CHECK1-NEXT:    [[TMP92:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD169:%.*]] = add i32 [[SUB168]], [[TMP92]]
// CHECK1-NEXT:    [[TMP93:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV170:%.*]] = udiv i32 [[ADD169]], [[TMP93]]
// CHECK1-NEXT:    [[MUL171:%.*]] = mul i32 1, [[DIV170]]
// CHECK1-NEXT:    [[TMP94:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB172:%.*]] = sub i32 [[TMP94]], -31
// CHECK1-NEXT:    [[DIV173:%.*]] = udiv i32 [[SUB172]], 32
// CHECK1-NEXT:    [[MUL174:%.*]] = mul i32 [[MUL171]], [[DIV173]]
// CHECK1-NEXT:    [[TMP95:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP96:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB175:%.*]] = sub i32 [[TMP95]], [[TMP96]]
// CHECK1-NEXT:    [[SUB176:%.*]] = sub i32 [[SUB175]], 1
// CHECK1-NEXT:    [[ADD177:%.*]] = add i32 [[SUB176]], 1
// CHECK1-NEXT:    [[DIV178:%.*]] = udiv i32 [[ADD177]], 1
// CHECK1-NEXT:    [[MUL179:%.*]] = mul i32 [[MUL174]], [[DIV178]]
// CHECK1-NEXT:    [[CONV180:%.*]] = zext i32 [[MUL179]] to i64
// CHECK1-NEXT:    [[MUL181:%.*]] = mul nsw i64 [[DIV166]], [[CONV180]]
// CHECK1-NEXT:    [[SUB182:%.*]] = sub nsw i64 [[TMP81]], [[MUL181]]
// CHECK1-NEXT:    [[TMP97:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP98:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP99:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP100:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB183:%.*]] = sub i32 [[TMP99]], [[TMP100]]
// CHECK1-NEXT:    [[SUB184:%.*]] = sub i32 [[SUB183]], 1
// CHECK1-NEXT:    [[TMP101:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD185:%.*]] = add i32 [[SUB184]], [[TMP101]]
// CHECK1-NEXT:    [[TMP102:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV186:%.*]] = udiv i32 [[ADD185]], [[TMP102]]
// CHECK1-NEXT:    [[MUL187:%.*]] = mul i32 1, [[DIV186]]
// CHECK1-NEXT:    [[TMP103:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB188:%.*]] = sub i32 [[TMP103]], -31
// CHECK1-NEXT:    [[DIV189:%.*]] = udiv i32 [[SUB188]], 32
// CHECK1-NEXT:    [[MUL190:%.*]] = mul i32 [[MUL187]], [[DIV189]]
// CHECK1-NEXT:    [[TMP104:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP105:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB191:%.*]] = sub i32 [[TMP104]], [[TMP105]]
// CHECK1-NEXT:    [[SUB192:%.*]] = sub i32 [[SUB191]], 1
// CHECK1-NEXT:    [[ADD193:%.*]] = add i32 [[SUB192]], 1
// CHECK1-NEXT:    [[DIV194:%.*]] = udiv i32 [[ADD193]], 1
// CHECK1-NEXT:    [[MUL195:%.*]] = mul i32 [[MUL190]], [[DIV194]]
// CHECK1-NEXT:    [[CONV196:%.*]] = zext i32 [[MUL195]] to i64
// CHECK1-NEXT:    [[DIV197:%.*]] = sdiv i64 [[TMP98]], [[CONV196]]
// CHECK1-NEXT:    [[TMP106:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP107:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB198:%.*]] = sub i32 [[TMP106]], [[TMP107]]
// CHECK1-NEXT:    [[SUB199:%.*]] = sub i32 [[SUB198]], 1
// CHECK1-NEXT:    [[TMP108:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD200:%.*]] = add i32 [[SUB199]], [[TMP108]]
// CHECK1-NEXT:    [[TMP109:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV201:%.*]] = udiv i32 [[ADD200]], [[TMP109]]
// CHECK1-NEXT:    [[MUL202:%.*]] = mul i32 1, [[DIV201]]
// CHECK1-NEXT:    [[TMP110:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB203:%.*]] = sub i32 [[TMP110]], -31
// CHECK1-NEXT:    [[DIV204:%.*]] = udiv i32 [[SUB203]], 32
// CHECK1-NEXT:    [[MUL205:%.*]] = mul i32 [[MUL202]], [[DIV204]]
// CHECK1-NEXT:    [[TMP111:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP112:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB206:%.*]] = sub i32 [[TMP111]], [[TMP112]]
// CHECK1-NEXT:    [[SUB207:%.*]] = sub i32 [[SUB206]], 1
// CHECK1-NEXT:    [[ADD208:%.*]] = add i32 [[SUB207]], 1
// CHECK1-NEXT:    [[DIV209:%.*]] = udiv i32 [[ADD208]], 1
// CHECK1-NEXT:    [[MUL210:%.*]] = mul i32 [[MUL205]], [[DIV209]]
// CHECK1-NEXT:    [[CONV211:%.*]] = zext i32 [[MUL210]] to i64
// CHECK1-NEXT:    [[MUL212:%.*]] = mul nsw i64 [[DIV197]], [[CONV211]]
// CHECK1-NEXT:    [[SUB213:%.*]] = sub nsw i64 [[TMP97]], [[MUL212]]
// CHECK1-NEXT:    [[TMP113:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB214:%.*]] = sub i32 [[TMP113]], -31
// CHECK1-NEXT:    [[DIV215:%.*]] = udiv i32 [[SUB214]], 32
// CHECK1-NEXT:    [[MUL216:%.*]] = mul i32 1, [[DIV215]]
// CHECK1-NEXT:    [[TMP114:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP115:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB217:%.*]] = sub i32 [[TMP114]], [[TMP115]]
// CHECK1-NEXT:    [[SUB218:%.*]] = sub i32 [[SUB217]], 1
// CHECK1-NEXT:    [[ADD219:%.*]] = add i32 [[SUB218]], 1
// CHECK1-NEXT:    [[DIV220:%.*]] = udiv i32 [[ADD219]], 1
// CHECK1-NEXT:    [[MUL221:%.*]] = mul i32 [[MUL216]], [[DIV220]]
// CHECK1-NEXT:    [[CONV222:%.*]] = zext i32 [[MUL221]] to i64
// CHECK1-NEXT:    [[DIV223:%.*]] = sdiv i64 [[SUB213]], [[CONV222]]
// CHECK1-NEXT:    [[TMP116:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB224:%.*]] = sub i32 [[TMP116]], -31
// CHECK1-NEXT:    [[DIV225:%.*]] = udiv i32 [[SUB224]], 32
// CHECK1-NEXT:    [[MUL226:%.*]] = mul i32 1, [[DIV225]]
// CHECK1-NEXT:    [[TMP117:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP118:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB227:%.*]] = sub i32 [[TMP117]], [[TMP118]]
// CHECK1-NEXT:    [[SUB228:%.*]] = sub i32 [[SUB227]], 1
// CHECK1-NEXT:    [[ADD229:%.*]] = add i32 [[SUB228]], 1
// CHECK1-NEXT:    [[DIV230:%.*]] = udiv i32 [[ADD229]], 1
// CHECK1-NEXT:    [[MUL231:%.*]] = mul i32 [[MUL226]], [[DIV230]]
// CHECK1-NEXT:    [[CONV232:%.*]] = zext i32 [[MUL231]] to i64
// CHECK1-NEXT:    [[MUL233:%.*]] = mul nsw i64 [[DIV223]], [[CONV232]]
// CHECK1-NEXT:    [[SUB234:%.*]] = sub nsw i64 [[SUB182]], [[MUL233]]
// CHECK1-NEXT:    [[TMP119:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP120:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB235:%.*]] = sub i32 [[TMP119]], [[TMP120]]
// CHECK1-NEXT:    [[SUB236:%.*]] = sub i32 [[SUB235]], 1
// CHECK1-NEXT:    [[ADD237:%.*]] = add i32 [[SUB236]], 1
// CHECK1-NEXT:    [[DIV238:%.*]] = udiv i32 [[ADD237]], 1
// CHECK1-NEXT:    [[MUL239:%.*]] = mul i32 1, [[DIV238]]
// CHECK1-NEXT:    [[CONV240:%.*]] = zext i32 [[MUL239]] to i64
// CHECK1-NEXT:    [[DIV241:%.*]] = sdiv i64 [[SUB234]], [[CONV240]]
// CHECK1-NEXT:    [[MUL242:%.*]] = mul nsw i64 [[DIV241]], 32
// CHECK1-NEXT:    [[ADD243:%.*]] = add nsw i64 0, [[MUL242]]
// CHECK1-NEXT:    [[CONV244:%.*]] = trunc i64 [[ADD243]] to i32
// CHECK1-NEXT:    store i32 [[CONV244]], ptr [[DOTFLOOR_0_IV_K76]], align 4
// CHECK1-NEXT:    [[TMP121:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[CONV245:%.*]] = zext i32 [[TMP121]] to i64
// CHECK1-NEXT:    [[TMP122:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP123:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP124:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP125:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB246:%.*]] = sub i32 [[TMP124]], [[TMP125]]
// CHECK1-NEXT:    [[SUB247:%.*]] = sub i32 [[SUB246]], 1
// CHECK1-NEXT:    [[TMP126:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD248:%.*]] = add i32 [[SUB247]], [[TMP126]]
// CHECK1-NEXT:    [[TMP127:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV249:%.*]] = udiv i32 [[ADD248]], [[TMP127]]
// CHECK1-NEXT:    [[MUL250:%.*]] = mul i32 1, [[DIV249]]
// CHECK1-NEXT:    [[TMP128:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB251:%.*]] = sub i32 [[TMP128]], -31
// CHECK1-NEXT:    [[DIV252:%.*]] = udiv i32 [[SUB251]], 32
// CHECK1-NEXT:    [[MUL253:%.*]] = mul i32 [[MUL250]], [[DIV252]]
// CHECK1-NEXT:    [[TMP129:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP130:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB254:%.*]] = sub i32 [[TMP129]], [[TMP130]]
// CHECK1-NEXT:    [[SUB255:%.*]] = sub i32 [[SUB254]], 1
// CHECK1-NEXT:    [[ADD256:%.*]] = add i32 [[SUB255]], 1
// CHECK1-NEXT:    [[DIV257:%.*]] = udiv i32 [[ADD256]], 1
// CHECK1-NEXT:    [[MUL258:%.*]] = mul i32 [[MUL253]], [[DIV257]]
// CHECK1-NEXT:    [[CONV259:%.*]] = zext i32 [[MUL258]] to i64
// CHECK1-NEXT:    [[DIV260:%.*]] = sdiv i64 [[TMP123]], [[CONV259]]
// CHECK1-NEXT:    [[TMP131:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP132:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB261:%.*]] = sub i32 [[TMP131]], [[TMP132]]
// CHECK1-NEXT:    [[SUB262:%.*]] = sub i32 [[SUB261]], 1
// CHECK1-NEXT:    [[TMP133:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD263:%.*]] = add i32 [[SUB262]], [[TMP133]]
// CHECK1-NEXT:    [[TMP134:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV264:%.*]] = udiv i32 [[ADD263]], [[TMP134]]
// CHECK1-NEXT:    [[MUL265:%.*]] = mul i32 1, [[DIV264]]
// CHECK1-NEXT:    [[TMP135:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB266:%.*]] = sub i32 [[TMP135]], -31
// CHECK1-NEXT:    [[DIV267:%.*]] = udiv i32 [[SUB266]], 32
// CHECK1-NEXT:    [[MUL268:%.*]] = mul i32 [[MUL265]], [[DIV267]]
// CHECK1-NEXT:    [[TMP136:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP137:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB269:%.*]] = sub i32 [[TMP136]], [[TMP137]]
// CHECK1-NEXT:    [[SUB270:%.*]] = sub i32 [[SUB269]], 1
// CHECK1-NEXT:    [[ADD271:%.*]] = add i32 [[SUB270]], 1
// CHECK1-NEXT:    [[DIV272:%.*]] = udiv i32 [[ADD271]], 1
// CHECK1-NEXT:    [[MUL273:%.*]] = mul i32 [[MUL268]], [[DIV272]]
// CHECK1-NEXT:    [[CONV274:%.*]] = zext i32 [[MUL273]] to i64
// CHECK1-NEXT:    [[MUL275:%.*]] = mul nsw i64 [[DIV260]], [[CONV274]]
// CHECK1-NEXT:    [[SUB276:%.*]] = sub nsw i64 [[TMP122]], [[MUL275]]
// CHECK1-NEXT:    [[TMP138:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP139:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP140:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP141:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB277:%.*]] = sub i32 [[TMP140]], [[TMP141]]
// CHECK1-NEXT:    [[SUB278:%.*]] = sub i32 [[SUB277]], 1
// CHECK1-NEXT:    [[TMP142:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD279:%.*]] = add i32 [[SUB278]], [[TMP142]]
// CHECK1-NEXT:    [[TMP143:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV280:%.*]] = udiv i32 [[ADD279]], [[TMP143]]
// CHECK1-NEXT:    [[MUL281:%.*]] = mul i32 1, [[DIV280]]
// CHECK1-NEXT:    [[TMP144:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB282:%.*]] = sub i32 [[TMP144]], -31
// CHECK1-NEXT:    [[DIV283:%.*]] = udiv i32 [[SUB282]], 32
// CHECK1-NEXT:    [[MUL284:%.*]] = mul i32 [[MUL281]], [[DIV283]]
// CHECK1-NEXT:    [[TMP145:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP146:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB285:%.*]] = sub i32 [[TMP145]], [[TMP146]]
// CHECK1-NEXT:    [[SUB286:%.*]] = sub i32 [[SUB285]], 1
// CHECK1-NEXT:    [[ADD287:%.*]] = add i32 [[SUB286]], 1
// CHECK1-NEXT:    [[DIV288:%.*]] = udiv i32 [[ADD287]], 1
// CHECK1-NEXT:    [[MUL289:%.*]] = mul i32 [[MUL284]], [[DIV288]]
// CHECK1-NEXT:    [[CONV290:%.*]] = zext i32 [[MUL289]] to i64
// CHECK1-NEXT:    [[DIV291:%.*]] = sdiv i64 [[TMP139]], [[CONV290]]
// CHECK1-NEXT:    [[TMP147:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP148:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB292:%.*]] = sub i32 [[TMP147]], [[TMP148]]
// CHECK1-NEXT:    [[SUB293:%.*]] = sub i32 [[SUB292]], 1
// CHECK1-NEXT:    [[TMP149:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD294:%.*]] = add i32 [[SUB293]], [[TMP149]]
// CHECK1-NEXT:    [[TMP150:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV295:%.*]] = udiv i32 [[ADD294]], [[TMP150]]
// CHECK1-NEXT:    [[MUL296:%.*]] = mul i32 1, [[DIV295]]
// CHECK1-NEXT:    [[TMP151:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB297:%.*]] = sub i32 [[TMP151]], -31
// CHECK1-NEXT:    [[DIV298:%.*]] = udiv i32 [[SUB297]], 32
// CHECK1-NEXT:    [[MUL299:%.*]] = mul i32 [[MUL296]], [[DIV298]]
// CHECK1-NEXT:    [[TMP152:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP153:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB300:%.*]] = sub i32 [[TMP152]], [[TMP153]]
// CHECK1-NEXT:    [[SUB301:%.*]] = sub i32 [[SUB300]], 1
// CHECK1-NEXT:    [[ADD302:%.*]] = add i32 [[SUB301]], 1
// CHECK1-NEXT:    [[DIV303:%.*]] = udiv i32 [[ADD302]], 1
// CHECK1-NEXT:    [[MUL304:%.*]] = mul i32 [[MUL299]], [[DIV303]]
// CHECK1-NEXT:    [[CONV305:%.*]] = zext i32 [[MUL304]] to i64
// CHECK1-NEXT:    [[MUL306:%.*]] = mul nsw i64 [[DIV291]], [[CONV305]]
// CHECK1-NEXT:    [[SUB307:%.*]] = sub nsw i64 [[TMP138]], [[MUL306]]
// CHECK1-NEXT:    [[TMP154:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB308:%.*]] = sub i32 [[TMP154]], -31
// CHECK1-NEXT:    [[DIV309:%.*]] = udiv i32 [[SUB308]], 32
// CHECK1-NEXT:    [[MUL310:%.*]] = mul i32 1, [[DIV309]]
// CHECK1-NEXT:    [[TMP155:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP156:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB311:%.*]] = sub i32 [[TMP155]], [[TMP156]]
// CHECK1-NEXT:    [[SUB312:%.*]] = sub i32 [[SUB311]], 1
// CHECK1-NEXT:    [[ADD313:%.*]] = add i32 [[SUB312]], 1
// CHECK1-NEXT:    [[DIV314:%.*]] = udiv i32 [[ADD313]], 1
// CHECK1-NEXT:    [[MUL315:%.*]] = mul i32 [[MUL310]], [[DIV314]]
// CHECK1-NEXT:    [[CONV316:%.*]] = zext i32 [[MUL315]] to i64
// CHECK1-NEXT:    [[DIV317:%.*]] = sdiv i64 [[SUB307]], [[CONV316]]
// CHECK1-NEXT:    [[TMP157:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB318:%.*]] = sub i32 [[TMP157]], -31
// CHECK1-NEXT:    [[DIV319:%.*]] = udiv i32 [[SUB318]], 32
// CHECK1-NEXT:    [[MUL320:%.*]] = mul i32 1, [[DIV319]]
// CHECK1-NEXT:    [[TMP158:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP159:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB321:%.*]] = sub i32 [[TMP158]], [[TMP159]]
// CHECK1-NEXT:    [[SUB322:%.*]] = sub i32 [[SUB321]], 1
// CHECK1-NEXT:    [[ADD323:%.*]] = add i32 [[SUB322]], 1
// CHECK1-NEXT:    [[DIV324:%.*]] = udiv i32 [[ADD323]], 1
// CHECK1-NEXT:    [[MUL325:%.*]] = mul i32 [[MUL320]], [[DIV324]]
// CHECK1-NEXT:    [[CONV326:%.*]] = zext i32 [[MUL325]] to i64
// CHECK1-NEXT:    [[MUL327:%.*]] = mul nsw i64 [[DIV317]], [[CONV326]]
// CHECK1-NEXT:    [[SUB328:%.*]] = sub nsw i64 [[SUB276]], [[MUL327]]
// CHECK1-NEXT:    [[TMP160:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP161:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP162:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP163:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB329:%.*]] = sub i32 [[TMP162]], [[TMP163]]
// CHECK1-NEXT:    [[SUB330:%.*]] = sub i32 [[SUB329]], 1
// CHECK1-NEXT:    [[TMP164:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD331:%.*]] = add i32 [[SUB330]], [[TMP164]]
// CHECK1-NEXT:    [[TMP165:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV332:%.*]] = udiv i32 [[ADD331]], [[TMP165]]
// CHECK1-NEXT:    [[MUL333:%.*]] = mul i32 1, [[DIV332]]
// CHECK1-NEXT:    [[TMP166:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB334:%.*]] = sub i32 [[TMP166]], -31
// CHECK1-NEXT:    [[DIV335:%.*]] = udiv i32 [[SUB334]], 32
// CHECK1-NEXT:    [[MUL336:%.*]] = mul i32 [[MUL333]], [[DIV335]]
// CHECK1-NEXT:    [[TMP167:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP168:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB337:%.*]] = sub i32 [[TMP167]], [[TMP168]]
// CHECK1-NEXT:    [[SUB338:%.*]] = sub i32 [[SUB337]], 1
// CHECK1-NEXT:    [[ADD339:%.*]] = add i32 [[SUB338]], 1
// CHECK1-NEXT:    [[DIV340:%.*]] = udiv i32 [[ADD339]], 1
// CHECK1-NEXT:    [[MUL341:%.*]] = mul i32 [[MUL336]], [[DIV340]]
// CHECK1-NEXT:    [[CONV342:%.*]] = zext i32 [[MUL341]] to i64
// CHECK1-NEXT:    [[DIV343:%.*]] = sdiv i64 [[TMP161]], [[CONV342]]
// CHECK1-NEXT:    [[TMP169:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP170:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB344:%.*]] = sub i32 [[TMP169]], [[TMP170]]
// CHECK1-NEXT:    [[SUB345:%.*]] = sub i32 [[SUB344]], 1
// CHECK1-NEXT:    [[TMP171:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD346:%.*]] = add i32 [[SUB345]], [[TMP171]]
// CHECK1-NEXT:    [[TMP172:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV347:%.*]] = udiv i32 [[ADD346]], [[TMP172]]
// CHECK1-NEXT:    [[MUL348:%.*]] = mul i32 1, [[DIV347]]
// CHECK1-NEXT:    [[TMP173:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB349:%.*]] = sub i32 [[TMP173]], -31
// CHECK1-NEXT:    [[DIV350:%.*]] = udiv i32 [[SUB349]], 32
// CHECK1-NEXT:    [[MUL351:%.*]] = mul i32 [[MUL348]], [[DIV350]]
// CHECK1-NEXT:    [[TMP174:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP175:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB352:%.*]] = sub i32 [[TMP174]], [[TMP175]]
// CHECK1-NEXT:    [[SUB353:%.*]] = sub i32 [[SUB352]], 1
// CHECK1-NEXT:    [[ADD354:%.*]] = add i32 [[SUB353]], 1
// CHECK1-NEXT:    [[DIV355:%.*]] = udiv i32 [[ADD354]], 1
// CHECK1-NEXT:    [[MUL356:%.*]] = mul i32 [[MUL351]], [[DIV355]]
// CHECK1-NEXT:    [[CONV357:%.*]] = zext i32 [[MUL356]] to i64
// CHECK1-NEXT:    [[MUL358:%.*]] = mul nsw i64 [[DIV343]], [[CONV357]]
// CHECK1-NEXT:    [[SUB359:%.*]] = sub nsw i64 [[TMP160]], [[MUL358]]
// CHECK1-NEXT:    [[TMP176:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP177:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP178:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP179:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB360:%.*]] = sub i32 [[TMP178]], [[TMP179]]
// CHECK1-NEXT:    [[SUB361:%.*]] = sub i32 [[SUB360]], 1
// CHECK1-NEXT:    [[TMP180:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD362:%.*]] = add i32 [[SUB361]], [[TMP180]]
// CHECK1-NEXT:    [[TMP181:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV363:%.*]] = udiv i32 [[ADD362]], [[TMP181]]
// CHECK1-NEXT:    [[MUL364:%.*]] = mul i32 1, [[DIV363]]
// CHECK1-NEXT:    [[TMP182:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB365:%.*]] = sub i32 [[TMP182]], -31
// CHECK1-NEXT:    [[DIV366:%.*]] = udiv i32 [[SUB365]], 32
// CHECK1-NEXT:    [[MUL367:%.*]] = mul i32 [[MUL364]], [[DIV366]]
// CHECK1-NEXT:    [[TMP183:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP184:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB368:%.*]] = sub i32 [[TMP183]], [[TMP184]]
// CHECK1-NEXT:    [[SUB369:%.*]] = sub i32 [[SUB368]], 1
// CHECK1-NEXT:    [[ADD370:%.*]] = add i32 [[SUB369]], 1
// CHECK1-NEXT:    [[DIV371:%.*]] = udiv i32 [[ADD370]], 1
// CHECK1-NEXT:    [[MUL372:%.*]] = mul i32 [[MUL367]], [[DIV371]]
// CHECK1-NEXT:    [[CONV373:%.*]] = zext i32 [[MUL372]] to i64
// CHECK1-NEXT:    [[DIV374:%.*]] = sdiv i64 [[TMP177]], [[CONV373]]
// CHECK1-NEXT:    [[TMP185:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP186:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB375:%.*]] = sub i32 [[TMP185]], [[TMP186]]
// CHECK1-NEXT:    [[SUB376:%.*]] = sub i32 [[SUB375]], 1
// CHECK1-NEXT:    [[TMP187:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD377:%.*]] = add i32 [[SUB376]], [[TMP187]]
// CHECK1-NEXT:    [[TMP188:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV378:%.*]] = udiv i32 [[ADD377]], [[TMP188]]
// CHECK1-NEXT:    [[MUL379:%.*]] = mul i32 1, [[DIV378]]
// CHECK1-NEXT:    [[TMP189:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB380:%.*]] = sub i32 [[TMP189]], -31
// CHECK1-NEXT:    [[DIV381:%.*]] = udiv i32 [[SUB380]], 32
// CHECK1-NEXT:    [[MUL382:%.*]] = mul i32 [[MUL379]], [[DIV381]]
// CHECK1-NEXT:    [[TMP190:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP191:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB383:%.*]] = sub i32 [[TMP190]], [[TMP191]]
// CHECK1-NEXT:    [[SUB384:%.*]] = sub i32 [[SUB383]], 1
// CHECK1-NEXT:    [[ADD385:%.*]] = add i32 [[SUB384]], 1
// CHECK1-NEXT:    [[DIV386:%.*]] = udiv i32 [[ADD385]], 1
// CHECK1-NEXT:    [[MUL387:%.*]] = mul i32 [[MUL382]], [[DIV386]]
// CHECK1-NEXT:    [[CONV388:%.*]] = zext i32 [[MUL387]] to i64
// CHECK1-NEXT:    [[MUL389:%.*]] = mul nsw i64 [[DIV374]], [[CONV388]]
// CHECK1-NEXT:    [[SUB390:%.*]] = sub nsw i64 [[TMP176]], [[MUL389]]
// CHECK1-NEXT:    [[TMP192:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB391:%.*]] = sub i32 [[TMP192]], -31
// CHECK1-NEXT:    [[DIV392:%.*]] = udiv i32 [[SUB391]], 32
// CHECK1-NEXT:    [[MUL393:%.*]] = mul i32 1, [[DIV392]]
// CHECK1-NEXT:    [[TMP193:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP194:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB394:%.*]] = sub i32 [[TMP193]], [[TMP194]]
// CHECK1-NEXT:    [[SUB395:%.*]] = sub i32 [[SUB394]], 1
// CHECK1-NEXT:    [[ADD396:%.*]] = add i32 [[SUB395]], 1
// CHECK1-NEXT:    [[DIV397:%.*]] = udiv i32 [[ADD396]], 1
// CHECK1-NEXT:    [[MUL398:%.*]] = mul i32 [[MUL393]], [[DIV397]]
// CHECK1-NEXT:    [[CONV399:%.*]] = zext i32 [[MUL398]] to i64
// CHECK1-NEXT:    [[DIV400:%.*]] = sdiv i64 [[SUB390]], [[CONV399]]
// CHECK1-NEXT:    [[TMP195:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB401:%.*]] = sub i32 [[TMP195]], -31
// CHECK1-NEXT:    [[DIV402:%.*]] = udiv i32 [[SUB401]], 32
// CHECK1-NEXT:    [[MUL403:%.*]] = mul i32 1, [[DIV402]]
// CHECK1-NEXT:    [[TMP196:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP197:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB404:%.*]] = sub i32 [[TMP196]], [[TMP197]]
// CHECK1-NEXT:    [[SUB405:%.*]] = sub i32 [[SUB404]], 1
// CHECK1-NEXT:    [[ADD406:%.*]] = add i32 [[SUB405]], 1
// CHECK1-NEXT:    [[DIV407:%.*]] = udiv i32 [[ADD406]], 1
// CHECK1-NEXT:    [[MUL408:%.*]] = mul i32 [[MUL403]], [[DIV407]]
// CHECK1-NEXT:    [[CONV409:%.*]] = zext i32 [[MUL408]] to i64
// CHECK1-NEXT:    [[MUL410:%.*]] = mul nsw i64 [[DIV400]], [[CONV409]]
// CHECK1-NEXT:    [[SUB411:%.*]] = sub nsw i64 [[SUB359]], [[MUL410]]
// CHECK1-NEXT:    [[TMP198:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP199:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB412:%.*]] = sub i32 [[TMP198]], [[TMP199]]
// CHECK1-NEXT:    [[SUB413:%.*]] = sub i32 [[SUB412]], 1
// CHECK1-NEXT:    [[ADD414:%.*]] = add i32 [[SUB413]], 1
// CHECK1-NEXT:    [[DIV415:%.*]] = udiv i32 [[ADD414]], 1
// CHECK1-NEXT:    [[MUL416:%.*]] = mul i32 1, [[DIV415]]
// CHECK1-NEXT:    [[CONV417:%.*]] = zext i32 [[MUL416]] to i64
// CHECK1-NEXT:    [[DIV418:%.*]] = sdiv i64 [[SUB411]], [[CONV417]]
// CHECK1-NEXT:    [[TMP200:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP201:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB419:%.*]] = sub i32 [[TMP200]], [[TMP201]]
// CHECK1-NEXT:    [[SUB420:%.*]] = sub i32 [[SUB419]], 1
// CHECK1-NEXT:    [[ADD421:%.*]] = add i32 [[SUB420]], 1
// CHECK1-NEXT:    [[DIV422:%.*]] = udiv i32 [[ADD421]], 1
// CHECK1-NEXT:    [[MUL423:%.*]] = mul i32 1, [[DIV422]]
// CHECK1-NEXT:    [[CONV424:%.*]] = zext i32 [[MUL423]] to i64
// CHECK1-NEXT:    [[MUL425:%.*]] = mul nsw i64 [[DIV418]], [[CONV424]]
// CHECK1-NEXT:    [[SUB426:%.*]] = sub nsw i64 [[SUB328]], [[MUL425]]
// CHECK1-NEXT:    [[MUL427:%.*]] = mul nsw i64 [[SUB426]], 1
// CHECK1-NEXT:    [[ADD428:%.*]] = add nsw i64 [[CONV245]], [[MUL427]]
// CHECK1-NEXT:    [[CONV429:%.*]] = trunc i64 [[ADD428]] to i32
// CHECK1-NEXT:    store i32 [[CONV429]], ptr [[DOTTILE_0_IV_K78]], align 4
// CHECK1-NEXT:    [[TMP202:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK1-NEXT:    [[TMP203:%.*]] = load i32, ptr [[DOTTILE_0_IV_K78]], align 4
// CHECK1-NEXT:    [[TMP204:%.*]] = load i32, ptr [[DOTNEW_STEP19]], align 4
// CHECK1-NEXT:    [[MUL430:%.*]] = mul i32 [[TMP203]], [[TMP204]]
// CHECK1-NEXT:    [[ADD431:%.*]] = add i32 [[TMP202]], [[MUL430]]
// CHECK1-NEXT:    store i32 [[ADD431]], ptr [[K]], align 4
// CHECK1-NEXT:    [[TMP205:%.*]] = load i32, ptr [[I72]], align 4
// CHECK1-NEXT:    [[TMP206:%.*]] = load i32, ptr [[J74]], align 4
// CHECK1-NEXT:    [[TMP207:%.*]] = load i32, ptr [[K]], align 4
// CHECK1-NEXT:    call void (...) @body(i32 noundef [[TMP205]], i32 noundef [[TMP206]], i32 noundef [[TMP207]])
// CHECK1-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK1:       omp.body.continue:
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK1:       omp.inner.for.inc:
// CHECK1-NEXT:    [[TMP208:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[ADD432:%.*]] = add nsw i64 [[TMP208]], 1
// CHECK1-NEXT:    store i64 [[ADD432]], ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND]]
// CHECK1:       omp.inner.for.end:
// CHECK1-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
// CHECK1:       omp.loop.exit:
// CHECK1-NEXT:    call void @__kmpc_for_static_fini(ptr @[[GLOB1]], i32 [[TMP0]])
// CHECK1-NEXT:    br label [[OMP_PRECOND_END]]
// CHECK1:       omp.precond.end:
// CHECK1-NEXT:    call void @__kmpc_barrier(ptr @[[GLOB3]], i32 [[TMP0]])
// CHECK1-NEXT:    ret void
//
//
// CHECK1-LABEL: define {{[^@]+}}@_Z4foo8ILi64EEviii
// CHECK1-SAME: (i32 noundef [[START:%.*]], i32 noundef [[END:%.*]], i32 noundef [[STEP:%.*]]) #[[ATTR0]] comdat {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    [[START_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[END_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[STEP_ADDR:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_IV:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[TMP:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[_TMP1:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[_TMP2:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[_TMP3:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_5:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTNEW_STEP:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_8:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_10:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTNEW_STEP12:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[K:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_15:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_17:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTNEW_STEP19:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_21:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_25:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_28:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_30:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_36:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTFLOOR_0_IV_K:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTTILE_0_IV_K:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_LB:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[DOTOMP_UB:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[I72:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[J74:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTFLOOR_0_IV_K76:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTTILE_0_IV_K78:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB2]])
// CHECK1-NEXT:    store i32 [[START]], ptr [[START_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[END]], ptr [[END_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[STEP]], ptr [[STEP_ADDR]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON]], ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    [[TMP1:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP1]], ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON6:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON6]], ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK1-NEXT:    [[TMP2:%.*]] = load i32, ptr [[END_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP2]], ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON7:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON7]], ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[TMP3:%.*]] = load i32, ptr [[STEP_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP3]], ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON9:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON9]], ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[TMP4:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP4]], ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON11:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON11]], ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP5:%.*]] = load i32, ptr [[END_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP5]], ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON13:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON13]], ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[TMP6:%.*]] = load i32, ptr [[STEP_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP6]], ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON14:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON14]], ptr [[K]], align 4
// CHECK1-NEXT:    [[TMP7:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP7]], ptr [[K]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON16:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON16]], ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK1-NEXT:    [[TMP8:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP8]], ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON18:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON18]], ptr [[DOTCAPTURE_EXPR_17]], align 4
// CHECK1-NEXT:    [[TMP9:%.*]] = load i32, ptr [[END_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP9]], ptr [[DOTCAPTURE_EXPR_17]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON20:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON20]], ptr [[DOTNEW_STEP19]], align 4
// CHECK1-NEXT:    [[TMP10:%.*]] = load i32, ptr [[STEP_ADDR]], align 4
// CHECK1-NEXT:    store i32 [[TMP10]], ptr [[DOTNEW_STEP19]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON22:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON22]], ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK1-NEXT:    [[TMP11:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_17]], align 4
// CHECK1-NEXT:    [[TMP12:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK1-NEXT:    [[SUB:%.*]] = sub i32 [[TMP11]], [[TMP12]]
// CHECK1-NEXT:    [[SUB23:%.*]] = sub i32 [[SUB]], 1
// CHECK1-NEXT:    [[TMP13:%.*]] = load i32, ptr [[DOTNEW_STEP19]], align 4
// CHECK1-NEXT:    [[ADD:%.*]] = add i32 [[SUB23]], [[TMP13]]
// CHECK1-NEXT:    [[TMP14:%.*]] = load i32, ptr [[DOTNEW_STEP19]], align 4
// CHECK1-NEXT:    [[DIV:%.*]] = udiv i32 [[ADD]], [[TMP14]]
// CHECK1-NEXT:    [[SUB24:%.*]] = sub i32 [[DIV]], 1
// CHECK1-NEXT:    store i32 [[SUB24]], ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON26:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON26]], ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[TMP15:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK1-NEXT:    [[ADD27:%.*]] = add i32 [[TMP15]], 1
// CHECK1-NEXT:    store i32 [[ADD27]], ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON29:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON29]], ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[TMP16:%.*]] = load i32, ptr [[_TMP2]], align 4, !freeze_bits [[META13]]
// CHECK1-NEXT:    store i32 [[TMP16]], ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON31:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON31]], ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP17:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK1-NEXT:    [[ADD32:%.*]] = add i32 [[TMP17]], 1
// CHECK1-NEXT:    [[TMP18:%.*]] = load i32, ptr [[_TMP2]], align 4, !freeze_bits [[META13]]
// CHECK1-NEXT:    [[ADD33:%.*]] = add i32 [[TMP18]], 64
// CHECK1-NEXT:    [[CMP:%.*]] = icmp ult i32 [[ADD32]], [[ADD33]]
// CHECK1-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
// CHECK1:       cond.true:
// CHECK1-NEXT:    [[TMP19:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK1-NEXT:    [[ADD34:%.*]] = add i32 [[TMP19]], 1
// CHECK1-NEXT:    br label [[COND_END:%.*]]
// CHECK1:       cond.false:
// CHECK1-NEXT:    [[TMP20:%.*]] = load i32, ptr [[_TMP2]], align 4, !freeze_bits [[META13]]
// CHECK1-NEXT:    [[ADD35:%.*]] = add i32 [[TMP20]], 64
// CHECK1-NEXT:    br label [[COND_END]]
// CHECK1:       cond.end:
// CHECK1-NEXT:    [[COND:%.*]] = phi i32 [ [[ADD34]], [[COND_TRUE]] ], [ [[ADD35]], [[COND_FALSE]] ]
// CHECK1-NEXT:    store i32 [[COND]], ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON37:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON37]], ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK1-NEXT:    [[TMP21:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK1-NEXT:    [[TMP22:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    [[SUB38:%.*]] = sub i32 [[TMP21]], [[TMP22]]
// CHECK1-NEXT:    [[SUB39:%.*]] = sub i32 [[SUB38]], 1
// CHECK1-NEXT:    [[TMP23:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[ADD40:%.*]] = add i32 [[SUB39]], [[TMP23]]
// CHECK1-NEXT:    [[TMP24:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[DIV41:%.*]] = udiv i32 [[ADD40]], [[TMP24]]
// CHECK1-NEXT:    [[CONV:%.*]] = zext i32 [[DIV41]] to i64
// CHECK1-NEXT:    [[TMP25:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP26:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB42:%.*]] = sub i32 [[TMP25]], [[TMP26]]
// CHECK1-NEXT:    [[SUB43:%.*]] = sub i32 [[SUB42]], 1
// CHECK1-NEXT:    [[TMP27:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD44:%.*]] = add i32 [[SUB43]], [[TMP27]]
// CHECK1-NEXT:    [[TMP28:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV45:%.*]] = udiv i32 [[ADD44]], [[TMP28]]
// CHECK1-NEXT:    [[CONV46:%.*]] = zext i32 [[DIV45]] to i64
// CHECK1-NEXT:    [[MUL:%.*]] = mul nsw i64 [[CONV]], [[CONV46]]
// CHECK1-NEXT:    [[TMP29:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB47:%.*]] = sub i32 [[TMP29]], -63
// CHECK1-NEXT:    [[DIV48:%.*]] = udiv i32 [[SUB47]], 64
// CHECK1-NEXT:    [[CONV49:%.*]] = zext i32 [[DIV48]] to i64
// CHECK1-NEXT:    [[MUL50:%.*]] = mul nsw i64 [[MUL]], [[CONV49]]
// CHECK1-NEXT:    [[TMP30:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP31:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB51:%.*]] = sub i32 [[TMP30]], [[TMP31]]
// CHECK1-NEXT:    [[SUB52:%.*]] = sub i32 [[SUB51]], 1
// CHECK1-NEXT:    [[ADD53:%.*]] = add i32 [[SUB52]], 1
// CHECK1-NEXT:    [[DIV54:%.*]] = udiv i32 [[ADD53]], 1
// CHECK1-NEXT:    [[CONV55:%.*]] = zext i32 [[DIV54]] to i64
// CHECK1-NEXT:    [[MUL56:%.*]] = mul nsw i64 [[MUL50]], [[CONV55]]
// CHECK1-NEXT:    [[SUB57:%.*]] = sub nsw i64 [[MUL56]], 1
// CHECK1-NEXT:    store i64 [[SUB57]], ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON58:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON58]], ptr [[I]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON59:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON59]], ptr [[J]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON60:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON60]], ptr [[DOTFLOOR_0_IV_K]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON61:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON61]], ptr [[DOTTILE_0_IV_K]], align 4
// CHECK1-NEXT:    [[TMP32:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    store i32 [[TMP32]], ptr [[I]], align 4
// CHECK1-NEXT:    [[TMP33:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    store i32 [[TMP33]], ptr [[J]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTFLOOR_0_IV_K]], align 4
// CHECK1-NEXT:    [[TMP34:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    store i32 [[TMP34]], ptr [[DOTTILE_0_IV_K]], align 4
// CHECK1-NEXT:    [[TMP35:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    [[TMP36:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK1-NEXT:    [[CMP62:%.*]] = icmp slt i32 [[TMP35]], [[TMP36]]
// CHECK1-NEXT:    br i1 [[CMP62]], label [[LAND_LHS_TRUE:%.*]], label [[OMP_PRECOND_END:%.*]]
// CHECK1:       land.lhs.true:
// CHECK1-NEXT:    [[TMP37:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[TMP38:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[CMP63:%.*]] = icmp slt i32 [[TMP37]], [[TMP38]]
// CHECK1-NEXT:    br i1 [[CMP63]], label [[LAND_LHS_TRUE64:%.*]], label [[OMP_PRECOND_END]]
// CHECK1:       land.lhs.true64:
// CHECK1-NEXT:    [[TMP39:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[CMP65:%.*]] = icmp ult i32 0, [[TMP39]]
// CHECK1-NEXT:    br i1 [[CMP65]], label [[LAND_LHS_TRUE66:%.*]], label [[OMP_PRECOND_END]]
// CHECK1:       land.lhs.true66:
// CHECK1-NEXT:    [[TMP40:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[TMP41:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[CMP67:%.*]] = icmp ult i32 [[TMP40]], [[TMP41]]
// CHECK1-NEXT:    br i1 [[CMP67]], label [[OMP_PRECOND_THEN:%.*]], label [[OMP_PRECOND_END]]
// CHECK1:       omp.precond.then:
// CHECK1-NEXT:    [[FREEZE_POISON68:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON68]], ptr [[DOTOMP_LB]], align 8
// CHECK1-NEXT:    store i64 0, ptr [[DOTOMP_LB]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON69:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON69]], ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[TMP42:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK1-NEXT:    store i64 [[TMP42]], ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON70:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON70]], ptr [[DOTOMP_STRIDE]], align 8
// CHECK1-NEXT:    store i64 1, ptr [[DOTOMP_STRIDE]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON71:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON71]], ptr [[DOTOMP_IS_LAST]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTOMP_IS_LAST]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON73:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON73]], ptr [[I72]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON75:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON75]], ptr [[J74]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON77:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON77]], ptr [[DOTFLOOR_0_IV_K76]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON79:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON79]], ptr [[DOTTILE_0_IV_K78]], align 4
// CHECK1-NEXT:    call void @__kmpc_for_static_init_8(ptr @[[GLOB1]], i32 [[TMP0]], i32 34, ptr [[DOTOMP_IS_LAST]], ptr [[DOTOMP_LB]], ptr [[DOTOMP_UB]], ptr [[DOTOMP_STRIDE]], i64 1, i64 1)
// CHECK1-NEXT:    [[TMP43:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[TMP44:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK1-NEXT:    [[CMP80:%.*]] = icmp sgt i64 [[TMP43]], [[TMP44]]
// CHECK1-NEXT:    br i1 [[CMP80]], label [[COND_TRUE81:%.*]], label [[COND_FALSE82:%.*]]
// CHECK1:       cond.true81:
// CHECK1-NEXT:    [[TMP45:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK1-NEXT:    br label [[COND_END83:%.*]]
// CHECK1:       cond.false82:
// CHECK1-NEXT:    [[TMP46:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    br label [[COND_END83]]
// CHECK1:       cond.end83:
// CHECK1-NEXT:    [[COND84:%.*]] = phi i64 [ [[TMP45]], [[COND_TRUE81]] ], [ [[TMP46]], [[COND_FALSE82]] ]
// CHECK1-NEXT:    store i64 [[COND84]], ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[TMP47:%.*]] = load i64, ptr [[DOTOMP_LB]], align 8
// CHECK1-NEXT:    store i64 [[TMP47]], ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK1:       omp.inner.for.cond:
// CHECK1-NEXT:    [[TMP48:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP49:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[CMP85:%.*]] = icmp sle i64 [[TMP48]], [[TMP49]]
// CHECK1-NEXT:    br i1 [[CMP85]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK1:       omp.inner.for.body:
// CHECK1-NEXT:    [[TMP50:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK1-NEXT:    [[CONV86:%.*]] = sext i32 [[TMP50]] to i64
// CHECK1-NEXT:    [[TMP51:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP52:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP53:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB87:%.*]] = sub i32 [[TMP52]], [[TMP53]]
// CHECK1-NEXT:    [[SUB88:%.*]] = sub i32 [[SUB87]], 1
// CHECK1-NEXT:    [[TMP54:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD89:%.*]] = add i32 [[SUB88]], [[TMP54]]
// CHECK1-NEXT:    [[TMP55:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV90:%.*]] = udiv i32 [[ADD89]], [[TMP55]]
// CHECK1-NEXT:    [[MUL91:%.*]] = mul i32 1, [[DIV90]]
// CHECK1-NEXT:    [[TMP56:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB92:%.*]] = sub i32 [[TMP56]], -63
// CHECK1-NEXT:    [[DIV93:%.*]] = udiv i32 [[SUB92]], 64
// CHECK1-NEXT:    [[MUL94:%.*]] = mul i32 [[MUL91]], [[DIV93]]
// CHECK1-NEXT:    [[TMP57:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP58:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB95:%.*]] = sub i32 [[TMP57]], [[TMP58]]
// CHECK1-NEXT:    [[SUB96:%.*]] = sub i32 [[SUB95]], 1
// CHECK1-NEXT:    [[ADD97:%.*]] = add i32 [[SUB96]], 1
// CHECK1-NEXT:    [[DIV98:%.*]] = udiv i32 [[ADD97]], 1
// CHECK1-NEXT:    [[MUL99:%.*]] = mul i32 [[MUL94]], [[DIV98]]
// CHECK1-NEXT:    [[CONV100:%.*]] = zext i32 [[MUL99]] to i64
// CHECK1-NEXT:    [[DIV101:%.*]] = sdiv i64 [[TMP51]], [[CONV100]]
// CHECK1-NEXT:    [[TMP59:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK1-NEXT:    [[CONV102:%.*]] = sext i32 [[TMP59]] to i64
// CHECK1-NEXT:    [[MUL103:%.*]] = mul nsw i64 [[DIV101]], [[CONV102]]
// CHECK1-NEXT:    [[ADD104:%.*]] = add nsw i64 [[CONV86]], [[MUL103]]
// CHECK1-NEXT:    [[CONV105:%.*]] = trunc i64 [[ADD104]] to i32
// CHECK1-NEXT:    store i32 [[CONV105]], ptr [[I72]], align 4
// CHECK1-NEXT:    [[TMP60:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[CONV106:%.*]] = sext i32 [[TMP60]] to i64
// CHECK1-NEXT:    [[TMP61:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP62:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP63:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP64:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB107:%.*]] = sub i32 [[TMP63]], [[TMP64]]
// CHECK1-NEXT:    [[SUB108:%.*]] = sub i32 [[SUB107]], 1
// CHECK1-NEXT:    [[TMP65:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD109:%.*]] = add i32 [[SUB108]], [[TMP65]]
// CHECK1-NEXT:    [[TMP66:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV110:%.*]] = udiv i32 [[ADD109]], [[TMP66]]
// CHECK1-NEXT:    [[MUL111:%.*]] = mul i32 1, [[DIV110]]
// CHECK1-NEXT:    [[TMP67:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB112:%.*]] = sub i32 [[TMP67]], -63
// CHECK1-NEXT:    [[DIV113:%.*]] = udiv i32 [[SUB112]], 64
// CHECK1-NEXT:    [[MUL114:%.*]] = mul i32 [[MUL111]], [[DIV113]]
// CHECK1-NEXT:    [[TMP68:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP69:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB115:%.*]] = sub i32 [[TMP68]], [[TMP69]]
// CHECK1-NEXT:    [[SUB116:%.*]] = sub i32 [[SUB115]], 1
// CHECK1-NEXT:    [[ADD117:%.*]] = add i32 [[SUB116]], 1
// CHECK1-NEXT:    [[DIV118:%.*]] = udiv i32 [[ADD117]], 1
// CHECK1-NEXT:    [[MUL119:%.*]] = mul i32 [[MUL114]], [[DIV118]]
// CHECK1-NEXT:    [[CONV120:%.*]] = zext i32 [[MUL119]] to i64
// CHECK1-NEXT:    [[DIV121:%.*]] = sdiv i64 [[TMP62]], [[CONV120]]
// CHECK1-NEXT:    [[TMP70:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP71:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB122:%.*]] = sub i32 [[TMP70]], [[TMP71]]
// CHECK1-NEXT:    [[SUB123:%.*]] = sub i32 [[SUB122]], 1
// CHECK1-NEXT:    [[TMP72:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD124:%.*]] = add i32 [[SUB123]], [[TMP72]]
// CHECK1-NEXT:    [[TMP73:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV125:%.*]] = udiv i32 [[ADD124]], [[TMP73]]
// CHECK1-NEXT:    [[MUL126:%.*]] = mul i32 1, [[DIV125]]
// CHECK1-NEXT:    [[TMP74:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB127:%.*]] = sub i32 [[TMP74]], -63
// CHECK1-NEXT:    [[DIV128:%.*]] = udiv i32 [[SUB127]], 64
// CHECK1-NEXT:    [[MUL129:%.*]] = mul i32 [[MUL126]], [[DIV128]]
// CHECK1-NEXT:    [[TMP75:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP76:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB130:%.*]] = sub i32 [[TMP75]], [[TMP76]]
// CHECK1-NEXT:    [[SUB131:%.*]] = sub i32 [[SUB130]], 1
// CHECK1-NEXT:    [[ADD132:%.*]] = add i32 [[SUB131]], 1
// CHECK1-NEXT:    [[DIV133:%.*]] = udiv i32 [[ADD132]], 1
// CHECK1-NEXT:    [[MUL134:%.*]] = mul i32 [[MUL129]], [[DIV133]]
// CHECK1-NEXT:    [[CONV135:%.*]] = zext i32 [[MUL134]] to i64
// CHECK1-NEXT:    [[MUL136:%.*]] = mul nsw i64 [[DIV121]], [[CONV135]]
// CHECK1-NEXT:    [[SUB137:%.*]] = sub nsw i64 [[TMP61]], [[MUL136]]
// CHECK1-NEXT:    [[TMP77:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB138:%.*]] = sub i32 [[TMP77]], -63
// CHECK1-NEXT:    [[DIV139:%.*]] = udiv i32 [[SUB138]], 64
// CHECK1-NEXT:    [[MUL140:%.*]] = mul i32 1, [[DIV139]]
// CHECK1-NEXT:    [[TMP78:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP79:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB141:%.*]] = sub i32 [[TMP78]], [[TMP79]]
// CHECK1-NEXT:    [[SUB142:%.*]] = sub i32 [[SUB141]], 1
// CHECK1-NEXT:    [[ADD143:%.*]] = add i32 [[SUB142]], 1
// CHECK1-NEXT:    [[DIV144:%.*]] = udiv i32 [[ADD143]], 1
// CHECK1-NEXT:    [[MUL145:%.*]] = mul i32 [[MUL140]], [[DIV144]]
// CHECK1-NEXT:    [[CONV146:%.*]] = zext i32 [[MUL145]] to i64
// CHECK1-NEXT:    [[DIV147:%.*]] = sdiv i64 [[SUB137]], [[CONV146]]
// CHECK1-NEXT:    [[TMP80:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[CONV148:%.*]] = sext i32 [[TMP80]] to i64
// CHECK1-NEXT:    [[MUL149:%.*]] = mul nsw i64 [[DIV147]], [[CONV148]]
// CHECK1-NEXT:    [[ADD150:%.*]] = add nsw i64 [[CONV106]], [[MUL149]]
// CHECK1-NEXT:    [[CONV151:%.*]] = trunc i64 [[ADD150]] to i32
// CHECK1-NEXT:    store i32 [[CONV151]], ptr [[J74]], align 4
// CHECK1-NEXT:    [[TMP81:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP82:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP83:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP84:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB152:%.*]] = sub i32 [[TMP83]], [[TMP84]]
// CHECK1-NEXT:    [[SUB153:%.*]] = sub i32 [[SUB152]], 1
// CHECK1-NEXT:    [[TMP85:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD154:%.*]] = add i32 [[SUB153]], [[TMP85]]
// CHECK1-NEXT:    [[TMP86:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV155:%.*]] = udiv i32 [[ADD154]], [[TMP86]]
// CHECK1-NEXT:    [[MUL156:%.*]] = mul i32 1, [[DIV155]]
// CHECK1-NEXT:    [[TMP87:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB157:%.*]] = sub i32 [[TMP87]], -63
// CHECK1-NEXT:    [[DIV158:%.*]] = udiv i32 [[SUB157]], 64
// CHECK1-NEXT:    [[MUL159:%.*]] = mul i32 [[MUL156]], [[DIV158]]
// CHECK1-NEXT:    [[TMP88:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP89:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB160:%.*]] = sub i32 [[TMP88]], [[TMP89]]
// CHECK1-NEXT:    [[SUB161:%.*]] = sub i32 [[SUB160]], 1
// CHECK1-NEXT:    [[ADD162:%.*]] = add i32 [[SUB161]], 1
// CHECK1-NEXT:    [[DIV163:%.*]] = udiv i32 [[ADD162]], 1
// CHECK1-NEXT:    [[MUL164:%.*]] = mul i32 [[MUL159]], [[DIV163]]
// CHECK1-NEXT:    [[CONV165:%.*]] = zext i32 [[MUL164]] to i64
// CHECK1-NEXT:    [[DIV166:%.*]] = sdiv i64 [[TMP82]], [[CONV165]]
// CHECK1-NEXT:    [[TMP90:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP91:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB167:%.*]] = sub i32 [[TMP90]], [[TMP91]]
// CHECK1-NEXT:    [[SUB168:%.*]] = sub i32 [[SUB167]], 1
// CHECK1-NEXT:    [[TMP92:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD169:%.*]] = add i32 [[SUB168]], [[TMP92]]
// CHECK1-NEXT:    [[TMP93:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV170:%.*]] = udiv i32 [[ADD169]], [[TMP93]]
// CHECK1-NEXT:    [[MUL171:%.*]] = mul i32 1, [[DIV170]]
// CHECK1-NEXT:    [[TMP94:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB172:%.*]] = sub i32 [[TMP94]], -63
// CHECK1-NEXT:    [[DIV173:%.*]] = udiv i32 [[SUB172]], 64
// CHECK1-NEXT:    [[MUL174:%.*]] = mul i32 [[MUL171]], [[DIV173]]
// CHECK1-NEXT:    [[TMP95:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP96:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB175:%.*]] = sub i32 [[TMP95]], [[TMP96]]
// CHECK1-NEXT:    [[SUB176:%.*]] = sub i32 [[SUB175]], 1
// CHECK1-NEXT:    [[ADD177:%.*]] = add i32 [[SUB176]], 1
// CHECK1-NEXT:    [[DIV178:%.*]] = udiv i32 [[ADD177]], 1
// CHECK1-NEXT:    [[MUL179:%.*]] = mul i32 [[MUL174]], [[DIV178]]
// CHECK1-NEXT:    [[CONV180:%.*]] = zext i32 [[MUL179]] to i64
// CHECK1-NEXT:    [[MUL181:%.*]] = mul nsw i64 [[DIV166]], [[CONV180]]
// CHECK1-NEXT:    [[SUB182:%.*]] = sub nsw i64 [[TMP81]], [[MUL181]]
// CHECK1-NEXT:    [[TMP97:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP98:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP99:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP100:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB183:%.*]] = sub i32 [[TMP99]], [[TMP100]]
// CHECK1-NEXT:    [[SUB184:%.*]] = sub i32 [[SUB183]], 1
// CHECK1-NEXT:    [[TMP101:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD185:%.*]] = add i32 [[SUB184]], [[TMP101]]
// CHECK1-NEXT:    [[TMP102:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV186:%.*]] = udiv i32 [[ADD185]], [[TMP102]]
// CHECK1-NEXT:    [[MUL187:%.*]] = mul i32 1, [[DIV186]]
// CHECK1-NEXT:    [[TMP103:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB188:%.*]] = sub i32 [[TMP103]], -63
// CHECK1-NEXT:    [[DIV189:%.*]] = udiv i32 [[SUB188]], 64
// CHECK1-NEXT:    [[MUL190:%.*]] = mul i32 [[MUL187]], [[DIV189]]
// CHECK1-NEXT:    [[TMP104:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP105:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB191:%.*]] = sub i32 [[TMP104]], [[TMP105]]
// CHECK1-NEXT:    [[SUB192:%.*]] = sub i32 [[SUB191]], 1
// CHECK1-NEXT:    [[ADD193:%.*]] = add i32 [[SUB192]], 1
// CHECK1-NEXT:    [[DIV194:%.*]] = udiv i32 [[ADD193]], 1
// CHECK1-NEXT:    [[MUL195:%.*]] = mul i32 [[MUL190]], [[DIV194]]
// CHECK1-NEXT:    [[CONV196:%.*]] = zext i32 [[MUL195]] to i64
// CHECK1-NEXT:    [[DIV197:%.*]] = sdiv i64 [[TMP98]], [[CONV196]]
// CHECK1-NEXT:    [[TMP106:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP107:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB198:%.*]] = sub i32 [[TMP106]], [[TMP107]]
// CHECK1-NEXT:    [[SUB199:%.*]] = sub i32 [[SUB198]], 1
// CHECK1-NEXT:    [[TMP108:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD200:%.*]] = add i32 [[SUB199]], [[TMP108]]
// CHECK1-NEXT:    [[TMP109:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV201:%.*]] = udiv i32 [[ADD200]], [[TMP109]]
// CHECK1-NEXT:    [[MUL202:%.*]] = mul i32 1, [[DIV201]]
// CHECK1-NEXT:    [[TMP110:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB203:%.*]] = sub i32 [[TMP110]], -63
// CHECK1-NEXT:    [[DIV204:%.*]] = udiv i32 [[SUB203]], 64
// CHECK1-NEXT:    [[MUL205:%.*]] = mul i32 [[MUL202]], [[DIV204]]
// CHECK1-NEXT:    [[TMP111:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP112:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB206:%.*]] = sub i32 [[TMP111]], [[TMP112]]
// CHECK1-NEXT:    [[SUB207:%.*]] = sub i32 [[SUB206]], 1
// CHECK1-NEXT:    [[ADD208:%.*]] = add i32 [[SUB207]], 1
// CHECK1-NEXT:    [[DIV209:%.*]] = udiv i32 [[ADD208]], 1
// CHECK1-NEXT:    [[MUL210:%.*]] = mul i32 [[MUL205]], [[DIV209]]
// CHECK1-NEXT:    [[CONV211:%.*]] = zext i32 [[MUL210]] to i64
// CHECK1-NEXT:    [[MUL212:%.*]] = mul nsw i64 [[DIV197]], [[CONV211]]
// CHECK1-NEXT:    [[SUB213:%.*]] = sub nsw i64 [[TMP97]], [[MUL212]]
// CHECK1-NEXT:    [[TMP113:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB214:%.*]] = sub i32 [[TMP113]], -63
// CHECK1-NEXT:    [[DIV215:%.*]] = udiv i32 [[SUB214]], 64
// CHECK1-NEXT:    [[MUL216:%.*]] = mul i32 1, [[DIV215]]
// CHECK1-NEXT:    [[TMP114:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP115:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB217:%.*]] = sub i32 [[TMP114]], [[TMP115]]
// CHECK1-NEXT:    [[SUB218:%.*]] = sub i32 [[SUB217]], 1
// CHECK1-NEXT:    [[ADD219:%.*]] = add i32 [[SUB218]], 1
// CHECK1-NEXT:    [[DIV220:%.*]] = udiv i32 [[ADD219]], 1
// CHECK1-NEXT:    [[MUL221:%.*]] = mul i32 [[MUL216]], [[DIV220]]
// CHECK1-NEXT:    [[CONV222:%.*]] = zext i32 [[MUL221]] to i64
// CHECK1-NEXT:    [[DIV223:%.*]] = sdiv i64 [[SUB213]], [[CONV222]]
// CHECK1-NEXT:    [[TMP116:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB224:%.*]] = sub i32 [[TMP116]], -63
// CHECK1-NEXT:    [[DIV225:%.*]] = udiv i32 [[SUB224]], 64
// CHECK1-NEXT:    [[MUL226:%.*]] = mul i32 1, [[DIV225]]
// CHECK1-NEXT:    [[TMP117:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP118:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB227:%.*]] = sub i32 [[TMP117]], [[TMP118]]
// CHECK1-NEXT:    [[SUB228:%.*]] = sub i32 [[SUB227]], 1
// CHECK1-NEXT:    [[ADD229:%.*]] = add i32 [[SUB228]], 1
// CHECK1-NEXT:    [[DIV230:%.*]] = udiv i32 [[ADD229]], 1
// CHECK1-NEXT:    [[MUL231:%.*]] = mul i32 [[MUL226]], [[DIV230]]
// CHECK1-NEXT:    [[CONV232:%.*]] = zext i32 [[MUL231]] to i64
// CHECK1-NEXT:    [[MUL233:%.*]] = mul nsw i64 [[DIV223]], [[CONV232]]
// CHECK1-NEXT:    [[SUB234:%.*]] = sub nsw i64 [[SUB182]], [[MUL233]]
// CHECK1-NEXT:    [[TMP119:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP120:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB235:%.*]] = sub i32 [[TMP119]], [[TMP120]]
// CHECK1-NEXT:    [[SUB236:%.*]] = sub i32 [[SUB235]], 1
// CHECK1-NEXT:    [[ADD237:%.*]] = add i32 [[SUB236]], 1
// CHECK1-NEXT:    [[DIV238:%.*]] = udiv i32 [[ADD237]], 1
// CHECK1-NEXT:    [[MUL239:%.*]] = mul i32 1, [[DIV238]]
// CHECK1-NEXT:    [[CONV240:%.*]] = zext i32 [[MUL239]] to i64
// CHECK1-NEXT:    [[DIV241:%.*]] = sdiv i64 [[SUB234]], [[CONV240]]
// CHECK1-NEXT:    [[MUL242:%.*]] = mul nsw i64 [[DIV241]], 64
// CHECK1-NEXT:    [[ADD243:%.*]] = add nsw i64 0, [[MUL242]]
// CHECK1-NEXT:    [[CONV244:%.*]] = trunc i64 [[ADD243]] to i32
// CHECK1-NEXT:    store i32 [[CONV244]], ptr [[DOTFLOOR_0_IV_K76]], align 4
// CHECK1-NEXT:    [[TMP121:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[CONV245:%.*]] = zext i32 [[TMP121]] to i64
// CHECK1-NEXT:    [[TMP122:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP123:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP124:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP125:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB246:%.*]] = sub i32 [[TMP124]], [[TMP125]]
// CHECK1-NEXT:    [[SUB247:%.*]] = sub i32 [[SUB246]], 1
// CHECK1-NEXT:    [[TMP126:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD248:%.*]] = add i32 [[SUB247]], [[TMP126]]
// CHECK1-NEXT:    [[TMP127:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV249:%.*]] = udiv i32 [[ADD248]], [[TMP127]]
// CHECK1-NEXT:    [[MUL250:%.*]] = mul i32 1, [[DIV249]]
// CHECK1-NEXT:    [[TMP128:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB251:%.*]] = sub i32 [[TMP128]], -63
// CHECK1-NEXT:    [[DIV252:%.*]] = udiv i32 [[SUB251]], 64
// CHECK1-NEXT:    [[MUL253:%.*]] = mul i32 [[MUL250]], [[DIV252]]
// CHECK1-NEXT:    [[TMP129:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP130:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB254:%.*]] = sub i32 [[TMP129]], [[TMP130]]
// CHECK1-NEXT:    [[SUB255:%.*]] = sub i32 [[SUB254]], 1
// CHECK1-NEXT:    [[ADD256:%.*]] = add i32 [[SUB255]], 1
// CHECK1-NEXT:    [[DIV257:%.*]] = udiv i32 [[ADD256]], 1
// CHECK1-NEXT:    [[MUL258:%.*]] = mul i32 [[MUL253]], [[DIV257]]
// CHECK1-NEXT:    [[CONV259:%.*]] = zext i32 [[MUL258]] to i64
// CHECK1-NEXT:    [[DIV260:%.*]] = sdiv i64 [[TMP123]], [[CONV259]]
// CHECK1-NEXT:    [[TMP131:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP132:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB261:%.*]] = sub i32 [[TMP131]], [[TMP132]]
// CHECK1-NEXT:    [[SUB262:%.*]] = sub i32 [[SUB261]], 1
// CHECK1-NEXT:    [[TMP133:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD263:%.*]] = add i32 [[SUB262]], [[TMP133]]
// CHECK1-NEXT:    [[TMP134:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV264:%.*]] = udiv i32 [[ADD263]], [[TMP134]]
// CHECK1-NEXT:    [[MUL265:%.*]] = mul i32 1, [[DIV264]]
// CHECK1-NEXT:    [[TMP135:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB266:%.*]] = sub i32 [[TMP135]], -63
// CHECK1-NEXT:    [[DIV267:%.*]] = udiv i32 [[SUB266]], 64
// CHECK1-NEXT:    [[MUL268:%.*]] = mul i32 [[MUL265]], [[DIV267]]
// CHECK1-NEXT:    [[TMP136:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP137:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB269:%.*]] = sub i32 [[TMP136]], [[TMP137]]
// CHECK1-NEXT:    [[SUB270:%.*]] = sub i32 [[SUB269]], 1
// CHECK1-NEXT:    [[ADD271:%.*]] = add i32 [[SUB270]], 1
// CHECK1-NEXT:    [[DIV272:%.*]] = udiv i32 [[ADD271]], 1
// CHECK1-NEXT:    [[MUL273:%.*]] = mul i32 [[MUL268]], [[DIV272]]
// CHECK1-NEXT:    [[CONV274:%.*]] = zext i32 [[MUL273]] to i64
// CHECK1-NEXT:    [[MUL275:%.*]] = mul nsw i64 [[DIV260]], [[CONV274]]
// CHECK1-NEXT:    [[SUB276:%.*]] = sub nsw i64 [[TMP122]], [[MUL275]]
// CHECK1-NEXT:    [[TMP138:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP139:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP140:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP141:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB277:%.*]] = sub i32 [[TMP140]], [[TMP141]]
// CHECK1-NEXT:    [[SUB278:%.*]] = sub i32 [[SUB277]], 1
// CHECK1-NEXT:    [[TMP142:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD279:%.*]] = add i32 [[SUB278]], [[TMP142]]
// CHECK1-NEXT:    [[TMP143:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV280:%.*]] = udiv i32 [[ADD279]], [[TMP143]]
// CHECK1-NEXT:    [[MUL281:%.*]] = mul i32 1, [[DIV280]]
// CHECK1-NEXT:    [[TMP144:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB282:%.*]] = sub i32 [[TMP144]], -63
// CHECK1-NEXT:    [[DIV283:%.*]] = udiv i32 [[SUB282]], 64
// CHECK1-NEXT:    [[MUL284:%.*]] = mul i32 [[MUL281]], [[DIV283]]
// CHECK1-NEXT:    [[TMP145:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP146:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB285:%.*]] = sub i32 [[TMP145]], [[TMP146]]
// CHECK1-NEXT:    [[SUB286:%.*]] = sub i32 [[SUB285]], 1
// CHECK1-NEXT:    [[ADD287:%.*]] = add i32 [[SUB286]], 1
// CHECK1-NEXT:    [[DIV288:%.*]] = udiv i32 [[ADD287]], 1
// CHECK1-NEXT:    [[MUL289:%.*]] = mul i32 [[MUL284]], [[DIV288]]
// CHECK1-NEXT:    [[CONV290:%.*]] = zext i32 [[MUL289]] to i64
// CHECK1-NEXT:    [[DIV291:%.*]] = sdiv i64 [[TMP139]], [[CONV290]]
// CHECK1-NEXT:    [[TMP147:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP148:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB292:%.*]] = sub i32 [[TMP147]], [[TMP148]]
// CHECK1-NEXT:    [[SUB293:%.*]] = sub i32 [[SUB292]], 1
// CHECK1-NEXT:    [[TMP149:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD294:%.*]] = add i32 [[SUB293]], [[TMP149]]
// CHECK1-NEXT:    [[TMP150:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV295:%.*]] = udiv i32 [[ADD294]], [[TMP150]]
// CHECK1-NEXT:    [[MUL296:%.*]] = mul i32 1, [[DIV295]]
// CHECK1-NEXT:    [[TMP151:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB297:%.*]] = sub i32 [[TMP151]], -63
// CHECK1-NEXT:    [[DIV298:%.*]] = udiv i32 [[SUB297]], 64
// CHECK1-NEXT:    [[MUL299:%.*]] = mul i32 [[MUL296]], [[DIV298]]
// CHECK1-NEXT:    [[TMP152:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP153:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB300:%.*]] = sub i32 [[TMP152]], [[TMP153]]
// CHECK1-NEXT:    [[SUB301:%.*]] = sub i32 [[SUB300]], 1
// CHECK1-NEXT:    [[ADD302:%.*]] = add i32 [[SUB301]], 1
// CHECK1-NEXT:    [[DIV303:%.*]] = udiv i32 [[ADD302]], 1
// CHECK1-NEXT:    [[MUL304:%.*]] = mul i32 [[MUL299]], [[DIV303]]
// CHECK1-NEXT:    [[CONV305:%.*]] = zext i32 [[MUL304]] to i64
// CHECK1-NEXT:    [[MUL306:%.*]] = mul nsw i64 [[DIV291]], [[CONV305]]
// CHECK1-NEXT:    [[SUB307:%.*]] = sub nsw i64 [[TMP138]], [[MUL306]]
// CHECK1-NEXT:    [[TMP154:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB308:%.*]] = sub i32 [[TMP154]], -63
// CHECK1-NEXT:    [[DIV309:%.*]] = udiv i32 [[SUB308]], 64
// CHECK1-NEXT:    [[MUL310:%.*]] = mul i32 1, [[DIV309]]
// CHECK1-NEXT:    [[TMP155:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP156:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB311:%.*]] = sub i32 [[TMP155]], [[TMP156]]
// CHECK1-NEXT:    [[SUB312:%.*]] = sub i32 [[SUB311]], 1
// CHECK1-NEXT:    [[ADD313:%.*]] = add i32 [[SUB312]], 1
// CHECK1-NEXT:    [[DIV314:%.*]] = udiv i32 [[ADD313]], 1
// CHECK1-NEXT:    [[MUL315:%.*]] = mul i32 [[MUL310]], [[DIV314]]
// CHECK1-NEXT:    [[CONV316:%.*]] = zext i32 [[MUL315]] to i64
// CHECK1-NEXT:    [[DIV317:%.*]] = sdiv i64 [[SUB307]], [[CONV316]]
// CHECK1-NEXT:    [[TMP157:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB318:%.*]] = sub i32 [[TMP157]], -63
// CHECK1-NEXT:    [[DIV319:%.*]] = udiv i32 [[SUB318]], 64
// CHECK1-NEXT:    [[MUL320:%.*]] = mul i32 1, [[DIV319]]
// CHECK1-NEXT:    [[TMP158:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP159:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB321:%.*]] = sub i32 [[TMP158]], [[TMP159]]
// CHECK1-NEXT:    [[SUB322:%.*]] = sub i32 [[SUB321]], 1
// CHECK1-NEXT:    [[ADD323:%.*]] = add i32 [[SUB322]], 1
// CHECK1-NEXT:    [[DIV324:%.*]] = udiv i32 [[ADD323]], 1
// CHECK1-NEXT:    [[MUL325:%.*]] = mul i32 [[MUL320]], [[DIV324]]
// CHECK1-NEXT:    [[CONV326:%.*]] = zext i32 [[MUL325]] to i64
// CHECK1-NEXT:    [[MUL327:%.*]] = mul nsw i64 [[DIV317]], [[CONV326]]
// CHECK1-NEXT:    [[SUB328:%.*]] = sub nsw i64 [[SUB276]], [[MUL327]]
// CHECK1-NEXT:    [[TMP160:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP161:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP162:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP163:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB329:%.*]] = sub i32 [[TMP162]], [[TMP163]]
// CHECK1-NEXT:    [[SUB330:%.*]] = sub i32 [[SUB329]], 1
// CHECK1-NEXT:    [[TMP164:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD331:%.*]] = add i32 [[SUB330]], [[TMP164]]
// CHECK1-NEXT:    [[TMP165:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV332:%.*]] = udiv i32 [[ADD331]], [[TMP165]]
// CHECK1-NEXT:    [[MUL333:%.*]] = mul i32 1, [[DIV332]]
// CHECK1-NEXT:    [[TMP166:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB334:%.*]] = sub i32 [[TMP166]], -63
// CHECK1-NEXT:    [[DIV335:%.*]] = udiv i32 [[SUB334]], 64
// CHECK1-NEXT:    [[MUL336:%.*]] = mul i32 [[MUL333]], [[DIV335]]
// CHECK1-NEXT:    [[TMP167:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP168:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB337:%.*]] = sub i32 [[TMP167]], [[TMP168]]
// CHECK1-NEXT:    [[SUB338:%.*]] = sub i32 [[SUB337]], 1
// CHECK1-NEXT:    [[ADD339:%.*]] = add i32 [[SUB338]], 1
// CHECK1-NEXT:    [[DIV340:%.*]] = udiv i32 [[ADD339]], 1
// CHECK1-NEXT:    [[MUL341:%.*]] = mul i32 [[MUL336]], [[DIV340]]
// CHECK1-NEXT:    [[CONV342:%.*]] = zext i32 [[MUL341]] to i64
// CHECK1-NEXT:    [[DIV343:%.*]] = sdiv i64 [[TMP161]], [[CONV342]]
// CHECK1-NEXT:    [[TMP169:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP170:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB344:%.*]] = sub i32 [[TMP169]], [[TMP170]]
// CHECK1-NEXT:    [[SUB345:%.*]] = sub i32 [[SUB344]], 1
// CHECK1-NEXT:    [[TMP171:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD346:%.*]] = add i32 [[SUB345]], [[TMP171]]
// CHECK1-NEXT:    [[TMP172:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV347:%.*]] = udiv i32 [[ADD346]], [[TMP172]]
// CHECK1-NEXT:    [[MUL348:%.*]] = mul i32 1, [[DIV347]]
// CHECK1-NEXT:    [[TMP173:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB349:%.*]] = sub i32 [[TMP173]], -63
// CHECK1-NEXT:    [[DIV350:%.*]] = udiv i32 [[SUB349]], 64
// CHECK1-NEXT:    [[MUL351:%.*]] = mul i32 [[MUL348]], [[DIV350]]
// CHECK1-NEXT:    [[TMP174:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP175:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB352:%.*]] = sub i32 [[TMP174]], [[TMP175]]
// CHECK1-NEXT:    [[SUB353:%.*]] = sub i32 [[SUB352]], 1
// CHECK1-NEXT:    [[ADD354:%.*]] = add i32 [[SUB353]], 1
// CHECK1-NEXT:    [[DIV355:%.*]] = udiv i32 [[ADD354]], 1
// CHECK1-NEXT:    [[MUL356:%.*]] = mul i32 [[MUL351]], [[DIV355]]
// CHECK1-NEXT:    [[CONV357:%.*]] = zext i32 [[MUL356]] to i64
// CHECK1-NEXT:    [[MUL358:%.*]] = mul nsw i64 [[DIV343]], [[CONV357]]
// CHECK1-NEXT:    [[SUB359:%.*]] = sub nsw i64 [[TMP160]], [[MUL358]]
// CHECK1-NEXT:    [[TMP176:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP177:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP178:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP179:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB360:%.*]] = sub i32 [[TMP178]], [[TMP179]]
// CHECK1-NEXT:    [[SUB361:%.*]] = sub i32 [[SUB360]], 1
// CHECK1-NEXT:    [[TMP180:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD362:%.*]] = add i32 [[SUB361]], [[TMP180]]
// CHECK1-NEXT:    [[TMP181:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV363:%.*]] = udiv i32 [[ADD362]], [[TMP181]]
// CHECK1-NEXT:    [[MUL364:%.*]] = mul i32 1, [[DIV363]]
// CHECK1-NEXT:    [[TMP182:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB365:%.*]] = sub i32 [[TMP182]], -63
// CHECK1-NEXT:    [[DIV366:%.*]] = udiv i32 [[SUB365]], 64
// CHECK1-NEXT:    [[MUL367:%.*]] = mul i32 [[MUL364]], [[DIV366]]
// CHECK1-NEXT:    [[TMP183:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP184:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB368:%.*]] = sub i32 [[TMP183]], [[TMP184]]
// CHECK1-NEXT:    [[SUB369:%.*]] = sub i32 [[SUB368]], 1
// CHECK1-NEXT:    [[ADD370:%.*]] = add i32 [[SUB369]], 1
// CHECK1-NEXT:    [[DIV371:%.*]] = udiv i32 [[ADD370]], 1
// CHECK1-NEXT:    [[MUL372:%.*]] = mul i32 [[MUL367]], [[DIV371]]
// CHECK1-NEXT:    [[CONV373:%.*]] = zext i32 [[MUL372]] to i64
// CHECK1-NEXT:    [[DIV374:%.*]] = sdiv i64 [[TMP177]], [[CONV373]]
// CHECK1-NEXT:    [[TMP185:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK1-NEXT:    [[TMP186:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK1-NEXT:    [[SUB375:%.*]] = sub i32 [[TMP185]], [[TMP186]]
// CHECK1-NEXT:    [[SUB376:%.*]] = sub i32 [[SUB375]], 1
// CHECK1-NEXT:    [[TMP187:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[ADD377:%.*]] = add i32 [[SUB376]], [[TMP187]]
// CHECK1-NEXT:    [[TMP188:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK1-NEXT:    [[DIV378:%.*]] = udiv i32 [[ADD377]], [[TMP188]]
// CHECK1-NEXT:    [[MUL379:%.*]] = mul i32 1, [[DIV378]]
// CHECK1-NEXT:    [[TMP189:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB380:%.*]] = sub i32 [[TMP189]], -63
// CHECK1-NEXT:    [[DIV381:%.*]] = udiv i32 [[SUB380]], 64
// CHECK1-NEXT:    [[MUL382:%.*]] = mul i32 [[MUL379]], [[DIV381]]
// CHECK1-NEXT:    [[TMP190:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP191:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB383:%.*]] = sub i32 [[TMP190]], [[TMP191]]
// CHECK1-NEXT:    [[SUB384:%.*]] = sub i32 [[SUB383]], 1
// CHECK1-NEXT:    [[ADD385:%.*]] = add i32 [[SUB384]], 1
// CHECK1-NEXT:    [[DIV386:%.*]] = udiv i32 [[ADD385]], 1
// CHECK1-NEXT:    [[MUL387:%.*]] = mul i32 [[MUL382]], [[DIV386]]
// CHECK1-NEXT:    [[CONV388:%.*]] = zext i32 [[MUL387]] to i64
// CHECK1-NEXT:    [[MUL389:%.*]] = mul nsw i64 [[DIV374]], [[CONV388]]
// CHECK1-NEXT:    [[SUB390:%.*]] = sub nsw i64 [[TMP176]], [[MUL389]]
// CHECK1-NEXT:    [[TMP192:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB391:%.*]] = sub i32 [[TMP192]], -63
// CHECK1-NEXT:    [[DIV392:%.*]] = udiv i32 [[SUB391]], 64
// CHECK1-NEXT:    [[MUL393:%.*]] = mul i32 1, [[DIV392]]
// CHECK1-NEXT:    [[TMP193:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP194:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB394:%.*]] = sub i32 [[TMP193]], [[TMP194]]
// CHECK1-NEXT:    [[SUB395:%.*]] = sub i32 [[SUB394]], 1
// CHECK1-NEXT:    [[ADD396:%.*]] = add i32 [[SUB395]], 1
// CHECK1-NEXT:    [[DIV397:%.*]] = udiv i32 [[ADD396]], 1
// CHECK1-NEXT:    [[MUL398:%.*]] = mul i32 [[MUL393]], [[DIV397]]
// CHECK1-NEXT:    [[CONV399:%.*]] = zext i32 [[MUL398]] to i64
// CHECK1-NEXT:    [[DIV400:%.*]] = sdiv i64 [[SUB390]], [[CONV399]]
// CHECK1-NEXT:    [[TMP195:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK1-NEXT:    [[SUB401:%.*]] = sub i32 [[TMP195]], -63
// CHECK1-NEXT:    [[DIV402:%.*]] = udiv i32 [[SUB401]], 64
// CHECK1-NEXT:    [[MUL403:%.*]] = mul i32 1, [[DIV402]]
// CHECK1-NEXT:    [[TMP196:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP197:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB404:%.*]] = sub i32 [[TMP196]], [[TMP197]]
// CHECK1-NEXT:    [[SUB405:%.*]] = sub i32 [[SUB404]], 1
// CHECK1-NEXT:    [[ADD406:%.*]] = add i32 [[SUB405]], 1
// CHECK1-NEXT:    [[DIV407:%.*]] = udiv i32 [[ADD406]], 1
// CHECK1-NEXT:    [[MUL408:%.*]] = mul i32 [[MUL403]], [[DIV407]]
// CHECK1-NEXT:    [[CONV409:%.*]] = zext i32 [[MUL408]] to i64
// CHECK1-NEXT:    [[MUL410:%.*]] = mul nsw i64 [[DIV400]], [[CONV409]]
// CHECK1-NEXT:    [[SUB411:%.*]] = sub nsw i64 [[SUB359]], [[MUL410]]
// CHECK1-NEXT:    [[TMP198:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP199:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB412:%.*]] = sub i32 [[TMP198]], [[TMP199]]
// CHECK1-NEXT:    [[SUB413:%.*]] = sub i32 [[SUB412]], 1
// CHECK1-NEXT:    [[ADD414:%.*]] = add i32 [[SUB413]], 1
// CHECK1-NEXT:    [[DIV415:%.*]] = udiv i32 [[ADD414]], 1
// CHECK1-NEXT:    [[MUL416:%.*]] = mul i32 1, [[DIV415]]
// CHECK1-NEXT:    [[CONV417:%.*]] = zext i32 [[MUL416]] to i64
// CHECK1-NEXT:    [[DIV418:%.*]] = sdiv i64 [[SUB411]], [[CONV417]]
// CHECK1-NEXT:    [[TMP200:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK1-NEXT:    [[TMP201:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK1-NEXT:    [[SUB419:%.*]] = sub i32 [[TMP200]], [[TMP201]]
// CHECK1-NEXT:    [[SUB420:%.*]] = sub i32 [[SUB419]], 1
// CHECK1-NEXT:    [[ADD421:%.*]] = add i32 [[SUB420]], 1
// CHECK1-NEXT:    [[DIV422:%.*]] = udiv i32 [[ADD421]], 1
// CHECK1-NEXT:    [[MUL423:%.*]] = mul i32 1, [[DIV422]]
// CHECK1-NEXT:    [[CONV424:%.*]] = zext i32 [[MUL423]] to i64
// CHECK1-NEXT:    [[MUL425:%.*]] = mul nsw i64 [[DIV418]], [[CONV424]]
// CHECK1-NEXT:    [[SUB426:%.*]] = sub nsw i64 [[SUB328]], [[MUL425]]
// CHECK1-NEXT:    [[MUL427:%.*]] = mul nsw i64 [[SUB426]], 1
// CHECK1-NEXT:    [[ADD428:%.*]] = add nsw i64 [[CONV245]], [[MUL427]]
// CHECK1-NEXT:    [[CONV429:%.*]] = trunc i64 [[ADD428]] to i32
// CHECK1-NEXT:    store i32 [[CONV429]], ptr [[DOTTILE_0_IV_K78]], align 4
// CHECK1-NEXT:    [[TMP202:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK1-NEXT:    [[TMP203:%.*]] = load i32, ptr [[DOTTILE_0_IV_K78]], align 4
// CHECK1-NEXT:    [[TMP204:%.*]] = load i32, ptr [[DOTNEW_STEP19]], align 4
// CHECK1-NEXT:    [[MUL430:%.*]] = mul i32 [[TMP203]], [[TMP204]]
// CHECK1-NEXT:    [[ADD431:%.*]] = add i32 [[TMP202]], [[MUL430]]
// CHECK1-NEXT:    store i32 [[ADD431]], ptr [[K]], align 4
// CHECK1-NEXT:    [[TMP205:%.*]] = load i32, ptr [[I72]], align 4
// CHECK1-NEXT:    [[TMP206:%.*]] = load i32, ptr [[J74]], align 4
// CHECK1-NEXT:    [[TMP207:%.*]] = load i32, ptr [[K]], align 4
// CHECK1-NEXT:    call void (...) @body(i32 noundef [[TMP205]], i32 noundef [[TMP206]], i32 noundef [[TMP207]])
// CHECK1-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK1:       omp.body.continue:
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK1:       omp.inner.for.inc:
// CHECK1-NEXT:    [[TMP208:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[ADD432:%.*]] = add nsw i64 [[TMP208]], 1
// CHECK1-NEXT:    store i64 [[ADD432]], ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND]]
// CHECK1:       omp.inner.for.end:
// CHECK1-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
// CHECK1:       omp.loop.exit:
// CHECK1-NEXT:    call void @__kmpc_for_static_fini(ptr @[[GLOB1]], i32 [[TMP0]])
// CHECK1-NEXT:    br label [[OMP_PRECOND_END]]
// CHECK1:       omp.precond.end:
// CHECK1-NEXT:    call void @__kmpc_barrier(ptr @[[GLOB3]], i32 [[TMP0]])
// CHECK1-NEXT:    ret void
//
//
// CHECK1-LABEL: define {{[^@]+}}@foo9
// CHECK1-SAME: () #[[ATTR0]] {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    [[ARR:%.*]] = alloca [128 x double], align 16
// CHECK1-NEXT:    [[C:%.*]] = alloca double, align 8
// CHECK1-NEXT:    [[__RANGE2:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[__END2:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[__BEGIN2:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_7:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_9:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_0_IV_I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_1_IV___BEGIN2:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[V:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[FREEZE_POISON:%.*]] = freeze double poison
// CHECK1-NEXT:    store double [[FREEZE_POISON]], ptr [[C]], align 8
// CHECK1-NEXT:    store double 4.200000e+01, ptr [[C]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON1:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON1]], ptr [[__RANGE2]], align 8
// CHECK1-NEXT:    store ptr [[ARR]], ptr [[__RANGE2]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON2:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON2]], ptr [[__END2]], align 8
// CHECK1-NEXT:    [[TMP0:%.*]] = load ptr, ptr [[__RANGE2]], align 8, !nonnull [[META13]], !align [[META14:![0-9]+]]
// CHECK1-NEXT:    [[ARRAYDECAY:%.*]] = getelementptr inbounds [128 x double], ptr [[TMP0]], i64 0, i64 0
// CHECK1-NEXT:    [[ADD_PTR:%.*]] = getelementptr inbounds double, ptr [[ARRAYDECAY]], i64 128
// CHECK1-NEXT:    store ptr [[ADD_PTR]], ptr [[__END2]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON3:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON3]], ptr [[__BEGIN2]], align 8
// CHECK1-NEXT:    [[TMP1:%.*]] = load ptr, ptr [[__RANGE2]], align 8, !nonnull [[META13]], !align [[META14]]
// CHECK1-NEXT:    [[ARRAYDECAY4:%.*]] = getelementptr inbounds [128 x double], ptr [[TMP1]], i64 0, i64 0
// CHECK1-NEXT:    store ptr [[ARRAYDECAY4]], ptr [[__BEGIN2]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON5:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON5]], ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK1-NEXT:    [[TMP2:%.*]] = load ptr, ptr [[__RANGE2]], align 8, !nonnull [[META13]], !align [[META14]]
// CHECK1-NEXT:    [[ARRAYDECAY6:%.*]] = getelementptr inbounds [128 x double], ptr [[TMP2]], i64 0, i64 0
// CHECK1-NEXT:    store ptr [[ARRAYDECAY6]], ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON8:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON8]], ptr [[DOTCAPTURE_EXPR_7]], align 8
// CHECK1-NEXT:    [[TMP3:%.*]] = load ptr, ptr [[__END2]], align 8
// CHECK1-NEXT:    store ptr [[TMP3]], ptr [[DOTCAPTURE_EXPR_7]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON10:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON10]], ptr [[DOTCAPTURE_EXPR_9]], align 8
// CHECK1-NEXT:    [[TMP4:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_7]], align 8
// CHECK1-NEXT:    [[TMP5:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK1-NEXT:    [[SUB_PTR_LHS_CAST:%.*]] = ptrtoint ptr [[TMP4]] to i64
// CHECK1-NEXT:    [[SUB_PTR_RHS_CAST:%.*]] = ptrtoint ptr [[TMP5]] to i64
// CHECK1-NEXT:    [[SUB_PTR_SUB:%.*]] = sub i64 [[SUB_PTR_LHS_CAST]], [[SUB_PTR_RHS_CAST]]
// CHECK1-NEXT:    [[SUB_PTR_DIV:%.*]] = sdiv exact i64 [[SUB_PTR_SUB]], 8
// CHECK1-NEXT:    [[SUB:%.*]] = sub nsw i64 [[SUB_PTR_DIV]], 1
// CHECK1-NEXT:    [[ADD:%.*]] = add nsw i64 [[SUB]], 1
// CHECK1-NEXT:    [[DIV:%.*]] = sdiv i64 [[ADD]], 1
// CHECK1-NEXT:    [[SUB11:%.*]] = sub nsw i64 [[DIV]], 1
// CHECK1-NEXT:    store i64 [[SUB11]], ptr [[DOTCAPTURE_EXPR_9]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON12:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON12]], ptr [[I]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[I]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON13:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON13]], ptr [[DOTPERMUTED_0_IV_I]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTPERMUTED_0_IV_I]], align 4
// CHECK1-NEXT:    br label [[FOR_COND:%.*]]
// CHECK1:       for.cond:
// CHECK1-NEXT:    [[TMP6:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_I]], align 4
// CHECK1-NEXT:    [[CMP:%.*]] = icmp slt i32 [[TMP6]], 21
// CHECK1-NEXT:    br i1 [[CMP]], label [[FOR_BODY:%.*]], label [[FOR_END25:%.*]]
// CHECK1:       for.body:
// CHECK1-NEXT:    [[TMP7:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_I]], align 4
// CHECK1-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP7]], 2
// CHECK1-NEXT:    [[ADD14:%.*]] = add nsw i32 0, [[MUL]]
// CHECK1-NEXT:    store i32 [[ADD14]], ptr [[I]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON15:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON15]], ptr [[DOTPERMUTED_1_IV___BEGIN2]], align 8
// CHECK1-NEXT:    store i64 0, ptr [[DOTPERMUTED_1_IV___BEGIN2]], align 8
// CHECK1-NEXT:    br label [[FOR_COND16:%.*]]
// CHECK1:       for.cond16:
// CHECK1-NEXT:    [[TMP8:%.*]] = load i64, ptr [[DOTPERMUTED_1_IV___BEGIN2]], align 8
// CHECK1-NEXT:    [[TMP9:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_9]], align 8
// CHECK1-NEXT:    [[ADD17:%.*]] = add nsw i64 [[TMP9]], 1
// CHECK1-NEXT:    [[CMP18:%.*]] = icmp slt i64 [[TMP8]], [[ADD17]]
// CHECK1-NEXT:    br i1 [[CMP18]], label [[FOR_BODY19:%.*]], label [[FOR_END:%.*]]
// CHECK1:       for.body19:
// CHECK1-NEXT:    [[TMP10:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK1-NEXT:    [[TMP11:%.*]] = load i64, ptr [[DOTPERMUTED_1_IV___BEGIN2]], align 8
// CHECK1-NEXT:    [[MUL20:%.*]] = mul nsw i64 [[TMP11]], 1
// CHECK1-NEXT:    [[ADD_PTR21:%.*]] = getelementptr inbounds double, ptr [[TMP10]], i64 [[MUL20]]
// CHECK1-NEXT:    store ptr [[ADD_PTR21]], ptr [[__BEGIN2]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON22:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON22]], ptr [[V]], align 8
// CHECK1-NEXT:    [[TMP12:%.*]] = load ptr, ptr [[__BEGIN2]], align 8
// CHECK1-NEXT:    store ptr [[TMP12]], ptr [[V]], align 8
// CHECK1-NEXT:    [[TMP13:%.*]] = load double, ptr [[C]], align 8
// CHECK1-NEXT:    [[TMP14:%.*]] = load ptr, ptr [[V]], align 8, !nonnull [[META13]], !align [[META14]]
// CHECK1-NEXT:    [[TMP15:%.*]] = load double, ptr [[TMP14]], align 8, !freeze_bits [[META13]]
// CHECK1-NEXT:    [[TMP16:%.*]] = load i32, ptr [[I]], align 4
// CHECK1-NEXT:    call void (...) @body(double noundef [[TMP13]], double noundef [[TMP15]], i32 noundef [[TMP16]])
// CHECK1-NEXT:    br label [[FOR_INC:%.*]]
// CHECK1:       for.inc:
// CHECK1-NEXT:    [[TMP17:%.*]] = load i64, ptr [[DOTPERMUTED_1_IV___BEGIN2]], align 8
// CHECK1-NEXT:    [[INC:%.*]] = add nsw i64 [[TMP17]], 1
// CHECK1-NEXT:    store i64 [[INC]], ptr [[DOTPERMUTED_1_IV___BEGIN2]], align 8
// CHECK1-NEXT:    br label [[FOR_COND16]], !llvm.loop [[LOOP15:![0-9]+]]
// CHECK1:       for.end:
// CHECK1-NEXT:    br label [[FOR_INC23:%.*]]
// CHECK1:       for.inc23:
// CHECK1-NEXT:    [[TMP18:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_I]], align 4
// CHECK1-NEXT:    [[INC24:%.*]] = add nsw i32 [[TMP18]], 1
// CHECK1-NEXT:    store i32 [[INC24]], ptr [[DOTPERMUTED_0_IV_I]], align 4
// CHECK1-NEXT:    br label [[FOR_COND]], !llvm.loop [[LOOP16:![0-9]+]]
// CHECK1:       for.end25:
// CHECK1-NEXT:    ret void
//
//
// CHECK1-LABEL: define {{[^@]+}}@foo10
// CHECK1-SAME: () #[[ATTR0]] {
// CHECK1-NEXT:  entry:
// CHECK1-NEXT:    [[A:%.*]] = alloca [128 x double], align 16
// CHECK1-NEXT:    [[B:%.*]] = alloca [16 x double], align 16
// CHECK1-NEXT:    [[DOTOMP_IV:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[TMP:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[_TMP1:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[_TMP2:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[_TMP3:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[C:%.*]] = alloca double, align 8
// CHECK1-NEXT:    [[__RANGE3:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[__END3:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[__BEGIN3:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_11:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_13:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[D:%.*]] = alloca double, align 8
// CHECK1-NEXT:    [[__RANGE4:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[__END4:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[__BEGIN4:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_23:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_26:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_28:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_38:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_41:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[DOTCAPTURE_EXPR_44:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_0_IV___BEGIN4:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[DOTPERMUTED_1_IV___BEGIN3:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTOMP_LB:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[DOTOMP_UB:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[I62:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[DOTPERMUTED_0_IV___BEGIN464:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[DOTPERMUTED_1_IV___BEGIN366:%.*]] = alloca i64, align 8
// CHECK1-NEXT:    [[J68:%.*]] = alloca i32, align 4
// CHECK1-NEXT:    [[BB:%.*]] = alloca ptr, align 8
// CHECK1-NEXT:    [[AA:%.*]] = alloca double, align 8
// CHECK1-NEXT:    [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB2]])
// CHECK1-NEXT:    [[FREEZE_POISON:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON]], ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON4:%.*]] = freeze double poison
// CHECK1-NEXT:    store double [[FREEZE_POISON4]], ptr [[C]], align 8
// CHECK1-NEXT:    store double 4.200000e+01, ptr [[C]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON5:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON5]], ptr [[__RANGE3]], align 8
// CHECK1-NEXT:    store ptr [[A]], ptr [[__RANGE3]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON6:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON6]], ptr [[__END3]], align 8
// CHECK1-NEXT:    [[TMP1:%.*]] = load ptr, ptr [[__RANGE3]], align 8, !nonnull [[META13]], !align [[META14]]
// CHECK1-NEXT:    [[ARRAYDECAY:%.*]] = getelementptr inbounds [128 x double], ptr [[TMP1]], i64 0, i64 0
// CHECK1-NEXT:    [[ADD_PTR:%.*]] = getelementptr inbounds double, ptr [[ARRAYDECAY]], i64 128
// CHECK1-NEXT:    store ptr [[ADD_PTR]], ptr [[__END3]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON7:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON7]], ptr [[__BEGIN3]], align 8
// CHECK1-NEXT:    [[TMP2:%.*]] = load ptr, ptr [[__RANGE3]], align 8, !nonnull [[META13]], !align [[META14]]
// CHECK1-NEXT:    [[ARRAYDECAY8:%.*]] = getelementptr inbounds [128 x double], ptr [[TMP2]], i64 0, i64 0
// CHECK1-NEXT:    store ptr [[ARRAYDECAY8]], ptr [[__BEGIN3]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON9:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON9]], ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK1-NEXT:    [[TMP3:%.*]] = load ptr, ptr [[__RANGE3]], align 8, !nonnull [[META13]], !align [[META14]]
// CHECK1-NEXT:    [[ARRAYDECAY10:%.*]] = getelementptr inbounds [128 x double], ptr [[TMP3]], i64 0, i64 0
// CHECK1-NEXT:    store ptr [[ARRAYDECAY10]], ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON12:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON12]], ptr [[DOTCAPTURE_EXPR_11]], align 8
// CHECK1-NEXT:    [[TMP4:%.*]] = load ptr, ptr [[__END3]], align 8
// CHECK1-NEXT:    store ptr [[TMP4]], ptr [[DOTCAPTURE_EXPR_11]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON14:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON14]], ptr [[DOTCAPTURE_EXPR_13]], align 8
// CHECK1-NEXT:    [[TMP5:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_11]], align 8
// CHECK1-NEXT:    [[TMP6:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK1-NEXT:    [[SUB_PTR_LHS_CAST:%.*]] = ptrtoint ptr [[TMP5]] to i64
// CHECK1-NEXT:    [[SUB_PTR_RHS_CAST:%.*]] = ptrtoint ptr [[TMP6]] to i64
// CHECK1-NEXT:    [[SUB_PTR_SUB:%.*]] = sub i64 [[SUB_PTR_LHS_CAST]], [[SUB_PTR_RHS_CAST]]
// CHECK1-NEXT:    [[SUB_PTR_DIV:%.*]] = sdiv exact i64 [[SUB_PTR_SUB]], 8
// CHECK1-NEXT:    [[SUB:%.*]] = sub nsw i64 [[SUB_PTR_DIV]], 1
// CHECK1-NEXT:    [[ADD:%.*]] = add nsw i64 [[SUB]], 1
// CHECK1-NEXT:    [[DIV:%.*]] = sdiv i64 [[ADD]], 1
// CHECK1-NEXT:    [[SUB15:%.*]] = sub nsw i64 [[DIV]], 1
// CHECK1-NEXT:    store i64 [[SUB15]], ptr [[DOTCAPTURE_EXPR_13]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON16:%.*]] = freeze double poison
// CHECK1-NEXT:    store double [[FREEZE_POISON16]], ptr [[D]], align 8
// CHECK1-NEXT:    store double 4.200000e+01, ptr [[D]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON17:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON17]], ptr [[__RANGE4]], align 8
// CHECK1-NEXT:    store ptr [[B]], ptr [[__RANGE4]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON18:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON18]], ptr [[__END4]], align 8
// CHECK1-NEXT:    [[TMP7:%.*]] = load ptr, ptr [[__RANGE4]], align 8, !nonnull [[META13]], !align [[META14]]
// CHECK1-NEXT:    [[ARRAYDECAY19:%.*]] = getelementptr inbounds [16 x double], ptr [[TMP7]], i64 0, i64 0
// CHECK1-NEXT:    [[ADD_PTR20:%.*]] = getelementptr inbounds double, ptr [[ARRAYDECAY19]], i64 16
// CHECK1-NEXT:    store ptr [[ADD_PTR20]], ptr [[__END4]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON21:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON21]], ptr [[__BEGIN4]], align 8
// CHECK1-NEXT:    [[TMP8:%.*]] = load ptr, ptr [[__RANGE4]], align 8, !nonnull [[META13]], !align [[META14]]
// CHECK1-NEXT:    [[ARRAYDECAY22:%.*]] = getelementptr inbounds [16 x double], ptr [[TMP8]], i64 0, i64 0
// CHECK1-NEXT:    store ptr [[ARRAYDECAY22]], ptr [[__BEGIN4]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON24:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON24]], ptr [[DOTCAPTURE_EXPR_23]], align 8
// CHECK1-NEXT:    [[TMP9:%.*]] = load ptr, ptr [[__RANGE4]], align 8, !nonnull [[META13]], !align [[META14]]
// CHECK1-NEXT:    [[ARRAYDECAY25:%.*]] = getelementptr inbounds [16 x double], ptr [[TMP9]], i64 0, i64 0
// CHECK1-NEXT:    store ptr [[ARRAYDECAY25]], ptr [[DOTCAPTURE_EXPR_23]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON27:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON27]], ptr [[DOTCAPTURE_EXPR_26]], align 8
// CHECK1-NEXT:    [[TMP10:%.*]] = load ptr, ptr [[__END4]], align 8
// CHECK1-NEXT:    store ptr [[TMP10]], ptr [[DOTCAPTURE_EXPR_26]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON29:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON29]], ptr [[DOTCAPTURE_EXPR_28]], align 8
// CHECK1-NEXT:    [[TMP11:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_26]], align 8
// CHECK1-NEXT:    [[TMP12:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_23]], align 8
// CHECK1-NEXT:    [[SUB_PTR_LHS_CAST30:%.*]] = ptrtoint ptr [[TMP11]] to i64
// CHECK1-NEXT:    [[SUB_PTR_RHS_CAST31:%.*]] = ptrtoint ptr [[TMP12]] to i64
// CHECK1-NEXT:    [[SUB_PTR_SUB32:%.*]] = sub i64 [[SUB_PTR_LHS_CAST30]], [[SUB_PTR_RHS_CAST31]]
// CHECK1-NEXT:    [[SUB_PTR_DIV33:%.*]] = sdiv exact i64 [[SUB_PTR_SUB32]], 8
// CHECK1-NEXT:    [[SUB34:%.*]] = sub nsw i64 [[SUB_PTR_DIV33]], 1
// CHECK1-NEXT:    [[ADD35:%.*]] = add nsw i64 [[SUB34]], 1
// CHECK1-NEXT:    [[DIV36:%.*]] = sdiv i64 [[ADD35]], 1
// CHECK1-NEXT:    [[SUB37:%.*]] = sub nsw i64 [[DIV36]], 1
// CHECK1-NEXT:    store i64 [[SUB37]], ptr [[DOTCAPTURE_EXPR_28]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON39:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON39]], ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[TMP13:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_28]], align 8
// CHECK1-NEXT:    [[ADD40:%.*]] = add nsw i64 [[TMP13]], 1
// CHECK1-NEXT:    store i64 [[ADD40]], ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON42:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON42]], ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[TMP14:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_13]], align 8
// CHECK1-NEXT:    [[ADD43:%.*]] = add nsw i64 [[TMP14]], 1
// CHECK1-NEXT:    store i64 [[ADD43]], ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON45:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON45]], ptr [[DOTCAPTURE_EXPR_44]], align 8
// CHECK1-NEXT:    [[TMP15:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB46:%.*]] = sub nsw i64 [[TMP15]], 0
// CHECK1-NEXT:    [[DIV47:%.*]] = sdiv i64 [[SUB46]], 1
// CHECK1-NEXT:    [[MUL:%.*]] = mul nsw i64 128, [[DIV47]]
// CHECK1-NEXT:    [[TMP16:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB48:%.*]] = sub nsw i64 [[TMP16]], 0
// CHECK1-NEXT:    [[DIV49:%.*]] = sdiv i64 [[SUB48]], 1
// CHECK1-NEXT:    [[MUL50:%.*]] = mul nsw i64 [[MUL]], [[DIV49]]
// CHECK1-NEXT:    [[MUL51:%.*]] = mul nsw i64 [[MUL50]], 128
// CHECK1-NEXT:    [[SUB52:%.*]] = sub nsw i64 [[MUL51]], 1
// CHECK1-NEXT:    store i64 [[SUB52]], ptr [[DOTCAPTURE_EXPR_44]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON53:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON53]], ptr [[I]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON54:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON54]], ptr [[DOTPERMUTED_0_IV___BEGIN4]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON55:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON55]], ptr [[DOTPERMUTED_1_IV___BEGIN3]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON56:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON56]], ptr [[J]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[I]], align 4
// CHECK1-NEXT:    store i64 0, ptr [[DOTPERMUTED_0_IV___BEGIN4]], align 8
// CHECK1-NEXT:    store i64 0, ptr [[DOTPERMUTED_1_IV___BEGIN3]], align 8
// CHECK1-NEXT:    store i32 0, ptr [[J]], align 4
// CHECK1-NEXT:    [[TMP17:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[CMP:%.*]] = icmp slt i64 0, [[TMP17]]
// CHECK1-NEXT:    br i1 [[CMP]], label [[LAND_LHS_TRUE:%.*]], label [[OMP_PRECOND_END:%.*]]
// CHECK1:       land.lhs.true:
// CHECK1-NEXT:    [[TMP18:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[CMP57:%.*]] = icmp slt i64 0, [[TMP18]]
// CHECK1-NEXT:    br i1 [[CMP57]], label [[OMP_PRECOND_THEN:%.*]], label [[OMP_PRECOND_END]]
// CHECK1:       omp.precond.then:
// CHECK1-NEXT:    [[FREEZE_POISON58:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON58]], ptr [[DOTOMP_LB]], align 8
// CHECK1-NEXT:    store i64 0, ptr [[DOTOMP_LB]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON59:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON59]], ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[TMP19:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_44]], align 8
// CHECK1-NEXT:    store i64 [[TMP19]], ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON60:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON60]], ptr [[DOTOMP_STRIDE]], align 8
// CHECK1-NEXT:    store i64 1, ptr [[DOTOMP_STRIDE]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON61:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON61]], ptr [[DOTOMP_IS_LAST]], align 4
// CHECK1-NEXT:    store i32 0, ptr [[DOTOMP_IS_LAST]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON63:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON63]], ptr [[I62]], align 4
// CHECK1-NEXT:    [[FREEZE_POISON65:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON65]], ptr [[DOTPERMUTED_0_IV___BEGIN464]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON67:%.*]] = freeze i64 poison
// CHECK1-NEXT:    store i64 [[FREEZE_POISON67]], ptr [[DOTPERMUTED_1_IV___BEGIN366]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON69:%.*]] = freeze i32 poison
// CHECK1-NEXT:    store i32 [[FREEZE_POISON69]], ptr [[J68]], align 4
// CHECK1-NEXT:    call void @__kmpc_for_static_init_8(ptr @[[GLOB1]], i32 [[TMP0]], i32 34, ptr [[DOTOMP_IS_LAST]], ptr [[DOTOMP_LB]], ptr [[DOTOMP_UB]], ptr [[DOTOMP_STRIDE]], i64 1, i64 1)
// CHECK1-NEXT:    [[TMP20:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[TMP21:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_44]], align 8
// CHECK1-NEXT:    [[CMP70:%.*]] = icmp sgt i64 [[TMP20]], [[TMP21]]
// CHECK1-NEXT:    br i1 [[CMP70]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
// CHECK1:       cond.true:
// CHECK1-NEXT:    [[TMP22:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_44]], align 8
// CHECK1-NEXT:    br label [[COND_END:%.*]]
// CHECK1:       cond.false:
// CHECK1-NEXT:    [[TMP23:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    br label [[COND_END]]
// CHECK1:       cond.end:
// CHECK1-NEXT:    [[COND:%.*]] = phi i64 [ [[TMP22]], [[COND_TRUE]] ], [ [[TMP23]], [[COND_FALSE]] ]
// CHECK1-NEXT:    store i64 [[COND]], ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[TMP24:%.*]] = load i64, ptr [[DOTOMP_LB]], align 8
// CHECK1-NEXT:    store i64 [[TMP24]], ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK1:       omp.inner.for.cond:
// CHECK1-NEXT:    [[TMP25:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP26:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK1-NEXT:    [[CMP71:%.*]] = icmp sle i64 [[TMP25]], [[TMP26]]
// CHECK1-NEXT:    br i1 [[CMP71]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK1:       omp.inner.for.body:
// CHECK1-NEXT:    [[TMP27:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP28:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB72:%.*]] = sub nsw i64 [[TMP28]], 0
// CHECK1-NEXT:    [[DIV73:%.*]] = sdiv i64 [[SUB72]], 1
// CHECK1-NEXT:    [[MUL74:%.*]] = mul nsw i64 1, [[DIV73]]
// CHECK1-NEXT:    [[TMP29:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB75:%.*]] = sub nsw i64 [[TMP29]], 0
// CHECK1-NEXT:    [[DIV76:%.*]] = sdiv i64 [[SUB75]], 1
// CHECK1-NEXT:    [[MUL77:%.*]] = mul nsw i64 [[MUL74]], [[DIV76]]
// CHECK1-NEXT:    [[MUL78:%.*]] = mul nsw i64 [[MUL77]], 128
// CHECK1-NEXT:    [[DIV79:%.*]] = sdiv i64 [[TMP27]], [[MUL78]]
// CHECK1-NEXT:    [[MUL80:%.*]] = mul nsw i64 [[DIV79]], 1
// CHECK1-NEXT:    [[ADD81:%.*]] = add nsw i64 0, [[MUL80]]
// CHECK1-NEXT:    [[CONV:%.*]] = trunc i64 [[ADD81]] to i32
// CHECK1-NEXT:    store i32 [[CONV]], ptr [[I62]], align 4
// CHECK1-NEXT:    [[TMP30:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP31:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP32:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB82:%.*]] = sub nsw i64 [[TMP32]], 0
// CHECK1-NEXT:    [[DIV83:%.*]] = sdiv i64 [[SUB82]], 1
// CHECK1-NEXT:    [[MUL84:%.*]] = mul nsw i64 1, [[DIV83]]
// CHECK1-NEXT:    [[TMP33:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB85:%.*]] = sub nsw i64 [[TMP33]], 0
// CHECK1-NEXT:    [[DIV86:%.*]] = sdiv i64 [[SUB85]], 1
// CHECK1-NEXT:    [[MUL87:%.*]] = mul nsw i64 [[MUL84]], [[DIV86]]
// CHECK1-NEXT:    [[MUL88:%.*]] = mul nsw i64 [[MUL87]], 128
// CHECK1-NEXT:    [[DIV89:%.*]] = sdiv i64 [[TMP31]], [[MUL88]]
// CHECK1-NEXT:    [[TMP34:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB90:%.*]] = sub nsw i64 [[TMP34]], 0
// CHECK1-NEXT:    [[DIV91:%.*]] = sdiv i64 [[SUB90]], 1
// CHECK1-NEXT:    [[MUL92:%.*]] = mul nsw i64 1, [[DIV91]]
// CHECK1-NEXT:    [[TMP35:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB93:%.*]] = sub nsw i64 [[TMP35]], 0
// CHECK1-NEXT:    [[DIV94:%.*]] = sdiv i64 [[SUB93]], 1
// CHECK1-NEXT:    [[MUL95:%.*]] = mul nsw i64 [[MUL92]], [[DIV94]]
// CHECK1-NEXT:    [[MUL96:%.*]] = mul nsw i64 [[MUL95]], 128
// CHECK1-NEXT:    [[MUL97:%.*]] = mul nsw i64 [[DIV89]], [[MUL96]]
// CHECK1-NEXT:    [[SUB98:%.*]] = sub nsw i64 [[TMP30]], [[MUL97]]
// CHECK1-NEXT:    [[TMP36:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB99:%.*]] = sub nsw i64 [[TMP36]], 0
// CHECK1-NEXT:    [[DIV100:%.*]] = sdiv i64 [[SUB99]], 1
// CHECK1-NEXT:    [[MUL101:%.*]] = mul nsw i64 1, [[DIV100]]
// CHECK1-NEXT:    [[MUL102:%.*]] = mul nsw i64 [[MUL101]], 128
// CHECK1-NEXT:    [[DIV103:%.*]] = sdiv i64 [[SUB98]], [[MUL102]]
// CHECK1-NEXT:    [[MUL104:%.*]] = mul nsw i64 [[DIV103]], 1
// CHECK1-NEXT:    [[ADD105:%.*]] = add nsw i64 0, [[MUL104]]
// CHECK1-NEXT:    store i64 [[ADD105]], ptr [[DOTPERMUTED_0_IV___BEGIN464]], align 8
// CHECK1-NEXT:    [[TMP37:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP38:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP39:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB106:%.*]] = sub nsw i64 [[TMP39]], 0
// CHECK1-NEXT:    [[DIV107:%.*]] = sdiv i64 [[SUB106]], 1
// CHECK1-NEXT:    [[MUL108:%.*]] = mul nsw i64 1, [[DIV107]]
// CHECK1-NEXT:    [[TMP40:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB109:%.*]] = sub nsw i64 [[TMP40]], 0
// CHECK1-NEXT:    [[DIV110:%.*]] = sdiv i64 [[SUB109]], 1
// CHECK1-NEXT:    [[MUL111:%.*]] = mul nsw i64 [[MUL108]], [[DIV110]]
// CHECK1-NEXT:    [[MUL112:%.*]] = mul nsw i64 [[MUL111]], 128
// CHECK1-NEXT:    [[DIV113:%.*]] = sdiv i64 [[TMP38]], [[MUL112]]
// CHECK1-NEXT:    [[TMP41:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB114:%.*]] = sub nsw i64 [[TMP41]], 0
// CHECK1-NEXT:    [[DIV115:%.*]] = sdiv i64 [[SUB114]], 1
// CHECK1-NEXT:    [[MUL116:%.*]] = mul nsw i64 1, [[DIV115]]
// CHECK1-NEXT:    [[TMP42:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB117:%.*]] = sub nsw i64 [[TMP42]], 0
// CHECK1-NEXT:    [[DIV118:%.*]] = sdiv i64 [[SUB117]], 1
// CHECK1-NEXT:    [[MUL119:%.*]] = mul nsw i64 [[MUL116]], [[DIV118]]
// CHECK1-NEXT:    [[MUL120:%.*]] = mul nsw i64 [[MUL119]], 128
// CHECK1-NEXT:    [[MUL121:%.*]] = mul nsw i64 [[DIV113]], [[MUL120]]
// CHECK1-NEXT:    [[SUB122:%.*]] = sub nsw i64 [[TMP37]], [[MUL121]]
// CHECK1-NEXT:    [[TMP43:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP44:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP45:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB123:%.*]] = sub nsw i64 [[TMP45]], 0
// CHECK1-NEXT:    [[DIV124:%.*]] = sdiv i64 [[SUB123]], 1
// CHECK1-NEXT:    [[MUL125:%.*]] = mul nsw i64 1, [[DIV124]]
// CHECK1-NEXT:    [[TMP46:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB126:%.*]] = sub nsw i64 [[TMP46]], 0
// CHECK1-NEXT:    [[DIV127:%.*]] = sdiv i64 [[SUB126]], 1
// CHECK1-NEXT:    [[MUL128:%.*]] = mul nsw i64 [[MUL125]], [[DIV127]]
// CHECK1-NEXT:    [[MUL129:%.*]] = mul nsw i64 [[MUL128]], 128
// CHECK1-NEXT:    [[DIV130:%.*]] = sdiv i64 [[TMP44]], [[MUL129]]
// CHECK1-NEXT:    [[TMP47:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB131:%.*]] = sub nsw i64 [[TMP47]], 0
// CHECK1-NEXT:    [[DIV132:%.*]] = sdiv i64 [[SUB131]], 1
// CHECK1-NEXT:    [[MUL133:%.*]] = mul nsw i64 1, [[DIV132]]
// CHECK1-NEXT:    [[TMP48:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB134:%.*]] = sub nsw i64 [[TMP48]], 0
// CHECK1-NEXT:    [[DIV135:%.*]] = sdiv i64 [[SUB134]], 1
// CHECK1-NEXT:    [[MUL136:%.*]] = mul nsw i64 [[MUL133]], [[DIV135]]
// CHECK1-NEXT:    [[MUL137:%.*]] = mul nsw i64 [[MUL136]], 128
// CHECK1-NEXT:    [[MUL138:%.*]] = mul nsw i64 [[DIV130]], [[MUL137]]
// CHECK1-NEXT:    [[SUB139:%.*]] = sub nsw i64 [[TMP43]], [[MUL138]]
// CHECK1-NEXT:    [[TMP49:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB140:%.*]] = sub nsw i64 [[TMP49]], 0
// CHECK1-NEXT:    [[DIV141:%.*]] = sdiv i64 [[SUB140]], 1
// CHECK1-NEXT:    [[MUL142:%.*]] = mul nsw i64 1, [[DIV141]]
// CHECK1-NEXT:    [[MUL143:%.*]] = mul nsw i64 [[MUL142]], 128
// CHECK1-NEXT:    [[DIV144:%.*]] = sdiv i64 [[SUB139]], [[MUL143]]
// CHECK1-NEXT:    [[TMP50:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB145:%.*]] = sub nsw i64 [[TMP50]], 0
// CHECK1-NEXT:    [[DIV146:%.*]] = sdiv i64 [[SUB145]], 1
// CHECK1-NEXT:    [[MUL147:%.*]] = mul nsw i64 1, [[DIV146]]
// CHECK1-NEXT:    [[MUL148:%.*]] = mul nsw i64 [[MUL147]], 128
// CHECK1-NEXT:    [[MUL149:%.*]] = mul nsw i64 [[DIV144]], [[MUL148]]
// CHECK1-NEXT:    [[SUB150:%.*]] = sub nsw i64 [[SUB122]], [[MUL149]]
// CHECK1-NEXT:    [[DIV151:%.*]] = sdiv i64 [[SUB150]], 128
// CHECK1-NEXT:    [[MUL152:%.*]] = mul nsw i64 [[DIV151]], 1
// CHECK1-NEXT:    [[ADD153:%.*]] = add nsw i64 0, [[MUL152]]
// CHECK1-NEXT:    store i64 [[ADD153]], ptr [[DOTPERMUTED_1_IV___BEGIN366]], align 8
// CHECK1-NEXT:    [[TMP51:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP52:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP53:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB154:%.*]] = sub nsw i64 [[TMP53]], 0
// CHECK1-NEXT:    [[DIV155:%.*]] = sdiv i64 [[SUB154]], 1
// CHECK1-NEXT:    [[MUL156:%.*]] = mul nsw i64 1, [[DIV155]]
// CHECK1-NEXT:    [[TMP54:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB157:%.*]] = sub nsw i64 [[TMP54]], 0
// CHECK1-NEXT:    [[DIV158:%.*]] = sdiv i64 [[SUB157]], 1
// CHECK1-NEXT:    [[MUL159:%.*]] = mul nsw i64 [[MUL156]], [[DIV158]]
// CHECK1-NEXT:    [[MUL160:%.*]] = mul nsw i64 [[MUL159]], 128
// CHECK1-NEXT:    [[DIV161:%.*]] = sdiv i64 [[TMP52]], [[MUL160]]
// CHECK1-NEXT:    [[TMP55:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB162:%.*]] = sub nsw i64 [[TMP55]], 0
// CHECK1-NEXT:    [[DIV163:%.*]] = sdiv i64 [[SUB162]], 1
// CHECK1-NEXT:    [[MUL164:%.*]] = mul nsw i64 1, [[DIV163]]
// CHECK1-NEXT:    [[TMP56:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB165:%.*]] = sub nsw i64 [[TMP56]], 0
// CHECK1-NEXT:    [[DIV166:%.*]] = sdiv i64 [[SUB165]], 1
// CHECK1-NEXT:    [[MUL167:%.*]] = mul nsw i64 [[MUL164]], [[DIV166]]
// CHECK1-NEXT:    [[MUL168:%.*]] = mul nsw i64 [[MUL167]], 128
// CHECK1-NEXT:    [[MUL169:%.*]] = mul nsw i64 [[DIV161]], [[MUL168]]
// CHECK1-NEXT:    [[SUB170:%.*]] = sub nsw i64 [[TMP51]], [[MUL169]]
// CHECK1-NEXT:    [[TMP57:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP58:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP59:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB171:%.*]] = sub nsw i64 [[TMP59]], 0
// CHECK1-NEXT:    [[DIV172:%.*]] = sdiv i64 [[SUB171]], 1
// CHECK1-NEXT:    [[MUL173:%.*]] = mul nsw i64 1, [[DIV172]]
// CHECK1-NEXT:    [[TMP60:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB174:%.*]] = sub nsw i64 [[TMP60]], 0
// CHECK1-NEXT:    [[DIV175:%.*]] = sdiv i64 [[SUB174]], 1
// CHECK1-NEXT:    [[MUL176:%.*]] = mul nsw i64 [[MUL173]], [[DIV175]]
// CHECK1-NEXT:    [[MUL177:%.*]] = mul nsw i64 [[MUL176]], 128
// CHECK1-NEXT:    [[DIV178:%.*]] = sdiv i64 [[TMP58]], [[MUL177]]
// CHECK1-NEXT:    [[TMP61:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB179:%.*]] = sub nsw i64 [[TMP61]], 0
// CHECK1-NEXT:    [[DIV180:%.*]] = sdiv i64 [[SUB179]], 1
// CHECK1-NEXT:    [[MUL181:%.*]] = mul nsw i64 1, [[DIV180]]
// CHECK1-NEXT:    [[TMP62:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB182:%.*]] = sub nsw i64 [[TMP62]], 0
// CHECK1-NEXT:    [[DIV183:%.*]] = sdiv i64 [[SUB182]], 1
// CHECK1-NEXT:    [[MUL184:%.*]] = mul nsw i64 [[MUL181]], [[DIV183]]
// CHECK1-NEXT:    [[MUL185:%.*]] = mul nsw i64 [[MUL184]], 128
// CHECK1-NEXT:    [[MUL186:%.*]] = mul nsw i64 [[DIV178]], [[MUL185]]
// CHECK1-NEXT:    [[SUB187:%.*]] = sub nsw i64 [[TMP57]], [[MUL186]]
// CHECK1-NEXT:    [[TMP63:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB188:%.*]] = sub nsw i64 [[TMP63]], 0
// CHECK1-NEXT:    [[DIV189:%.*]] = sdiv i64 [[SUB188]], 1
// CHECK1-NEXT:    [[MUL190:%.*]] = mul nsw i64 1, [[DIV189]]
// CHECK1-NEXT:    [[MUL191:%.*]] = mul nsw i64 [[MUL190]], 128
// CHECK1-NEXT:    [[DIV192:%.*]] = sdiv i64 [[SUB187]], [[MUL191]]
// CHECK1-NEXT:    [[TMP64:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB193:%.*]] = sub nsw i64 [[TMP64]], 0
// CHECK1-NEXT:    [[DIV194:%.*]] = sdiv i64 [[SUB193]], 1
// CHECK1-NEXT:    [[MUL195:%.*]] = mul nsw i64 1, [[DIV194]]
// CHECK1-NEXT:    [[MUL196:%.*]] = mul nsw i64 [[MUL195]], 128
// CHECK1-NEXT:    [[MUL197:%.*]] = mul nsw i64 [[DIV192]], [[MUL196]]
// CHECK1-NEXT:    [[SUB198:%.*]] = sub nsw i64 [[SUB170]], [[MUL197]]
// CHECK1-NEXT:    [[TMP65:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP66:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP67:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB199:%.*]] = sub nsw i64 [[TMP67]], 0
// CHECK1-NEXT:    [[DIV200:%.*]] = sdiv i64 [[SUB199]], 1
// CHECK1-NEXT:    [[MUL201:%.*]] = mul nsw i64 1, [[DIV200]]
// CHECK1-NEXT:    [[TMP68:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB202:%.*]] = sub nsw i64 [[TMP68]], 0
// CHECK1-NEXT:    [[DIV203:%.*]] = sdiv i64 [[SUB202]], 1
// CHECK1-NEXT:    [[MUL204:%.*]] = mul nsw i64 [[MUL201]], [[DIV203]]
// CHECK1-NEXT:    [[MUL205:%.*]] = mul nsw i64 [[MUL204]], 128
// CHECK1-NEXT:    [[DIV206:%.*]] = sdiv i64 [[TMP66]], [[MUL205]]
// CHECK1-NEXT:    [[TMP69:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB207:%.*]] = sub nsw i64 [[TMP69]], 0
// CHECK1-NEXT:    [[DIV208:%.*]] = sdiv i64 [[SUB207]], 1
// CHECK1-NEXT:    [[MUL209:%.*]] = mul nsw i64 1, [[DIV208]]
// CHECK1-NEXT:    [[TMP70:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB210:%.*]] = sub nsw i64 [[TMP70]], 0
// CHECK1-NEXT:    [[DIV211:%.*]] = sdiv i64 [[SUB210]], 1
// CHECK1-NEXT:    [[MUL212:%.*]] = mul nsw i64 [[MUL209]], [[DIV211]]
// CHECK1-NEXT:    [[MUL213:%.*]] = mul nsw i64 [[MUL212]], 128
// CHECK1-NEXT:    [[MUL214:%.*]] = mul nsw i64 [[DIV206]], [[MUL213]]
// CHECK1-NEXT:    [[SUB215:%.*]] = sub nsw i64 [[TMP65]], [[MUL214]]
// CHECK1-NEXT:    [[TMP71:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP72:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[TMP73:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB216:%.*]] = sub nsw i64 [[TMP73]], 0
// CHECK1-NEXT:    [[DIV217:%.*]] = sdiv i64 [[SUB216]], 1
// CHECK1-NEXT:    [[MUL218:%.*]] = mul nsw i64 1, [[DIV217]]
// CHECK1-NEXT:    [[TMP74:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB219:%.*]] = sub nsw i64 [[TMP74]], 0
// CHECK1-NEXT:    [[DIV220:%.*]] = sdiv i64 [[SUB219]], 1
// CHECK1-NEXT:    [[MUL221:%.*]] = mul nsw i64 [[MUL218]], [[DIV220]]
// CHECK1-NEXT:    [[MUL222:%.*]] = mul nsw i64 [[MUL221]], 128
// CHECK1-NEXT:    [[DIV223:%.*]] = sdiv i64 [[TMP72]], [[MUL222]]
// CHECK1-NEXT:    [[TMP75:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK1-NEXT:    [[SUB224:%.*]] = sub nsw i64 [[TMP75]], 0
// CHECK1-NEXT:    [[DIV225:%.*]] = sdiv i64 [[SUB224]], 1
// CHECK1-NEXT:    [[MUL226:%.*]] = mul nsw i64 1, [[DIV225]]
// CHECK1-NEXT:    [[TMP76:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB227:%.*]] = sub nsw i64 [[TMP76]], 0
// CHECK1-NEXT:    [[DIV228:%.*]] = sdiv i64 [[SUB227]], 1
// CHECK1-NEXT:    [[MUL229:%.*]] = mul nsw i64 [[MUL226]], [[DIV228]]
// CHECK1-NEXT:    [[MUL230:%.*]] = mul nsw i64 [[MUL229]], 128
// CHECK1-NEXT:    [[MUL231:%.*]] = mul nsw i64 [[DIV223]], [[MUL230]]
// CHECK1-NEXT:    [[SUB232:%.*]] = sub nsw i64 [[TMP71]], [[MUL231]]
// CHECK1-NEXT:    [[TMP77:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB233:%.*]] = sub nsw i64 [[TMP77]], 0
// CHECK1-NEXT:    [[DIV234:%.*]] = sdiv i64 [[SUB233]], 1
// CHECK1-NEXT:    [[MUL235:%.*]] = mul nsw i64 1, [[DIV234]]
// CHECK1-NEXT:    [[MUL236:%.*]] = mul nsw i64 [[MUL235]], 128
// CHECK1-NEXT:    [[DIV237:%.*]] = sdiv i64 [[SUB232]], [[MUL236]]
// CHECK1-NEXT:    [[TMP78:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK1-NEXT:    [[SUB238:%.*]] = sub nsw i64 [[TMP78]], 0
// CHECK1-NEXT:    [[DIV239:%.*]] = sdiv i64 [[SUB238]], 1
// CHECK1-NEXT:    [[MUL240:%.*]] = mul nsw i64 1, [[DIV239]]
// CHECK1-NEXT:    [[MUL241:%.*]] = mul nsw i64 [[MUL240]], 128
// CHECK1-NEXT:    [[MUL242:%.*]] = mul nsw i64 [[DIV237]], [[MUL241]]
// CHECK1-NEXT:    [[SUB243:%.*]] = sub nsw i64 [[SUB215]], [[MUL242]]
// CHECK1-NEXT:    [[DIV244:%.*]] = sdiv i64 [[SUB243]], 128
// CHECK1-NEXT:    [[MUL245:%.*]] = mul nsw i64 [[DIV244]], 128
// CHECK1-NEXT:    [[SUB246:%.*]] = sub nsw i64 [[SUB198]], [[MUL245]]
// CHECK1-NEXT:    [[MUL247:%.*]] = mul nsw i64 [[SUB246]], 1
// CHECK1-NEXT:    [[ADD248:%.*]] = add nsw i64 0, [[MUL247]]
// CHECK1-NEXT:    [[CONV249:%.*]] = trunc i64 [[ADD248]] to i32
// CHECK1-NEXT:    store i32 [[CONV249]], ptr [[J68]], align 4
// CHECK1-NEXT:    [[TMP79:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_23]], align 8
// CHECK1-NEXT:    [[TMP80:%.*]] = load i64, ptr [[DOTPERMUTED_0_IV___BEGIN464]], align 8
// CHECK1-NEXT:    [[MUL250:%.*]] = mul nsw i64 [[TMP80]], 1
// CHECK1-NEXT:    [[ADD_PTR251:%.*]] = getelementptr inbounds double, ptr [[TMP79]], i64 [[MUL250]]
// CHECK1-NEXT:    store ptr [[ADD_PTR251]], ptr [[__BEGIN4]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON252:%.*]] = freeze ptr poison
// CHECK1-NEXT:    store ptr [[FREEZE_POISON252]], ptr [[BB]], align 8
// CHECK1-NEXT:    [[TMP81:%.*]] = load ptr, ptr [[__BEGIN4]], align 8
// CHECK1-NEXT:    store ptr [[TMP81]], ptr [[BB]], align 8
// CHECK1-NEXT:    [[TMP82:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK1-NEXT:    [[TMP83:%.*]] = load i64, ptr [[DOTPERMUTED_1_IV___BEGIN366]], align 8
// CHECK1-NEXT:    [[MUL253:%.*]] = mul nsw i64 [[TMP83]], 1
// CHECK1-NEXT:    [[ADD_PTR254:%.*]] = getelementptr inbounds double, ptr [[TMP82]], i64 [[MUL253]]
// CHECK1-NEXT:    store ptr [[ADD_PTR254]], ptr [[__BEGIN3]], align 8
// CHECK1-NEXT:    [[FREEZE_POISON255:%.*]] = freeze double poison
// CHECK1-NEXT:    store double [[FREEZE_POISON255]], ptr [[AA]], align 8
// CHECK1-NEXT:    [[TMP84:%.*]] = load ptr, ptr [[__BEGIN3]], align 8
// CHECK1-NEXT:    [[TMP85:%.*]] = load double, ptr [[TMP84]], align 8, !freeze_bits [[META13]]
// CHECK1-NEXT:    store double [[TMP85]], ptr [[AA]], align 8
// CHECK1-NEXT:    [[TMP86:%.*]] = load i32, ptr [[I62]], align 4
// CHECK1-NEXT:    [[TMP87:%.*]] = load double, ptr [[C]], align 8
// CHECK1-NEXT:    [[TMP88:%.*]] = load double, ptr [[AA]], align 8
// CHECK1-NEXT:    [[TMP89:%.*]] = load double, ptr [[D]], align 8
// CHECK1-NEXT:    [[TMP90:%.*]] = load ptr, ptr [[BB]], align 8, !nonnull [[META13]], !align [[META14]]
// CHECK1-NEXT:    [[TMP91:%.*]] = load double, ptr [[TMP90]], align 8, !freeze_bits [[META13]]
// CHECK1-NEXT:    [[TMP92:%.*]] = load i32, ptr [[J68]], align 4
// CHECK1-NEXT:    call void (...) @body(i32 noundef [[TMP86]], double noundef [[TMP87]], double noundef [[TMP88]], double noundef [[TMP89]], double noundef [[TMP91]], i32 noundef [[TMP92]])
// CHECK1-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK1:       omp.body.continue:
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK1:       omp.inner.for.inc:
// CHECK1-NEXT:    [[TMP93:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    [[ADD256:%.*]] = add nsw i64 [[TMP93]], 1
// CHECK1-NEXT:    store i64 [[ADD256]], ptr [[DOTOMP_IV]], align 8
// CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND]]
// CHECK1:       omp.inner.for.end:
// CHECK1-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
// CHECK1:       omp.loop.exit:
// CHECK1-NEXT:    call void @__kmpc_for_static_fini(ptr @[[GLOB1]], i32 [[TMP0]])
// CHECK1-NEXT:    br label [[OMP_PRECOND_END]]
// CHECK1:       omp.precond.end:
// CHECK1-NEXT:    call void @__kmpc_barrier(ptr @[[GLOB3]], i32 [[TMP0]])
// CHECK1-NEXT:    ret void
//
//
// CHECK2-LABEL: define {{[^@]+}}@body
// CHECK2-SAME: (...) #[[ATTR0:[0-9]+]] {
// CHECK2-NEXT:  entry:
// CHECK2-NEXT:    ret void
//
//
// CHECK2-LABEL: define {{[^@]+}}@foo1
// CHECK2-SAME: (i32 noundef [[START:%.*]], i32 noundef [[END:%.*]], i32 noundef [[STEP:%.*]]) #[[ATTR0]] {
// CHECK2-NEXT:  entry:
// CHECK2-NEXT:    [[START_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[END_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[STEP_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    store i32 [[START]], ptr [[START_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[END]], ptr [[END_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[STEP]], ptr [[STEP_ADDR]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON]], ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP0:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP0]], ptr [[I]], align 4
// CHECK2-NEXT:    br label [[FOR_COND:%.*]]
// CHECK2:       for.cond:
// CHECK2-NEXT:    [[TMP1:%.*]] = load i32, ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP2:%.*]] = load i32, ptr [[END_ADDR]], align 4
// CHECK2-NEXT:    [[CMP:%.*]] = icmp slt i32 [[TMP1]], [[TMP2]]
// CHECK2-NEXT:    br i1 [[CMP]], label [[FOR_BODY:%.*]], label [[FOR_END:%.*]]
// CHECK2:       for.body:
// CHECK2-NEXT:    [[TMP3:%.*]] = load i32, ptr [[I]], align 4
// CHECK2-NEXT:    call void (...) @body(i32 noundef [[TMP3]])
// CHECK2-NEXT:    br label [[FOR_INC:%.*]]
// CHECK2:       for.inc:
// CHECK2-NEXT:    [[TMP4:%.*]] = load i32, ptr [[STEP_ADDR]], align 4
// CHECK2-NEXT:    [[TMP5:%.*]] = load i32, ptr [[I]], align 4
// CHECK2-NEXT:    [[ADD:%.*]] = add nsw i32 [[TMP5]], [[TMP4]]
// CHECK2-NEXT:    store i32 [[ADD]], ptr [[I]], align 4
// CHECK2-NEXT:    br label [[FOR_COND]], !llvm.loop [[LOOP3:![0-9]+]]
// CHECK2:       for.end:
// CHECK2-NEXT:    ret void
//
//
// CHECK2-LABEL: define {{[^@]+}}@foo10
// CHECK2-SAME: () #[[ATTR0]] {
// CHECK2-NEXT:  entry:
// CHECK2-NEXT:    [[A:%.*]] = alloca [128 x double], align 16
// CHECK2-NEXT:    [[B:%.*]] = alloca [16 x double], align 16
// CHECK2-NEXT:    [[DOTOMP_IV:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[TMP:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[_TMP1:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[_TMP2:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[_TMP3:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[C:%.*]] = alloca double, align 8
// CHECK2-NEXT:    [[__RANGE3:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[__END3:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[__BEGIN3:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_11:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_13:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[D:%.*]] = alloca double, align 8
// CHECK2-NEXT:    [[__RANGE4:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[__END4:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[__BEGIN4:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_23:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_26:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_28:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_38:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_41:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_44:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_0_IV___BEGIN4:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[DOTPERMUTED_1_IV___BEGIN3:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_LB:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[DOTOMP_UB:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[I62:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_0_IV___BEGIN464:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[DOTPERMUTED_1_IV___BEGIN366:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[J68:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[BB:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[AA:%.*]] = alloca double, align 8
// CHECK2-NEXT:    [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB2:[0-9]+]])
// CHECK2-NEXT:    [[FREEZE_POISON:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON]], ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON4:%.*]] = freeze double poison
// CHECK2-NEXT:    store double [[FREEZE_POISON4]], ptr [[C]], align 8
// CHECK2-NEXT:    store double 4.200000e+01, ptr [[C]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON5:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON5]], ptr [[__RANGE3]], align 8
// CHECK2-NEXT:    store ptr [[A]], ptr [[__RANGE3]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON6:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON6]], ptr [[__END3]], align 8
// CHECK2-NEXT:    [[TMP1:%.*]] = load ptr, ptr [[__RANGE3]], align 8, !nonnull [[META5:![0-9]+]], !align [[META6:![0-9]+]]
// CHECK2-NEXT:    [[ARRAYDECAY:%.*]] = getelementptr inbounds [128 x double], ptr [[TMP1]], i64 0, i64 0
// CHECK2-NEXT:    [[ADD_PTR:%.*]] = getelementptr inbounds double, ptr [[ARRAYDECAY]], i64 128
// CHECK2-NEXT:    store ptr [[ADD_PTR]], ptr [[__END3]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON7:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON7]], ptr [[__BEGIN3]], align 8
// CHECK2-NEXT:    [[TMP2:%.*]] = load ptr, ptr [[__RANGE3]], align 8, !nonnull [[META5]], !align [[META6]]
// CHECK2-NEXT:    [[ARRAYDECAY8:%.*]] = getelementptr inbounds [128 x double], ptr [[TMP2]], i64 0, i64 0
// CHECK2-NEXT:    store ptr [[ARRAYDECAY8]], ptr [[__BEGIN3]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON9:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON9]], ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK2-NEXT:    [[TMP3:%.*]] = load ptr, ptr [[__RANGE3]], align 8, !nonnull [[META5]], !align [[META6]]
// CHECK2-NEXT:    [[ARRAYDECAY10:%.*]] = getelementptr inbounds [128 x double], ptr [[TMP3]], i64 0, i64 0
// CHECK2-NEXT:    store ptr [[ARRAYDECAY10]], ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON12:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON12]], ptr [[DOTCAPTURE_EXPR_11]], align 8
// CHECK2-NEXT:    [[TMP4:%.*]] = load ptr, ptr [[__END3]], align 8
// CHECK2-NEXT:    store ptr [[TMP4]], ptr [[DOTCAPTURE_EXPR_11]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON14:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON14]], ptr [[DOTCAPTURE_EXPR_13]], align 8
// CHECK2-NEXT:    [[TMP5:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_11]], align 8
// CHECK2-NEXT:    [[TMP6:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK2-NEXT:    [[SUB_PTR_LHS_CAST:%.*]] = ptrtoint ptr [[TMP5]] to i64
// CHECK2-NEXT:    [[SUB_PTR_RHS_CAST:%.*]] = ptrtoint ptr [[TMP6]] to i64
// CHECK2-NEXT:    [[SUB_PTR_SUB:%.*]] = sub i64 [[SUB_PTR_LHS_CAST]], [[SUB_PTR_RHS_CAST]]
// CHECK2-NEXT:    [[SUB_PTR_DIV:%.*]] = sdiv exact i64 [[SUB_PTR_SUB]], 8
// CHECK2-NEXT:    [[SUB:%.*]] = sub nsw i64 [[SUB_PTR_DIV]], 1
// CHECK2-NEXT:    [[ADD:%.*]] = add nsw i64 [[SUB]], 1
// CHECK2-NEXT:    [[DIV:%.*]] = sdiv i64 [[ADD]], 1
// CHECK2-NEXT:    [[SUB15:%.*]] = sub nsw i64 [[DIV]], 1
// CHECK2-NEXT:    store i64 [[SUB15]], ptr [[DOTCAPTURE_EXPR_13]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON16:%.*]] = freeze double poison
// CHECK2-NEXT:    store double [[FREEZE_POISON16]], ptr [[D]], align 8
// CHECK2-NEXT:    store double 4.200000e+01, ptr [[D]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON17:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON17]], ptr [[__RANGE4]], align 8
// CHECK2-NEXT:    store ptr [[B]], ptr [[__RANGE4]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON18:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON18]], ptr [[__END4]], align 8
// CHECK2-NEXT:    [[TMP7:%.*]] = load ptr, ptr [[__RANGE4]], align 8, !nonnull [[META5]], !align [[META6]]
// CHECK2-NEXT:    [[ARRAYDECAY19:%.*]] = getelementptr inbounds [16 x double], ptr [[TMP7]], i64 0, i64 0
// CHECK2-NEXT:    [[ADD_PTR20:%.*]] = getelementptr inbounds double, ptr [[ARRAYDECAY19]], i64 16
// CHECK2-NEXT:    store ptr [[ADD_PTR20]], ptr [[__END4]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON21:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON21]], ptr [[__BEGIN4]], align 8
// CHECK2-NEXT:    [[TMP8:%.*]] = load ptr, ptr [[__RANGE4]], align 8, !nonnull [[META5]], !align [[META6]]
// CHECK2-NEXT:    [[ARRAYDECAY22:%.*]] = getelementptr inbounds [16 x double], ptr [[TMP8]], i64 0, i64 0
// CHECK2-NEXT:    store ptr [[ARRAYDECAY22]], ptr [[__BEGIN4]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON24:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON24]], ptr [[DOTCAPTURE_EXPR_23]], align 8
// CHECK2-NEXT:    [[TMP9:%.*]] = load ptr, ptr [[__RANGE4]], align 8, !nonnull [[META5]], !align [[META6]]
// CHECK2-NEXT:    [[ARRAYDECAY25:%.*]] = getelementptr inbounds [16 x double], ptr [[TMP9]], i64 0, i64 0
// CHECK2-NEXT:    store ptr [[ARRAYDECAY25]], ptr [[DOTCAPTURE_EXPR_23]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON27:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON27]], ptr [[DOTCAPTURE_EXPR_26]], align 8
// CHECK2-NEXT:    [[TMP10:%.*]] = load ptr, ptr [[__END4]], align 8
// CHECK2-NEXT:    store ptr [[TMP10]], ptr [[DOTCAPTURE_EXPR_26]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON29:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON29]], ptr [[DOTCAPTURE_EXPR_28]], align 8
// CHECK2-NEXT:    [[TMP11:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_26]], align 8
// CHECK2-NEXT:    [[TMP12:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_23]], align 8
// CHECK2-NEXT:    [[SUB_PTR_LHS_CAST30:%.*]] = ptrtoint ptr [[TMP11]] to i64
// CHECK2-NEXT:    [[SUB_PTR_RHS_CAST31:%.*]] = ptrtoint ptr [[TMP12]] to i64
// CHECK2-NEXT:    [[SUB_PTR_SUB32:%.*]] = sub i64 [[SUB_PTR_LHS_CAST30]], [[SUB_PTR_RHS_CAST31]]
// CHECK2-NEXT:    [[SUB_PTR_DIV33:%.*]] = sdiv exact i64 [[SUB_PTR_SUB32]], 8
// CHECK2-NEXT:    [[SUB34:%.*]] = sub nsw i64 [[SUB_PTR_DIV33]], 1
// CHECK2-NEXT:    [[ADD35:%.*]] = add nsw i64 [[SUB34]], 1
// CHECK2-NEXT:    [[DIV36:%.*]] = sdiv i64 [[ADD35]], 1
// CHECK2-NEXT:    [[SUB37:%.*]] = sub nsw i64 [[DIV36]], 1
// CHECK2-NEXT:    store i64 [[SUB37]], ptr [[DOTCAPTURE_EXPR_28]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON39:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON39]], ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[TMP13:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_28]], align 8
// CHECK2-NEXT:    [[ADD40:%.*]] = add nsw i64 [[TMP13]], 1
// CHECK2-NEXT:    store i64 [[ADD40]], ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON42:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON42]], ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[TMP14:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_13]], align 8
// CHECK2-NEXT:    [[ADD43:%.*]] = add nsw i64 [[TMP14]], 1
// CHECK2-NEXT:    store i64 [[ADD43]], ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON45:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON45]], ptr [[DOTCAPTURE_EXPR_44]], align 8
// CHECK2-NEXT:    [[TMP15:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB46:%.*]] = sub nsw i64 [[TMP15]], 0
// CHECK2-NEXT:    [[DIV47:%.*]] = sdiv i64 [[SUB46]], 1
// CHECK2-NEXT:    [[MUL:%.*]] = mul nsw i64 128, [[DIV47]]
// CHECK2-NEXT:    [[TMP16:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB48:%.*]] = sub nsw i64 [[TMP16]], 0
// CHECK2-NEXT:    [[DIV49:%.*]] = sdiv i64 [[SUB48]], 1
// CHECK2-NEXT:    [[MUL50:%.*]] = mul nsw i64 [[MUL]], [[DIV49]]
// CHECK2-NEXT:    [[MUL51:%.*]] = mul nsw i64 [[MUL50]], 128
// CHECK2-NEXT:    [[SUB52:%.*]] = sub nsw i64 [[MUL51]], 1
// CHECK2-NEXT:    store i64 [[SUB52]], ptr [[DOTCAPTURE_EXPR_44]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON53:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON53]], ptr [[I]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON54:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON54]], ptr [[DOTPERMUTED_0_IV___BEGIN4]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON55:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON55]], ptr [[DOTPERMUTED_1_IV___BEGIN3]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON56:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON56]], ptr [[J]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[I]], align 4
// CHECK2-NEXT:    store i64 0, ptr [[DOTPERMUTED_0_IV___BEGIN4]], align 8
// CHECK2-NEXT:    store i64 0, ptr [[DOTPERMUTED_1_IV___BEGIN3]], align 8
// CHECK2-NEXT:    store i32 0, ptr [[J]], align 4
// CHECK2-NEXT:    [[TMP17:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[CMP:%.*]] = icmp slt i64 0, [[TMP17]]
// CHECK2-NEXT:    br i1 [[CMP]], label [[LAND_LHS_TRUE:%.*]], label [[OMP_PRECOND_END:%.*]]
// CHECK2:       land.lhs.true:
// CHECK2-NEXT:    [[TMP18:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[CMP57:%.*]] = icmp slt i64 0, [[TMP18]]
// CHECK2-NEXT:    br i1 [[CMP57]], label [[OMP_PRECOND_THEN:%.*]], label [[OMP_PRECOND_END]]
// CHECK2:       omp.precond.then:
// CHECK2-NEXT:    [[FREEZE_POISON58:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON58]], ptr [[DOTOMP_LB]], align 8
// CHECK2-NEXT:    store i64 0, ptr [[DOTOMP_LB]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON59:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON59]], ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[TMP19:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_44]], align 8
// CHECK2-NEXT:    store i64 [[TMP19]], ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON60:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON60]], ptr [[DOTOMP_STRIDE]], align 8
// CHECK2-NEXT:    store i64 1, ptr [[DOTOMP_STRIDE]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON61:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON61]], ptr [[DOTOMP_IS_LAST]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTOMP_IS_LAST]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON63:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON63]], ptr [[I62]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON65:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON65]], ptr [[DOTPERMUTED_0_IV___BEGIN464]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON67:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON67]], ptr [[DOTPERMUTED_1_IV___BEGIN366]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON69:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON69]], ptr [[J68]], align 4
// CHECK2-NEXT:    call void @__kmpc_for_static_init_8(ptr @[[GLOB1:[0-9]+]], i32 [[TMP0]], i32 34, ptr [[DOTOMP_IS_LAST]], ptr [[DOTOMP_LB]], ptr [[DOTOMP_UB]], ptr [[DOTOMP_STRIDE]], i64 1, i64 1)
// CHECK2-NEXT:    [[TMP20:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[TMP21:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_44]], align 8
// CHECK2-NEXT:    [[CMP70:%.*]] = icmp sgt i64 [[TMP20]], [[TMP21]]
// CHECK2-NEXT:    br i1 [[CMP70]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
// CHECK2:       cond.true:
// CHECK2-NEXT:    [[TMP22:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_44]], align 8
// CHECK2-NEXT:    br label [[COND_END:%.*]]
// CHECK2:       cond.false:
// CHECK2-NEXT:    [[TMP23:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    br label [[COND_END]]
// CHECK2:       cond.end:
// CHECK2-NEXT:    [[COND:%.*]] = phi i64 [ [[TMP22]], [[COND_TRUE]] ], [ [[TMP23]], [[COND_FALSE]] ]
// CHECK2-NEXT:    store i64 [[COND]], ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[TMP24:%.*]] = load i64, ptr [[DOTOMP_LB]], align 8
// CHECK2-NEXT:    store i64 [[TMP24]], ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK2:       omp.inner.for.cond:
// CHECK2-NEXT:    [[TMP25:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP26:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[CMP71:%.*]] = icmp sle i64 [[TMP25]], [[TMP26]]
// CHECK2-NEXT:    br i1 [[CMP71]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK2:       omp.inner.for.body:
// CHECK2-NEXT:    [[TMP27:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP28:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB72:%.*]] = sub nsw i64 [[TMP28]], 0
// CHECK2-NEXT:    [[DIV73:%.*]] = sdiv i64 [[SUB72]], 1
// CHECK2-NEXT:    [[MUL74:%.*]] = mul nsw i64 1, [[DIV73]]
// CHECK2-NEXT:    [[TMP29:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB75:%.*]] = sub nsw i64 [[TMP29]], 0
// CHECK2-NEXT:    [[DIV76:%.*]] = sdiv i64 [[SUB75]], 1
// CHECK2-NEXT:    [[MUL77:%.*]] = mul nsw i64 [[MUL74]], [[DIV76]]
// CHECK2-NEXT:    [[MUL78:%.*]] = mul nsw i64 [[MUL77]], 128
// CHECK2-NEXT:    [[DIV79:%.*]] = sdiv i64 [[TMP27]], [[MUL78]]
// CHECK2-NEXT:    [[MUL80:%.*]] = mul nsw i64 [[DIV79]], 1
// CHECK2-NEXT:    [[ADD81:%.*]] = add nsw i64 0, [[MUL80]]
// CHECK2-NEXT:    [[CONV:%.*]] = trunc i64 [[ADD81]] to i32
// CHECK2-NEXT:    store i32 [[CONV]], ptr [[I62]], align 4
// CHECK2-NEXT:    [[TMP30:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP31:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP32:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB82:%.*]] = sub nsw i64 [[TMP32]], 0
// CHECK2-NEXT:    [[DIV83:%.*]] = sdiv i64 [[SUB82]], 1
// CHECK2-NEXT:    [[MUL84:%.*]] = mul nsw i64 1, [[DIV83]]
// CHECK2-NEXT:    [[TMP33:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB85:%.*]] = sub nsw i64 [[TMP33]], 0
// CHECK2-NEXT:    [[DIV86:%.*]] = sdiv i64 [[SUB85]], 1
// CHECK2-NEXT:    [[MUL87:%.*]] = mul nsw i64 [[MUL84]], [[DIV86]]
// CHECK2-NEXT:    [[MUL88:%.*]] = mul nsw i64 [[MUL87]], 128
// CHECK2-NEXT:    [[DIV89:%.*]] = sdiv i64 [[TMP31]], [[MUL88]]
// CHECK2-NEXT:    [[TMP34:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB90:%.*]] = sub nsw i64 [[TMP34]], 0
// CHECK2-NEXT:    [[DIV91:%.*]] = sdiv i64 [[SUB90]], 1
// CHECK2-NEXT:    [[MUL92:%.*]] = mul nsw i64 1, [[DIV91]]
// CHECK2-NEXT:    [[TMP35:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB93:%.*]] = sub nsw i64 [[TMP35]], 0
// CHECK2-NEXT:    [[DIV94:%.*]] = sdiv i64 [[SUB93]], 1
// CHECK2-NEXT:    [[MUL95:%.*]] = mul nsw i64 [[MUL92]], [[DIV94]]
// CHECK2-NEXT:    [[MUL96:%.*]] = mul nsw i64 [[MUL95]], 128
// CHECK2-NEXT:    [[MUL97:%.*]] = mul nsw i64 [[DIV89]], [[MUL96]]
// CHECK2-NEXT:    [[SUB98:%.*]] = sub nsw i64 [[TMP30]], [[MUL97]]
// CHECK2-NEXT:    [[TMP36:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB99:%.*]] = sub nsw i64 [[TMP36]], 0
// CHECK2-NEXT:    [[DIV100:%.*]] = sdiv i64 [[SUB99]], 1
// CHECK2-NEXT:    [[MUL101:%.*]] = mul nsw i64 1, [[DIV100]]
// CHECK2-NEXT:    [[MUL102:%.*]] = mul nsw i64 [[MUL101]], 128
// CHECK2-NEXT:    [[DIV103:%.*]] = sdiv i64 [[SUB98]], [[MUL102]]
// CHECK2-NEXT:    [[MUL104:%.*]] = mul nsw i64 [[DIV103]], 1
// CHECK2-NEXT:    [[ADD105:%.*]] = add nsw i64 0, [[MUL104]]
// CHECK2-NEXT:    store i64 [[ADD105]], ptr [[DOTPERMUTED_0_IV___BEGIN464]], align 8
// CHECK2-NEXT:    [[TMP37:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP38:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP39:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB106:%.*]] = sub nsw i64 [[TMP39]], 0
// CHECK2-NEXT:    [[DIV107:%.*]] = sdiv i64 [[SUB106]], 1
// CHECK2-NEXT:    [[MUL108:%.*]] = mul nsw i64 1, [[DIV107]]
// CHECK2-NEXT:    [[TMP40:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB109:%.*]] = sub nsw i64 [[TMP40]], 0
// CHECK2-NEXT:    [[DIV110:%.*]] = sdiv i64 [[SUB109]], 1
// CHECK2-NEXT:    [[MUL111:%.*]] = mul nsw i64 [[MUL108]], [[DIV110]]
// CHECK2-NEXT:    [[MUL112:%.*]] = mul nsw i64 [[MUL111]], 128
// CHECK2-NEXT:    [[DIV113:%.*]] = sdiv i64 [[TMP38]], [[MUL112]]
// CHECK2-NEXT:    [[TMP41:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB114:%.*]] = sub nsw i64 [[TMP41]], 0
// CHECK2-NEXT:    [[DIV115:%.*]] = sdiv i64 [[SUB114]], 1
// CHECK2-NEXT:    [[MUL116:%.*]] = mul nsw i64 1, [[DIV115]]
// CHECK2-NEXT:    [[TMP42:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB117:%.*]] = sub nsw i64 [[TMP42]], 0
// CHECK2-NEXT:    [[DIV118:%.*]] = sdiv i64 [[SUB117]], 1
// CHECK2-NEXT:    [[MUL119:%.*]] = mul nsw i64 [[MUL116]], [[DIV118]]
// CHECK2-NEXT:    [[MUL120:%.*]] = mul nsw i64 [[MUL119]], 128
// CHECK2-NEXT:    [[MUL121:%.*]] = mul nsw i64 [[DIV113]], [[MUL120]]
// CHECK2-NEXT:    [[SUB122:%.*]] = sub nsw i64 [[TMP37]], [[MUL121]]
// CHECK2-NEXT:    [[TMP43:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP44:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP45:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB123:%.*]] = sub nsw i64 [[TMP45]], 0
// CHECK2-NEXT:    [[DIV124:%.*]] = sdiv i64 [[SUB123]], 1
// CHECK2-NEXT:    [[MUL125:%.*]] = mul nsw i64 1, [[DIV124]]
// CHECK2-NEXT:    [[TMP46:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB126:%.*]] = sub nsw i64 [[TMP46]], 0
// CHECK2-NEXT:    [[DIV127:%.*]] = sdiv i64 [[SUB126]], 1
// CHECK2-NEXT:    [[MUL128:%.*]] = mul nsw i64 [[MUL125]], [[DIV127]]
// CHECK2-NEXT:    [[MUL129:%.*]] = mul nsw i64 [[MUL128]], 128
// CHECK2-NEXT:    [[DIV130:%.*]] = sdiv i64 [[TMP44]], [[MUL129]]
// CHECK2-NEXT:    [[TMP47:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB131:%.*]] = sub nsw i64 [[TMP47]], 0
// CHECK2-NEXT:    [[DIV132:%.*]] = sdiv i64 [[SUB131]], 1
// CHECK2-NEXT:    [[MUL133:%.*]] = mul nsw i64 1, [[DIV132]]
// CHECK2-NEXT:    [[TMP48:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB134:%.*]] = sub nsw i64 [[TMP48]], 0
// CHECK2-NEXT:    [[DIV135:%.*]] = sdiv i64 [[SUB134]], 1
// CHECK2-NEXT:    [[MUL136:%.*]] = mul nsw i64 [[MUL133]], [[DIV135]]
// CHECK2-NEXT:    [[MUL137:%.*]] = mul nsw i64 [[MUL136]], 128
// CHECK2-NEXT:    [[MUL138:%.*]] = mul nsw i64 [[DIV130]], [[MUL137]]
// CHECK2-NEXT:    [[SUB139:%.*]] = sub nsw i64 [[TMP43]], [[MUL138]]
// CHECK2-NEXT:    [[TMP49:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB140:%.*]] = sub nsw i64 [[TMP49]], 0
// CHECK2-NEXT:    [[DIV141:%.*]] = sdiv i64 [[SUB140]], 1
// CHECK2-NEXT:    [[MUL142:%.*]] = mul nsw i64 1, [[DIV141]]
// CHECK2-NEXT:    [[MUL143:%.*]] = mul nsw i64 [[MUL142]], 128
// CHECK2-NEXT:    [[DIV144:%.*]] = sdiv i64 [[SUB139]], [[MUL143]]
// CHECK2-NEXT:    [[TMP50:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB145:%.*]] = sub nsw i64 [[TMP50]], 0
// CHECK2-NEXT:    [[DIV146:%.*]] = sdiv i64 [[SUB145]], 1
// CHECK2-NEXT:    [[MUL147:%.*]] = mul nsw i64 1, [[DIV146]]
// CHECK2-NEXT:    [[MUL148:%.*]] = mul nsw i64 [[MUL147]], 128
// CHECK2-NEXT:    [[MUL149:%.*]] = mul nsw i64 [[DIV144]], [[MUL148]]
// CHECK2-NEXT:    [[SUB150:%.*]] = sub nsw i64 [[SUB122]], [[MUL149]]
// CHECK2-NEXT:    [[DIV151:%.*]] = sdiv i64 [[SUB150]], 128
// CHECK2-NEXT:    [[MUL152:%.*]] = mul nsw i64 [[DIV151]], 1
// CHECK2-NEXT:    [[ADD153:%.*]] = add nsw i64 0, [[MUL152]]
// CHECK2-NEXT:    store i64 [[ADD153]], ptr [[DOTPERMUTED_1_IV___BEGIN366]], align 8
// CHECK2-NEXT:    [[TMP51:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP52:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP53:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB154:%.*]] = sub nsw i64 [[TMP53]], 0
// CHECK2-NEXT:    [[DIV155:%.*]] = sdiv i64 [[SUB154]], 1
// CHECK2-NEXT:    [[MUL156:%.*]] = mul nsw i64 1, [[DIV155]]
// CHECK2-NEXT:    [[TMP54:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB157:%.*]] = sub nsw i64 [[TMP54]], 0
// CHECK2-NEXT:    [[DIV158:%.*]] = sdiv i64 [[SUB157]], 1
// CHECK2-NEXT:    [[MUL159:%.*]] = mul nsw i64 [[MUL156]], [[DIV158]]
// CHECK2-NEXT:    [[MUL160:%.*]] = mul nsw i64 [[MUL159]], 128
// CHECK2-NEXT:    [[DIV161:%.*]] = sdiv i64 [[TMP52]], [[MUL160]]
// CHECK2-NEXT:    [[TMP55:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB162:%.*]] = sub nsw i64 [[TMP55]], 0
// CHECK2-NEXT:    [[DIV163:%.*]] = sdiv i64 [[SUB162]], 1
// CHECK2-NEXT:    [[MUL164:%.*]] = mul nsw i64 1, [[DIV163]]
// CHECK2-NEXT:    [[TMP56:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB165:%.*]] = sub nsw i64 [[TMP56]], 0
// CHECK2-NEXT:    [[DIV166:%.*]] = sdiv i64 [[SUB165]], 1
// CHECK2-NEXT:    [[MUL167:%.*]] = mul nsw i64 [[MUL164]], [[DIV166]]
// CHECK2-NEXT:    [[MUL168:%.*]] = mul nsw i64 [[MUL167]], 128
// CHECK2-NEXT:    [[MUL169:%.*]] = mul nsw i64 [[DIV161]], [[MUL168]]
// CHECK2-NEXT:    [[SUB170:%.*]] = sub nsw i64 [[TMP51]], [[MUL169]]
// CHECK2-NEXT:    [[TMP57:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP58:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP59:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB171:%.*]] = sub nsw i64 [[TMP59]], 0
// CHECK2-NEXT:    [[DIV172:%.*]] = sdiv i64 [[SUB171]], 1
// CHECK2-NEXT:    [[MUL173:%.*]] = mul nsw i64 1, [[DIV172]]
// CHECK2-NEXT:    [[TMP60:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB174:%.*]] = sub nsw i64 [[TMP60]], 0
// CHECK2-NEXT:    [[DIV175:%.*]] = sdiv i64 [[SUB174]], 1
// CHECK2-NEXT:    [[MUL176:%.*]] = mul nsw i64 [[MUL173]], [[DIV175]]
// CHECK2-NEXT:    [[MUL177:%.*]] = mul nsw i64 [[MUL176]], 128
// CHECK2-NEXT:    [[DIV178:%.*]] = sdiv i64 [[TMP58]], [[MUL177]]
// CHECK2-NEXT:    [[TMP61:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB179:%.*]] = sub nsw i64 [[TMP61]], 0
// CHECK2-NEXT:    [[DIV180:%.*]] = sdiv i64 [[SUB179]], 1
// CHECK2-NEXT:    [[MUL181:%.*]] = mul nsw i64 1, [[DIV180]]
// CHECK2-NEXT:    [[TMP62:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB182:%.*]] = sub nsw i64 [[TMP62]], 0
// CHECK2-NEXT:    [[DIV183:%.*]] = sdiv i64 [[SUB182]], 1
// CHECK2-NEXT:    [[MUL184:%.*]] = mul nsw i64 [[MUL181]], [[DIV183]]
// CHECK2-NEXT:    [[MUL185:%.*]] = mul nsw i64 [[MUL184]], 128
// CHECK2-NEXT:    [[MUL186:%.*]] = mul nsw i64 [[DIV178]], [[MUL185]]
// CHECK2-NEXT:    [[SUB187:%.*]] = sub nsw i64 [[TMP57]], [[MUL186]]
// CHECK2-NEXT:    [[TMP63:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB188:%.*]] = sub nsw i64 [[TMP63]], 0
// CHECK2-NEXT:    [[DIV189:%.*]] = sdiv i64 [[SUB188]], 1
// CHECK2-NEXT:    [[MUL190:%.*]] = mul nsw i64 1, [[DIV189]]
// CHECK2-NEXT:    [[MUL191:%.*]] = mul nsw i64 [[MUL190]], 128
// CHECK2-NEXT:    [[DIV192:%.*]] = sdiv i64 [[SUB187]], [[MUL191]]
// CHECK2-NEXT:    [[TMP64:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB193:%.*]] = sub nsw i64 [[TMP64]], 0
// CHECK2-NEXT:    [[DIV194:%.*]] = sdiv i64 [[SUB193]], 1
// CHECK2-NEXT:    [[MUL195:%.*]] = mul nsw i64 1, [[DIV194]]
// CHECK2-NEXT:    [[MUL196:%.*]] = mul nsw i64 [[MUL195]], 128
// CHECK2-NEXT:    [[MUL197:%.*]] = mul nsw i64 [[DIV192]], [[MUL196]]
// CHECK2-NEXT:    [[SUB198:%.*]] = sub nsw i64 [[SUB170]], [[MUL197]]
// CHECK2-NEXT:    [[TMP65:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP66:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP67:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB199:%.*]] = sub nsw i64 [[TMP67]], 0
// CHECK2-NEXT:    [[DIV200:%.*]] = sdiv i64 [[SUB199]], 1
// CHECK2-NEXT:    [[MUL201:%.*]] = mul nsw i64 1, [[DIV200]]
// CHECK2-NEXT:    [[TMP68:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB202:%.*]] = sub nsw i64 [[TMP68]], 0
// CHECK2-NEXT:    [[DIV203:%.*]] = sdiv i64 [[SUB202]], 1
// CHECK2-NEXT:    [[MUL204:%.*]] = mul nsw i64 [[MUL201]], [[DIV203]]
// CHECK2-NEXT:    [[MUL205:%.*]] = mul nsw i64 [[MUL204]], 128
// CHECK2-NEXT:    [[DIV206:%.*]] = sdiv i64 [[TMP66]], [[MUL205]]
// CHECK2-NEXT:    [[TMP69:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB207:%.*]] = sub nsw i64 [[TMP69]], 0
// CHECK2-NEXT:    [[DIV208:%.*]] = sdiv i64 [[SUB207]], 1
// CHECK2-NEXT:    [[MUL209:%.*]] = mul nsw i64 1, [[DIV208]]
// CHECK2-NEXT:    [[TMP70:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB210:%.*]] = sub nsw i64 [[TMP70]], 0
// CHECK2-NEXT:    [[DIV211:%.*]] = sdiv i64 [[SUB210]], 1
// CHECK2-NEXT:    [[MUL212:%.*]] = mul nsw i64 [[MUL209]], [[DIV211]]
// CHECK2-NEXT:    [[MUL213:%.*]] = mul nsw i64 [[MUL212]], 128
// CHECK2-NEXT:    [[MUL214:%.*]] = mul nsw i64 [[DIV206]], [[MUL213]]
// CHECK2-NEXT:    [[SUB215:%.*]] = sub nsw i64 [[TMP65]], [[MUL214]]
// CHECK2-NEXT:    [[TMP71:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP72:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP73:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB216:%.*]] = sub nsw i64 [[TMP73]], 0
// CHECK2-NEXT:    [[DIV217:%.*]] = sdiv i64 [[SUB216]], 1
// CHECK2-NEXT:    [[MUL218:%.*]] = mul nsw i64 1, [[DIV217]]
// CHECK2-NEXT:    [[TMP74:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB219:%.*]] = sub nsw i64 [[TMP74]], 0
// CHECK2-NEXT:    [[DIV220:%.*]] = sdiv i64 [[SUB219]], 1
// CHECK2-NEXT:    [[MUL221:%.*]] = mul nsw i64 [[MUL218]], [[DIV220]]
// CHECK2-NEXT:    [[MUL222:%.*]] = mul nsw i64 [[MUL221]], 128
// CHECK2-NEXT:    [[DIV223:%.*]] = sdiv i64 [[TMP72]], [[MUL222]]
// CHECK2-NEXT:    [[TMP75:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_38]], align 8
// CHECK2-NEXT:    [[SUB224:%.*]] = sub nsw i64 [[TMP75]], 0
// CHECK2-NEXT:    [[DIV225:%.*]] = sdiv i64 [[SUB224]], 1
// CHECK2-NEXT:    [[MUL226:%.*]] = mul nsw i64 1, [[DIV225]]
// CHECK2-NEXT:    [[TMP76:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB227:%.*]] = sub nsw i64 [[TMP76]], 0
// CHECK2-NEXT:    [[DIV228:%.*]] = sdiv i64 [[SUB227]], 1
// CHECK2-NEXT:    [[MUL229:%.*]] = mul nsw i64 [[MUL226]], [[DIV228]]
// CHECK2-NEXT:    [[MUL230:%.*]] = mul nsw i64 [[MUL229]], 128
// CHECK2-NEXT:    [[MUL231:%.*]] = mul nsw i64 [[DIV223]], [[MUL230]]
// CHECK2-NEXT:    [[SUB232:%.*]] = sub nsw i64 [[TMP71]], [[MUL231]]
// CHECK2-NEXT:    [[TMP77:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB233:%.*]] = sub nsw i64 [[TMP77]], 0
// CHECK2-NEXT:    [[DIV234:%.*]] = sdiv i64 [[SUB233]], 1
// CHECK2-NEXT:    [[MUL235:%.*]] = mul nsw i64 1, [[DIV234]]
// CHECK2-NEXT:    [[MUL236:%.*]] = mul nsw i64 [[MUL235]], 128
// CHECK2-NEXT:    [[DIV237:%.*]] = sdiv i64 [[SUB232]], [[MUL236]]
// CHECK2-NEXT:    [[TMP78:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_41]], align 8
// CHECK2-NEXT:    [[SUB238:%.*]] = sub nsw i64 [[TMP78]], 0
// CHECK2-NEXT:    [[DIV239:%.*]] = sdiv i64 [[SUB238]], 1
// CHECK2-NEXT:    [[MUL240:%.*]] = mul nsw i64 1, [[DIV239]]
// CHECK2-NEXT:    [[MUL241:%.*]] = mul nsw i64 [[MUL240]], 128
// CHECK2-NEXT:    [[MUL242:%.*]] = mul nsw i64 [[DIV237]], [[MUL241]]
// CHECK2-NEXT:    [[SUB243:%.*]] = sub nsw i64 [[SUB215]], [[MUL242]]
// CHECK2-NEXT:    [[DIV244:%.*]] = sdiv i64 [[SUB243]], 128
// CHECK2-NEXT:    [[MUL245:%.*]] = mul nsw i64 [[DIV244]], 128
// CHECK2-NEXT:    [[SUB246:%.*]] = sub nsw i64 [[SUB198]], [[MUL245]]
// CHECK2-NEXT:    [[MUL247:%.*]] = mul nsw i64 [[SUB246]], 1
// CHECK2-NEXT:    [[ADD248:%.*]] = add nsw i64 0, [[MUL247]]
// CHECK2-NEXT:    [[CONV249:%.*]] = trunc i64 [[ADD248]] to i32
// CHECK2-NEXT:    store i32 [[CONV249]], ptr [[J68]], align 4
// CHECK2-NEXT:    [[TMP79:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_23]], align 8
// CHECK2-NEXT:    [[TMP80:%.*]] = load i64, ptr [[DOTPERMUTED_0_IV___BEGIN464]], align 8
// CHECK2-NEXT:    [[MUL250:%.*]] = mul nsw i64 [[TMP80]], 1
// CHECK2-NEXT:    [[ADD_PTR251:%.*]] = getelementptr inbounds double, ptr [[TMP79]], i64 [[MUL250]]
// CHECK2-NEXT:    store ptr [[ADD_PTR251]], ptr [[__BEGIN4]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON252:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON252]], ptr [[BB]], align 8
// CHECK2-NEXT:    [[TMP81:%.*]] = load ptr, ptr [[__BEGIN4]], align 8
// CHECK2-NEXT:    store ptr [[TMP81]], ptr [[BB]], align 8
// CHECK2-NEXT:    [[TMP82:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK2-NEXT:    [[TMP83:%.*]] = load i64, ptr [[DOTPERMUTED_1_IV___BEGIN366]], align 8
// CHECK2-NEXT:    [[MUL253:%.*]] = mul nsw i64 [[TMP83]], 1
// CHECK2-NEXT:    [[ADD_PTR254:%.*]] = getelementptr inbounds double, ptr [[TMP82]], i64 [[MUL253]]
// CHECK2-NEXT:    store ptr [[ADD_PTR254]], ptr [[__BEGIN3]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON255:%.*]] = freeze double poison
// CHECK2-NEXT:    store double [[FREEZE_POISON255]], ptr [[AA]], align 8
// CHECK2-NEXT:    [[TMP84:%.*]] = load ptr, ptr [[__BEGIN3]], align 8
// CHECK2-NEXT:    [[TMP85:%.*]] = load double, ptr [[TMP84]], align 8, !freeze_bits [[META5]]
// CHECK2-NEXT:    store double [[TMP85]], ptr [[AA]], align 8
// CHECK2-NEXT:    [[TMP86:%.*]] = load i32, ptr [[I62]], align 4
// CHECK2-NEXT:    [[TMP87:%.*]] = load double, ptr [[C]], align 8
// CHECK2-NEXT:    [[TMP88:%.*]] = load double, ptr [[AA]], align 8
// CHECK2-NEXT:    [[TMP89:%.*]] = load double, ptr [[D]], align 8
// CHECK2-NEXT:    [[TMP90:%.*]] = load ptr, ptr [[BB]], align 8, !nonnull [[META5]], !align [[META6]]
// CHECK2-NEXT:    [[TMP91:%.*]] = load double, ptr [[TMP90]], align 8, !freeze_bits [[META5]]
// CHECK2-NEXT:    [[TMP92:%.*]] = load i32, ptr [[J68]], align 4
// CHECK2-NEXT:    call void (...) @body(i32 noundef [[TMP86]], double noundef [[TMP87]], double noundef [[TMP88]], double noundef [[TMP89]], double noundef [[TMP91]], i32 noundef [[TMP92]])
// CHECK2-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK2:       omp.body.continue:
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK2:       omp.inner.for.inc:
// CHECK2-NEXT:    [[TMP93:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[ADD256:%.*]] = add nsw i64 [[TMP93]], 1
// CHECK2-NEXT:    store i64 [[ADD256]], ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND]]
// CHECK2:       omp.inner.for.end:
// CHECK2-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
// CHECK2:       omp.loop.exit:
// CHECK2-NEXT:    call void @__kmpc_for_static_fini(ptr @[[GLOB1]], i32 [[TMP0]])
// CHECK2-NEXT:    br label [[OMP_PRECOND_END]]
// CHECK2:       omp.precond.end:
// CHECK2-NEXT:    call void @__kmpc_barrier(ptr @[[GLOB3:[0-9]+]], i32 [[TMP0]])
// CHECK2-NEXT:    ret void
//
//
// CHECK2-LABEL: define {{[^@]+}}@foo2
// CHECK2-SAME: (i32 noundef [[START1:%.*]], i32 noundef [[START2:%.*]], i32 noundef [[END1:%.*]], i32 noundef [[END2:%.*]], i32 noundef [[STEP1:%.*]], i32 noundef [[STEP2:%.*]]) #[[ATTR0]] {
// CHECK2-NEXT:  entry:
// CHECK2-NEXT:    [[START1_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[START2_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[END1_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[END2_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[STEP1_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[STEP2_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_2:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTNEW_STEP:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_5:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_10:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_12:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTNEW_STEP14:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_16:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_0_IV_J:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_1_IV_I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    store i32 [[START1]], ptr [[START1_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[START2]], ptr [[START2_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[END1]], ptr [[END1_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[END2]], ptr [[END2_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[STEP1]], ptr [[STEP1_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[STEP2]], ptr [[STEP2_ADDR]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON]], ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP0:%.*]] = load i32, ptr [[START1_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP0]], ptr [[I]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON1:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON1]], ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    [[TMP1:%.*]] = load i32, ptr [[START1_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP1]], ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON3:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON3]], ptr [[DOTCAPTURE_EXPR_2]], align 4
// CHECK2-NEXT:    [[TMP2:%.*]] = load i32, ptr [[END1_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP2]], ptr [[DOTCAPTURE_EXPR_2]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[TMP3:%.*]] = load i32, ptr [[STEP1_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP3]], ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON6:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON6]], ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK2-NEXT:    [[TMP4:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_2]], align 4
// CHECK2-NEXT:    [[TMP5:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    [[SUB:%.*]] = sub i32 [[TMP4]], [[TMP5]]
// CHECK2-NEXT:    [[SUB7:%.*]] = sub i32 [[SUB]], 1
// CHECK2-NEXT:    [[TMP6:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[ADD:%.*]] = add i32 [[SUB7]], [[TMP6]]
// CHECK2-NEXT:    [[TMP7:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[DIV:%.*]] = udiv i32 [[ADD]], [[TMP7]]
// CHECK2-NEXT:    [[SUB8:%.*]] = sub i32 [[DIV]], 1
// CHECK2-NEXT:    store i32 [[SUB8]], ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON9:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON9]], ptr [[J]], align 4
// CHECK2-NEXT:    [[TMP8:%.*]] = load i32, ptr [[START2_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP8]], ptr [[J]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON11:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON11]], ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP9:%.*]] = load i32, ptr [[START2_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP9]], ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON13:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON13]], ptr [[DOTCAPTURE_EXPR_12]], align 4
// CHECK2-NEXT:    [[TMP10:%.*]] = load i32, ptr [[END2_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP10]], ptr [[DOTCAPTURE_EXPR_12]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON15:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON15]], ptr [[DOTNEW_STEP14]], align 4
// CHECK2-NEXT:    [[TMP11:%.*]] = load i32, ptr [[STEP2_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP11]], ptr [[DOTNEW_STEP14]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON17:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON17]], ptr [[DOTCAPTURE_EXPR_16]], align 4
// CHECK2-NEXT:    [[TMP12:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_12]], align 4
// CHECK2-NEXT:    [[TMP13:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[SUB18:%.*]] = sub i32 [[TMP12]], [[TMP13]]
// CHECK2-NEXT:    [[SUB19:%.*]] = sub i32 [[SUB18]], 1
// CHECK2-NEXT:    [[TMP14:%.*]] = load i32, ptr [[DOTNEW_STEP14]], align 4
// CHECK2-NEXT:    [[ADD20:%.*]] = add i32 [[SUB19]], [[TMP14]]
// CHECK2-NEXT:    [[TMP15:%.*]] = load i32, ptr [[DOTNEW_STEP14]], align 4
// CHECK2-NEXT:    [[DIV21:%.*]] = udiv i32 [[ADD20]], [[TMP15]]
// CHECK2-NEXT:    [[SUB22:%.*]] = sub i32 [[DIV21]], 1
// CHECK2-NEXT:    store i32 [[SUB22]], ptr [[DOTCAPTURE_EXPR_16]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON23:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON23]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    br label [[FOR_COND:%.*]]
// CHECK2:       for.cond:
// CHECK2-NEXT:    [[TMP16:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    [[TMP17:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_16]], align 4
// CHECK2-NEXT:    [[ADD24:%.*]] = add i32 [[TMP17]], 1
// CHECK2-NEXT:    [[CMP:%.*]] = icmp ult i32 [[TMP16]], [[ADD24]]
// CHECK2-NEXT:    br i1 [[CMP]], label [[FOR_BODY:%.*]], label [[FOR_END35:%.*]]
// CHECK2:       for.body:
// CHECK2-NEXT:    [[TMP18:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP19:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    [[TMP20:%.*]] = load i32, ptr [[DOTNEW_STEP14]], align 4
// CHECK2-NEXT:    [[MUL:%.*]] = mul i32 [[TMP19]], [[TMP20]]
// CHECK2-NEXT:    [[ADD25:%.*]] = add i32 [[TMP18]], [[MUL]]
// CHECK2-NEXT:    store i32 [[ADD25]], ptr [[J]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON26:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON26]], ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    br label [[FOR_COND27:%.*]]
// CHECK2:       for.cond27:
// CHECK2-NEXT:    [[TMP21:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    [[TMP22:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK2-NEXT:    [[ADD28:%.*]] = add i32 [[TMP22]], 1
// CHECK2-NEXT:    [[CMP29:%.*]] = icmp ult i32 [[TMP21]], [[ADD28]]
// CHECK2-NEXT:    br i1 [[CMP29]], label [[FOR_BODY30:%.*]], label [[FOR_END:%.*]]
// CHECK2:       for.body30:
// CHECK2-NEXT:    [[TMP23:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    [[TMP24:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    [[TMP25:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[MUL31:%.*]] = mul i32 [[TMP24]], [[TMP25]]
// CHECK2-NEXT:    [[ADD32:%.*]] = add i32 [[TMP23]], [[MUL31]]
// CHECK2-NEXT:    store i32 [[ADD32]], ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP26:%.*]] = load i32, ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP27:%.*]] = load i32, ptr [[J]], align 4
// CHECK2-NEXT:    call void (...) @body(i32 noundef [[TMP26]], i32 noundef [[TMP27]])
// CHECK2-NEXT:    br label [[FOR_INC:%.*]]
// CHECK2:       for.inc:
// CHECK2-NEXT:    [[TMP28:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    [[INC:%.*]] = add i32 [[TMP28]], 1
// CHECK2-NEXT:    store i32 [[INC]], ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    br label [[FOR_COND27]], !llvm.loop [[LOOP7:![0-9]+]]
// CHECK2:       for.end:
// CHECK2-NEXT:    br label [[FOR_INC33:%.*]]
// CHECK2:       for.inc33:
// CHECK2-NEXT:    [[TMP29:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    [[INC34:%.*]] = add i32 [[TMP29]], 1
// CHECK2-NEXT:    store i32 [[INC34]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    br label [[FOR_COND]], !llvm.loop [[LOOP8:![0-9]+]]
// CHECK2:       for.end35:
// CHECK2-NEXT:    ret void
//
//
// CHECK2-LABEL: define {{[^@]+}}@foo3
// CHECK2-SAME: () #[[ATTR0]] {
// CHECK2-NEXT:  entry:
// CHECK2-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[TMP:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_0_IV_J:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_1_IV_I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB2]])
// CHECK2-NEXT:    [[FREEZE_POISON:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON]], ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON1:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON1]], ptr [[I]], align 4
// CHECK2-NEXT:    store i32 7, ptr [[I]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON2:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON2]], ptr [[J]], align 4
// CHECK2-NEXT:    store i32 7, ptr [[J]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON3:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON3]], ptr [[DOTOMP_LB]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTOMP_LB]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    store i32 3, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON5:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON5]], ptr [[DOTOMP_STRIDE]], align 4
// CHECK2-NEXT:    store i32 1, ptr [[DOTOMP_STRIDE]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON6:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON6]], ptr [[DOTOMP_IS_LAST]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTOMP_IS_LAST]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON7:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON7]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    call void @__kmpc_for_static_init_4(ptr @[[GLOB1]], i32 [[TMP0]], i32 34, ptr [[DOTOMP_IS_LAST]], ptr [[DOTOMP_LB]], ptr [[DOTOMP_UB]], ptr [[DOTOMP_STRIDE]], i32 1, i32 1)
// CHECK2-NEXT:    [[TMP1:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP1]], 3
// CHECK2-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
// CHECK2:       cond.true:
// CHECK2-NEXT:    br label [[COND_END:%.*]]
// CHECK2:       cond.false:
// CHECK2-NEXT:    [[TMP2:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    br label [[COND_END]]
// CHECK2:       cond.end:
// CHECK2-NEXT:    [[COND:%.*]] = phi i32 [ 3, [[COND_TRUE]] ], [ [[TMP2]], [[COND_FALSE]] ]
// CHECK2-NEXT:    store i32 [[COND]], ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[TMP3:%.*]] = load i32, ptr [[DOTOMP_LB]], align 4
// CHECK2-NEXT:    store i32 [[TMP3]], ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK2:       omp.inner.for.cond:
// CHECK2-NEXT:    [[TMP4:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP5:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[CMP8:%.*]] = icmp sle i32 [[TMP4]], [[TMP5]]
// CHECK2-NEXT:    br i1 [[CMP8]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK2:       omp.inner.for.body:
// CHECK2-NEXT:    [[TMP6:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP6]], 1
// CHECK2-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
// CHECK2-NEXT:    store i32 [[ADD]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    [[TMP7:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    [[MUL9:%.*]] = mul nsw i32 [[TMP7]], 3
// CHECK2-NEXT:    [[ADD10:%.*]] = add nsw i32 7, [[MUL9]]
// CHECK2-NEXT:    store i32 [[ADD10]], ptr [[J]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON11:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON11]], ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    br label [[FOR_COND:%.*]]
// CHECK2:       for.cond:
// CHECK2-NEXT:    [[TMP8:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    [[CMP12:%.*]] = icmp slt i32 [[TMP8]], 4
// CHECK2-NEXT:    br i1 [[CMP12]], label [[FOR_BODY:%.*]], label [[FOR_END:%.*]]
// CHECK2:       for.body:
// CHECK2-NEXT:    [[TMP9:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    [[MUL13:%.*]] = mul nsw i32 [[TMP9]], 3
// CHECK2-NEXT:    [[ADD14:%.*]] = add nsw i32 7, [[MUL13]]
// CHECK2-NEXT:    store i32 [[ADD14]], ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP10:%.*]] = load i32, ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP11:%.*]] = load i32, ptr [[J]], align 4
// CHECK2-NEXT:    call void (...) @body(i32 noundef [[TMP10]], i32 noundef [[TMP11]])
// CHECK2-NEXT:    br label [[FOR_INC:%.*]]
// CHECK2:       for.inc:
// CHECK2-NEXT:    [[TMP12:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    [[INC:%.*]] = add nsw i32 [[TMP12]], 1
// CHECK2-NEXT:    store i32 [[INC]], ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    br label [[FOR_COND]], !llvm.loop [[LOOP9:![0-9]+]]
// CHECK2:       for.end:
// CHECK2-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK2:       omp.body.continue:
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK2:       omp.inner.for.inc:
// CHECK2-NEXT:    [[TMP13:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[ADD15:%.*]] = add nsw i32 [[TMP13]], 1
// CHECK2-NEXT:    store i32 [[ADD15]], ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND]]
// CHECK2:       omp.inner.for.end:
// CHECK2-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
// CHECK2:       omp.loop.exit:
// CHECK2-NEXT:    call void @__kmpc_for_static_fini(ptr @[[GLOB1]], i32 [[TMP0]])
// CHECK2-NEXT:    call void @__kmpc_barrier(ptr @[[GLOB3]], i32 [[TMP0]])
// CHECK2-NEXT:    ret void
//
//
// CHECK2-LABEL: define {{[^@]+}}@foo4
// CHECK2-SAME: () #[[ATTR0]] {
// CHECK2-NEXT:  entry:
// CHECK2-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[TMP:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[_TMP1:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[K:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_0_IV_J:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_1_IV_I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB2]])
// CHECK2-NEXT:    [[FREEZE_POISON:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON]], ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON2:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON2]], ptr [[I]], align 4
// CHECK2-NEXT:    store i32 7, ptr [[I]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON3:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON3]], ptr [[J]], align 4
// CHECK2-NEXT:    store i32 7, ptr [[J]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[DOTOMP_LB]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTOMP_LB]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON5:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON5]], ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    store i32 15, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON6:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON6]], ptr [[DOTOMP_STRIDE]], align 4
// CHECK2-NEXT:    store i32 1, ptr [[DOTOMP_STRIDE]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON7:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON7]], ptr [[DOTOMP_IS_LAST]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTOMP_IS_LAST]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON8:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON8]], ptr [[K]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON9:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON9]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    call void @__kmpc_for_static_init_4(ptr @[[GLOB1]], i32 [[TMP0]], i32 34, ptr [[DOTOMP_IS_LAST]], ptr [[DOTOMP_LB]], ptr [[DOTOMP_UB]], ptr [[DOTOMP_STRIDE]], i32 1, i32 1)
// CHECK2-NEXT:    [[TMP1:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP1]], 15
// CHECK2-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
// CHECK2:       cond.true:
// CHECK2-NEXT:    br label [[COND_END:%.*]]
// CHECK2:       cond.false:
// CHECK2-NEXT:    [[TMP2:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    br label [[COND_END]]
// CHECK2:       cond.end:
// CHECK2-NEXT:    [[COND:%.*]] = phi i32 [ 15, [[COND_TRUE]] ], [ [[TMP2]], [[COND_FALSE]] ]
// CHECK2-NEXT:    store i32 [[COND]], ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[TMP3:%.*]] = load i32, ptr [[DOTOMP_LB]], align 4
// CHECK2-NEXT:    store i32 [[TMP3]], ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK2:       omp.inner.for.cond:
// CHECK2-NEXT:    [[TMP4:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP5:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[CMP10:%.*]] = icmp sle i32 [[TMP4]], [[TMP5]]
// CHECK2-NEXT:    br i1 [[CMP10]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK2:       omp.inner.for.body:
// CHECK2-NEXT:    [[TMP6:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[DIV:%.*]] = sdiv i32 [[TMP6]], 4
// CHECK2-NEXT:    [[MUL:%.*]] = mul nsw i32 [[DIV]], 3
// CHECK2-NEXT:    [[ADD:%.*]] = add nsw i32 7, [[MUL]]
// CHECK2-NEXT:    store i32 [[ADD]], ptr [[K]], align 4
// CHECK2-NEXT:    [[TMP7:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP8:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[DIV11:%.*]] = sdiv i32 [[TMP8]], 4
// CHECK2-NEXT:    [[MUL12:%.*]] = mul nsw i32 [[DIV11]], 4
// CHECK2-NEXT:    [[SUB:%.*]] = sub nsw i32 [[TMP7]], [[MUL12]]
// CHECK2-NEXT:    [[MUL13:%.*]] = mul nsw i32 [[SUB]], 1
// CHECK2-NEXT:    [[ADD14:%.*]] = add nsw i32 0, [[MUL13]]
// CHECK2-NEXT:    store i32 [[ADD14]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    [[TMP9:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    [[MUL15:%.*]] = mul nsw i32 [[TMP9]], 3
// CHECK2-NEXT:    [[ADD16:%.*]] = add nsw i32 7, [[MUL15]]
// CHECK2-NEXT:    store i32 [[ADD16]], ptr [[J]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON17:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON17]], ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    br label [[FOR_COND:%.*]]
// CHECK2:       for.cond:
// CHECK2-NEXT:    [[TMP10:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    [[CMP18:%.*]] = icmp slt i32 [[TMP10]], 4
// CHECK2-NEXT:    br i1 [[CMP18]], label [[FOR_BODY:%.*]], label [[FOR_END:%.*]]
// CHECK2:       for.body:
// CHECK2-NEXT:    [[TMP11:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    [[MUL19:%.*]] = mul nsw i32 [[TMP11]], 3
// CHECK2-NEXT:    [[ADD20:%.*]] = add nsw i32 7, [[MUL19]]
// CHECK2-NEXT:    store i32 [[ADD20]], ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP12:%.*]] = load i32, ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP13:%.*]] = load i32, ptr [[J]], align 4
// CHECK2-NEXT:    call void (...) @body(i32 noundef [[TMP12]], i32 noundef [[TMP13]])
// CHECK2-NEXT:    br label [[FOR_INC:%.*]]
// CHECK2:       for.inc:
// CHECK2-NEXT:    [[TMP14:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    [[INC:%.*]] = add nsw i32 [[TMP14]], 1
// CHECK2-NEXT:    store i32 [[INC]], ptr [[DOTPERMUTED_1_IV_I]], align 4
// CHECK2-NEXT:    br label [[FOR_COND]], !llvm.loop [[LOOP10:![0-9]+]]
// CHECK2:       for.end:
// CHECK2-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK2:       omp.body.continue:
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK2:       omp.inner.for.inc:
// CHECK2-NEXT:    [[TMP15:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[ADD21:%.*]] = add nsw i32 [[TMP15]], 1
// CHECK2-NEXT:    store i32 [[ADD21]], ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND]]
// CHECK2:       omp.inner.for.end:
// CHECK2-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
// CHECK2:       omp.loop.exit:
// CHECK2-NEXT:    call void @__kmpc_for_static_fini(ptr @[[GLOB1]], i32 [[TMP0]])
// CHECK2-NEXT:    call void @__kmpc_barrier(ptr @[[GLOB3]], i32 [[TMP0]])
// CHECK2-NEXT:    ret void
//
//
// CHECK2-LABEL: define {{[^@]+}}@foo5
// CHECK2-SAME: () #[[ATTR0]] {
// CHECK2-NEXT:  entry:
// CHECK2-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[TMP:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[_TMP1:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[_TMP2:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[K:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB2]])
// CHECK2-NEXT:    [[FREEZE_POISON:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON]], ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON3:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON3]], ptr [[DOTOMP_LB]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTOMP_LB]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    store i32 63, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON5:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON5]], ptr [[DOTOMP_STRIDE]], align 4
// CHECK2-NEXT:    store i32 1, ptr [[DOTOMP_STRIDE]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON6:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON6]], ptr [[DOTOMP_IS_LAST]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTOMP_IS_LAST]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON7:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON7]], ptr [[I]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON8:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON8]], ptr [[J]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON9:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON9]], ptr [[K]], align 4
// CHECK2-NEXT:    call void @__kmpc_for_static_init_4(ptr @[[GLOB1]], i32 [[TMP0]], i32 34, ptr [[DOTOMP_IS_LAST]], ptr [[DOTOMP_LB]], ptr [[DOTOMP_UB]], ptr [[DOTOMP_STRIDE]], i32 1, i32 1)
// CHECK2-NEXT:    [[TMP1:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP1]], 63
// CHECK2-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
// CHECK2:       cond.true:
// CHECK2-NEXT:    br label [[COND_END:%.*]]
// CHECK2:       cond.false:
// CHECK2-NEXT:    [[TMP2:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    br label [[COND_END]]
// CHECK2:       cond.end:
// CHECK2-NEXT:    [[COND:%.*]] = phi i32 [ 63, [[COND_TRUE]] ], [ [[TMP2]], [[COND_FALSE]] ]
// CHECK2-NEXT:    store i32 [[COND]], ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[TMP3:%.*]] = load i32, ptr [[DOTOMP_LB]], align 4
// CHECK2-NEXT:    store i32 [[TMP3]], ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK2:       omp.inner.for.cond:
// CHECK2-NEXT:    [[TMP4:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP5:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[CMP10:%.*]] = icmp sle i32 [[TMP4]], [[TMP5]]
// CHECK2-NEXT:    br i1 [[CMP10]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK2:       omp.inner.for.body:
// CHECK2-NEXT:    [[TMP6:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[DIV:%.*]] = sdiv i32 [[TMP6]], 16
// CHECK2-NEXT:    [[MUL:%.*]] = mul nsw i32 [[DIV]], 3
// CHECK2-NEXT:    [[ADD:%.*]] = add nsw i32 7, [[MUL]]
// CHECK2-NEXT:    store i32 [[ADD]], ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP7:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP8:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[DIV11:%.*]] = sdiv i32 [[TMP8]], 16
// CHECK2-NEXT:    [[MUL12:%.*]] = mul nsw i32 [[DIV11]], 16
// CHECK2-NEXT:    [[SUB:%.*]] = sub nsw i32 [[TMP7]], [[MUL12]]
// CHECK2-NEXT:    [[DIV13:%.*]] = sdiv i32 [[SUB]], 4
// CHECK2-NEXT:    [[MUL14:%.*]] = mul nsw i32 [[DIV13]], 3
// CHECK2-NEXT:    [[ADD15:%.*]] = add nsw i32 7, [[MUL14]]
// CHECK2-NEXT:    store i32 [[ADD15]], ptr [[J]], align 4
// CHECK2-NEXT:    [[TMP9:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP10:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[DIV16:%.*]] = sdiv i32 [[TMP10]], 16
// CHECK2-NEXT:    [[MUL17:%.*]] = mul nsw i32 [[DIV16]], 16
// CHECK2-NEXT:    [[SUB18:%.*]] = sub nsw i32 [[TMP9]], [[MUL17]]
// CHECK2-NEXT:    [[TMP11:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP12:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[DIV19:%.*]] = sdiv i32 [[TMP12]], 16
// CHECK2-NEXT:    [[MUL20:%.*]] = mul nsw i32 [[DIV19]], 16
// CHECK2-NEXT:    [[SUB21:%.*]] = sub nsw i32 [[TMP11]], [[MUL20]]
// CHECK2-NEXT:    [[DIV22:%.*]] = sdiv i32 [[SUB21]], 4
// CHECK2-NEXT:    [[MUL23:%.*]] = mul nsw i32 [[DIV22]], 4
// CHECK2-NEXT:    [[SUB24:%.*]] = sub nsw i32 [[SUB18]], [[MUL23]]
// CHECK2-NEXT:    [[MUL25:%.*]] = mul nsw i32 [[SUB24]], 3
// CHECK2-NEXT:    [[ADD26:%.*]] = add nsw i32 7, [[MUL25]]
// CHECK2-NEXT:    store i32 [[ADD26]], ptr [[K]], align 4
// CHECK2-NEXT:    [[TMP13:%.*]] = load i32, ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP14:%.*]] = load i32, ptr [[J]], align 4
// CHECK2-NEXT:    [[TMP15:%.*]] = load i32, ptr [[K]], align 4
// CHECK2-NEXT:    call void (...) @body(i32 noundef [[TMP13]], i32 noundef [[TMP14]], i32 noundef [[TMP15]])
// CHECK2-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK2:       omp.body.continue:
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK2:       omp.inner.for.inc:
// CHECK2-NEXT:    [[TMP16:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[ADD27:%.*]] = add nsw i32 [[TMP16]], 1
// CHECK2-NEXT:    store i32 [[ADD27]], ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND]]
// CHECK2:       omp.inner.for.end:
// CHECK2-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
// CHECK2:       omp.loop.exit:
// CHECK2-NEXT:    call void @__kmpc_for_static_fini(ptr @[[GLOB1]], i32 [[TMP0]])
// CHECK2-NEXT:    call void @__kmpc_barrier(ptr @[[GLOB3]], i32 [[TMP0]])
// CHECK2-NEXT:    ret void
//
//
// CHECK2-LABEL: define {{[^@]+}}@foo6
// CHECK2-SAME: () #[[ATTR0]] {
// CHECK2-NEXT:  entry:
// CHECK2-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[TMP:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[_TMP1:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[_TMP2:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[_TMP3:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[K:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_0_IV_K:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_1_IV_J:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[L:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB2]])
// CHECK2-NEXT:    [[FREEZE_POISON:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON]], ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[J]], align 4
// CHECK2-NEXT:    store i32 7, ptr [[J]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON5:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON5]], ptr [[K]], align 4
// CHECK2-NEXT:    store i32 7, ptr [[K]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON6:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON6]], ptr [[DOTOMP_LB]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTOMP_LB]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON7:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON7]], ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    store i32 255, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON8:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON8]], ptr [[DOTOMP_STRIDE]], align 4
// CHECK2-NEXT:    store i32 1, ptr [[DOTOMP_STRIDE]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON9:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON9]], ptr [[DOTOMP_IS_LAST]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTOMP_IS_LAST]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON10:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON10]], ptr [[I]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON11:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON11]], ptr [[DOTPERMUTED_0_IV_K]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON12:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON12]], ptr [[DOTPERMUTED_1_IV_J]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON13:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON13]], ptr [[L]], align 4
// CHECK2-NEXT:    call void @__kmpc_for_static_init_4(ptr @[[GLOB1]], i32 [[TMP0]], i32 34, ptr [[DOTOMP_IS_LAST]], ptr [[DOTOMP_LB]], ptr [[DOTOMP_UB]], ptr [[DOTOMP_STRIDE]], i32 1, i32 1)
// CHECK2-NEXT:    [[TMP1:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP1]], 255
// CHECK2-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
// CHECK2:       cond.true:
// CHECK2-NEXT:    br label [[COND_END:%.*]]
// CHECK2:       cond.false:
// CHECK2-NEXT:    [[TMP2:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    br label [[COND_END]]
// CHECK2:       cond.end:
// CHECK2-NEXT:    [[COND:%.*]] = phi i32 [ 255, [[COND_TRUE]] ], [ [[TMP2]], [[COND_FALSE]] ]
// CHECK2-NEXT:    store i32 [[COND]], ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[TMP3:%.*]] = load i32, ptr [[DOTOMP_LB]], align 4
// CHECK2-NEXT:    store i32 [[TMP3]], ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK2:       omp.inner.for.cond:
// CHECK2-NEXT:    [[TMP4:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP5:%.*]] = load i32, ptr [[DOTOMP_UB]], align 4
// CHECK2-NEXT:    [[CMP14:%.*]] = icmp sle i32 [[TMP4]], [[TMP5]]
// CHECK2-NEXT:    br i1 [[CMP14]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK2:       omp.inner.for.body:
// CHECK2-NEXT:    [[TMP6:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[DIV:%.*]] = sdiv i32 [[TMP6]], 64
// CHECK2-NEXT:    [[MUL:%.*]] = mul nsw i32 [[DIV]], 3
// CHECK2-NEXT:    [[ADD:%.*]] = add nsw i32 7, [[MUL]]
// CHECK2-NEXT:    store i32 [[ADD]], ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP7:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP8:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[DIV15:%.*]] = sdiv i32 [[TMP8]], 64
// CHECK2-NEXT:    [[MUL16:%.*]] = mul nsw i32 [[DIV15]], 64
// CHECK2-NEXT:    [[SUB:%.*]] = sub nsw i32 [[TMP7]], [[MUL16]]
// CHECK2-NEXT:    [[DIV17:%.*]] = sdiv i32 [[SUB]], 16
// CHECK2-NEXT:    [[MUL18:%.*]] = mul nsw i32 [[DIV17]], 1
// CHECK2-NEXT:    [[ADD19:%.*]] = add nsw i32 0, [[MUL18]]
// CHECK2-NEXT:    store i32 [[ADD19]], ptr [[DOTPERMUTED_0_IV_K]], align 4
// CHECK2-NEXT:    [[TMP9:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP10:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[DIV20:%.*]] = sdiv i32 [[TMP10]], 64
// CHECK2-NEXT:    [[MUL21:%.*]] = mul nsw i32 [[DIV20]], 64
// CHECK2-NEXT:    [[SUB22:%.*]] = sub nsw i32 [[TMP9]], [[MUL21]]
// CHECK2-NEXT:    [[TMP11:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP12:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[DIV23:%.*]] = sdiv i32 [[TMP12]], 64
// CHECK2-NEXT:    [[MUL24:%.*]] = mul nsw i32 [[DIV23]], 64
// CHECK2-NEXT:    [[SUB25:%.*]] = sub nsw i32 [[TMP11]], [[MUL24]]
// CHECK2-NEXT:    [[DIV26:%.*]] = sdiv i32 [[SUB25]], 16
// CHECK2-NEXT:    [[MUL27:%.*]] = mul nsw i32 [[DIV26]], 16
// CHECK2-NEXT:    [[SUB28:%.*]] = sub nsw i32 [[SUB22]], [[MUL27]]
// CHECK2-NEXT:    [[DIV29:%.*]] = sdiv i32 [[SUB28]], 4
// CHECK2-NEXT:    [[MUL30:%.*]] = mul nsw i32 [[DIV29]], 1
// CHECK2-NEXT:    [[ADD31:%.*]] = add nsw i32 0, [[MUL30]]
// CHECK2-NEXT:    store i32 [[ADD31]], ptr [[DOTPERMUTED_1_IV_J]], align 4
// CHECK2-NEXT:    [[TMP13:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP14:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[DIV32:%.*]] = sdiv i32 [[TMP14]], 64
// CHECK2-NEXT:    [[MUL33:%.*]] = mul nsw i32 [[DIV32]], 64
// CHECK2-NEXT:    [[SUB34:%.*]] = sub nsw i32 [[TMP13]], [[MUL33]]
// CHECK2-NEXT:    [[TMP15:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP16:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[DIV35:%.*]] = sdiv i32 [[TMP16]], 64
// CHECK2-NEXT:    [[MUL36:%.*]] = mul nsw i32 [[DIV35]], 64
// CHECK2-NEXT:    [[SUB37:%.*]] = sub nsw i32 [[TMP15]], [[MUL36]]
// CHECK2-NEXT:    [[DIV38:%.*]] = sdiv i32 [[SUB37]], 16
// CHECK2-NEXT:    [[MUL39:%.*]] = mul nsw i32 [[DIV38]], 16
// CHECK2-NEXT:    [[SUB40:%.*]] = sub nsw i32 [[SUB34]], [[MUL39]]
// CHECK2-NEXT:    [[TMP17:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP18:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[DIV41:%.*]] = sdiv i32 [[TMP18]], 64
// CHECK2-NEXT:    [[MUL42:%.*]] = mul nsw i32 [[DIV41]], 64
// CHECK2-NEXT:    [[SUB43:%.*]] = sub nsw i32 [[TMP17]], [[MUL42]]
// CHECK2-NEXT:    [[TMP19:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[TMP20:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[DIV44:%.*]] = sdiv i32 [[TMP20]], 64
// CHECK2-NEXT:    [[MUL45:%.*]] = mul nsw i32 [[DIV44]], 64
// CHECK2-NEXT:    [[SUB46:%.*]] = sub nsw i32 [[TMP19]], [[MUL45]]
// CHECK2-NEXT:    [[DIV47:%.*]] = sdiv i32 [[SUB46]], 16
// CHECK2-NEXT:    [[MUL48:%.*]] = mul nsw i32 [[DIV47]], 16
// CHECK2-NEXT:    [[SUB49:%.*]] = sub nsw i32 [[SUB43]], [[MUL48]]
// CHECK2-NEXT:    [[DIV50:%.*]] = sdiv i32 [[SUB49]], 4
// CHECK2-NEXT:    [[MUL51:%.*]] = mul nsw i32 [[DIV50]], 4
// CHECK2-NEXT:    [[SUB52:%.*]] = sub nsw i32 [[SUB40]], [[MUL51]]
// CHECK2-NEXT:    [[MUL53:%.*]] = mul nsw i32 [[SUB52]], 3
// CHECK2-NEXT:    [[ADD54:%.*]] = add nsw i32 7, [[MUL53]]
// CHECK2-NEXT:    store i32 [[ADD54]], ptr [[L]], align 4
// CHECK2-NEXT:    [[TMP21:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_K]], align 4
// CHECK2-NEXT:    [[MUL55:%.*]] = mul nsw i32 [[TMP21]], 3
// CHECK2-NEXT:    [[ADD56:%.*]] = add nsw i32 7, [[MUL55]]
// CHECK2-NEXT:    store i32 [[ADD56]], ptr [[K]], align 4
// CHECK2-NEXT:    [[TMP22:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_J]], align 4
// CHECK2-NEXT:    [[MUL57:%.*]] = mul nsw i32 [[TMP22]], 3
// CHECK2-NEXT:    [[ADD58:%.*]] = add nsw i32 7, [[MUL57]]
// CHECK2-NEXT:    store i32 [[ADD58]], ptr [[J]], align 4
// CHECK2-NEXT:    [[TMP23:%.*]] = load i32, ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP24:%.*]] = load i32, ptr [[J]], align 4
// CHECK2-NEXT:    [[TMP25:%.*]] = load i32, ptr [[K]], align 4
// CHECK2-NEXT:    [[TMP26:%.*]] = load i32, ptr [[L]], align 4
// CHECK2-NEXT:    call void (...) @body(i32 noundef [[TMP23]], i32 noundef [[TMP24]], i32 noundef [[TMP25]], i32 noundef [[TMP26]])
// CHECK2-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK2:       omp.body.continue:
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK2:       omp.inner.for.inc:
// CHECK2-NEXT:    [[TMP27:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    [[ADD59:%.*]] = add nsw i32 [[TMP27]], 1
// CHECK2-NEXT:    store i32 [[ADD59]], ptr [[DOTOMP_IV]], align 4
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND]]
// CHECK2:       omp.inner.for.end:
// CHECK2-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
// CHECK2:       omp.loop.exit:
// CHECK2-NEXT:    call void @__kmpc_for_static_fini(ptr @[[GLOB1]], i32 [[TMP0]])
// CHECK2-NEXT:    call void @__kmpc_barrier(ptr @[[GLOB3]], i32 [[TMP0]])
// CHECK2-NEXT:    ret void
//
//
// CHECK2-LABEL: define {{[^@]+}}@foo7
// CHECK2-SAME: () #[[ATTR0]] {
// CHECK2-NEXT:  entry:
// CHECK2-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[K:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[L:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_0_IV_J:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_1_IV_K:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_2_IV_L:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_3_IV_I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[FREEZE_POISON:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON]], ptr [[I]], align 4
// CHECK2-NEXT:    store i32 7, ptr [[I]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON1:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON1]], ptr [[J]], align 4
// CHECK2-NEXT:    store i32 7, ptr [[J]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON2:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON2]], ptr [[K]], align 4
// CHECK2-NEXT:    store i32 7, ptr [[K]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON3:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON3]], ptr [[L]], align 4
// CHECK2-NEXT:    store i32 7, ptr [[L]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    br label [[FOR_COND:%.*]]
// CHECK2:       for.cond:
// CHECK2-NEXT:    [[TMP0:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    [[CMP:%.*]] = icmp slt i32 [[TMP0]], 4
// CHECK2-NEXT:    br i1 [[CMP]], label [[FOR_BODY:%.*]], label [[FOR_END31:%.*]]
// CHECK2:       for.body:
// CHECK2-NEXT:    [[TMP1:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP1]], 3
// CHECK2-NEXT:    [[ADD:%.*]] = add nsw i32 7, [[MUL]]
// CHECK2-NEXT:    store i32 [[ADD]], ptr [[J]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON5:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON5]], ptr [[DOTPERMUTED_1_IV_K]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTPERMUTED_1_IV_K]], align 4
// CHECK2-NEXT:    br label [[FOR_COND6:%.*]]
// CHECK2:       for.cond6:
// CHECK2-NEXT:    [[TMP2:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_K]], align 4
// CHECK2-NEXT:    [[CMP7:%.*]] = icmp slt i32 [[TMP2]], 4
// CHECK2-NEXT:    br i1 [[CMP7]], label [[FOR_BODY8:%.*]], label [[FOR_END28:%.*]]
// CHECK2:       for.body8:
// CHECK2-NEXT:    [[TMP3:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_K]], align 4
// CHECK2-NEXT:    [[MUL9:%.*]] = mul nsw i32 [[TMP3]], 3
// CHECK2-NEXT:    [[ADD10:%.*]] = add nsw i32 7, [[MUL9]]
// CHECK2-NEXT:    store i32 [[ADD10]], ptr [[K]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON11:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON11]], ptr [[DOTPERMUTED_2_IV_L]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTPERMUTED_2_IV_L]], align 4
// CHECK2-NEXT:    br label [[FOR_COND12:%.*]]
// CHECK2:       for.cond12:
// CHECK2-NEXT:    [[TMP4:%.*]] = load i32, ptr [[DOTPERMUTED_2_IV_L]], align 4
// CHECK2-NEXT:    [[CMP13:%.*]] = icmp slt i32 [[TMP4]], 4
// CHECK2-NEXT:    br i1 [[CMP13]], label [[FOR_BODY14:%.*]], label [[FOR_END25:%.*]]
// CHECK2:       for.body14:
// CHECK2-NEXT:    [[TMP5:%.*]] = load i32, ptr [[DOTPERMUTED_2_IV_L]], align 4
// CHECK2-NEXT:    [[MUL15:%.*]] = mul nsw i32 [[TMP5]], 3
// CHECK2-NEXT:    [[ADD16:%.*]] = add nsw i32 7, [[MUL15]]
// CHECK2-NEXT:    store i32 [[ADD16]], ptr [[L]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON17:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON17]], ptr [[DOTPERMUTED_3_IV_I]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTPERMUTED_3_IV_I]], align 4
// CHECK2-NEXT:    br label [[FOR_COND18:%.*]]
// CHECK2:       for.cond18:
// CHECK2-NEXT:    [[TMP6:%.*]] = load i32, ptr [[DOTPERMUTED_3_IV_I]], align 4
// CHECK2-NEXT:    [[CMP19:%.*]] = icmp slt i32 [[TMP6]], 4
// CHECK2-NEXT:    br i1 [[CMP19]], label [[FOR_BODY20:%.*]], label [[FOR_END:%.*]]
// CHECK2:       for.body20:
// CHECK2-NEXT:    [[TMP7:%.*]] = load i32, ptr [[DOTPERMUTED_3_IV_I]], align 4
// CHECK2-NEXT:    [[MUL21:%.*]] = mul nsw i32 [[TMP7]], 3
// CHECK2-NEXT:    [[ADD22:%.*]] = add nsw i32 7, [[MUL21]]
// CHECK2-NEXT:    store i32 [[ADD22]], ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP8:%.*]] = load i32, ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP9:%.*]] = load i32, ptr [[J]], align 4
// CHECK2-NEXT:    [[TMP10:%.*]] = load i32, ptr [[K]], align 4
// CHECK2-NEXT:    [[TMP11:%.*]] = load i32, ptr [[L]], align 4
// CHECK2-NEXT:    call void (...) @body(i32 noundef [[TMP8]], i32 noundef [[TMP9]], i32 noundef [[TMP10]], i32 noundef [[TMP11]])
// CHECK2-NEXT:    br label [[FOR_INC:%.*]]
// CHECK2:       for.inc:
// CHECK2-NEXT:    [[TMP12:%.*]] = load i32, ptr [[DOTPERMUTED_3_IV_I]], align 4
// CHECK2-NEXT:    [[INC:%.*]] = add nsw i32 [[TMP12]], 1
// CHECK2-NEXT:    store i32 [[INC]], ptr [[DOTPERMUTED_3_IV_I]], align 4
// CHECK2-NEXT:    br label [[FOR_COND18]], !llvm.loop [[LOOP11:![0-9]+]]
// CHECK2:       for.end:
// CHECK2-NEXT:    br label [[FOR_INC23:%.*]]
// CHECK2:       for.inc23:
// CHECK2-NEXT:    [[TMP13:%.*]] = load i32, ptr [[DOTPERMUTED_2_IV_L]], align 4
// CHECK2-NEXT:    [[INC24:%.*]] = add nsw i32 [[TMP13]], 1
// CHECK2-NEXT:    store i32 [[INC24]], ptr [[DOTPERMUTED_2_IV_L]], align 4
// CHECK2-NEXT:    br label [[FOR_COND12]], !llvm.loop [[LOOP12:![0-9]+]]
// CHECK2:       for.end25:
// CHECK2-NEXT:    br label [[FOR_INC26:%.*]]
// CHECK2:       for.inc26:
// CHECK2-NEXT:    [[TMP14:%.*]] = load i32, ptr [[DOTPERMUTED_1_IV_K]], align 4
// CHECK2-NEXT:    [[INC27:%.*]] = add nsw i32 [[TMP14]], 1
// CHECK2-NEXT:    store i32 [[INC27]], ptr [[DOTPERMUTED_1_IV_K]], align 4
// CHECK2-NEXT:    br label [[FOR_COND6]], !llvm.loop [[LOOP13:![0-9]+]]
// CHECK2:       for.end28:
// CHECK2-NEXT:    br label [[FOR_INC29:%.*]]
// CHECK2:       for.inc29:
// CHECK2-NEXT:    [[TMP15:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    [[INC30:%.*]] = add nsw i32 [[TMP15]], 1
// CHECK2-NEXT:    store i32 [[INC30]], ptr [[DOTPERMUTED_0_IV_J]], align 4
// CHECK2-NEXT:    br label [[FOR_COND]], !llvm.loop [[LOOP14:![0-9]+]]
// CHECK2:       for.end31:
// CHECK2-NEXT:    ret void
//
//
// CHECK2-LABEL: define {{[^@]+}}@foo9
// CHECK2-SAME: () #[[ATTR0]] {
// CHECK2-NEXT:  entry:
// CHECK2-NEXT:    [[ARR:%.*]] = alloca [128 x double], align 16
// CHECK2-NEXT:    [[C:%.*]] = alloca double, align 8
// CHECK2-NEXT:    [[__RANGE2:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[__END2:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[__BEGIN2:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_7:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_9:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_0_IV_I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTPERMUTED_1_IV___BEGIN2:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[V:%.*]] = alloca ptr, align 8
// CHECK2-NEXT:    [[FREEZE_POISON:%.*]] = freeze double poison
// CHECK2-NEXT:    store double [[FREEZE_POISON]], ptr [[C]], align 8
// CHECK2-NEXT:    store double 4.200000e+01, ptr [[C]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON1:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON1]], ptr [[__RANGE2]], align 8
// CHECK2-NEXT:    store ptr [[ARR]], ptr [[__RANGE2]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON2:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON2]], ptr [[__END2]], align 8
// CHECK2-NEXT:    [[TMP0:%.*]] = load ptr, ptr [[__RANGE2]], align 8, !nonnull [[META5]], !align [[META6]]
// CHECK2-NEXT:    [[ARRAYDECAY:%.*]] = getelementptr inbounds [128 x double], ptr [[TMP0]], i64 0, i64 0
// CHECK2-NEXT:    [[ADD_PTR:%.*]] = getelementptr inbounds double, ptr [[ARRAYDECAY]], i64 128
// CHECK2-NEXT:    store ptr [[ADD_PTR]], ptr [[__END2]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON3:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON3]], ptr [[__BEGIN2]], align 8
// CHECK2-NEXT:    [[TMP1:%.*]] = load ptr, ptr [[__RANGE2]], align 8, !nonnull [[META5]], !align [[META6]]
// CHECK2-NEXT:    [[ARRAYDECAY4:%.*]] = getelementptr inbounds [128 x double], ptr [[TMP1]], i64 0, i64 0
// CHECK2-NEXT:    store ptr [[ARRAYDECAY4]], ptr [[__BEGIN2]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON5:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON5]], ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK2-NEXT:    [[TMP2:%.*]] = load ptr, ptr [[__RANGE2]], align 8, !nonnull [[META5]], !align [[META6]]
// CHECK2-NEXT:    [[ARRAYDECAY6:%.*]] = getelementptr inbounds [128 x double], ptr [[TMP2]], i64 0, i64 0
// CHECK2-NEXT:    store ptr [[ARRAYDECAY6]], ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON8:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON8]], ptr [[DOTCAPTURE_EXPR_7]], align 8
// CHECK2-NEXT:    [[TMP3:%.*]] = load ptr, ptr [[__END2]], align 8
// CHECK2-NEXT:    store ptr [[TMP3]], ptr [[DOTCAPTURE_EXPR_7]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON10:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON10]], ptr [[DOTCAPTURE_EXPR_9]], align 8
// CHECK2-NEXT:    [[TMP4:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_7]], align 8
// CHECK2-NEXT:    [[TMP5:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK2-NEXT:    [[SUB_PTR_LHS_CAST:%.*]] = ptrtoint ptr [[TMP4]] to i64
// CHECK2-NEXT:    [[SUB_PTR_RHS_CAST:%.*]] = ptrtoint ptr [[TMP5]] to i64
// CHECK2-NEXT:    [[SUB_PTR_SUB:%.*]] = sub i64 [[SUB_PTR_LHS_CAST]], [[SUB_PTR_RHS_CAST]]
// CHECK2-NEXT:    [[SUB_PTR_DIV:%.*]] = sdiv exact i64 [[SUB_PTR_SUB]], 8
// CHECK2-NEXT:    [[SUB:%.*]] = sub nsw i64 [[SUB_PTR_DIV]], 1
// CHECK2-NEXT:    [[ADD:%.*]] = add nsw i64 [[SUB]], 1
// CHECK2-NEXT:    [[DIV:%.*]] = sdiv i64 [[ADD]], 1
// CHECK2-NEXT:    [[SUB11:%.*]] = sub nsw i64 [[DIV]], 1
// CHECK2-NEXT:    store i64 [[SUB11]], ptr [[DOTCAPTURE_EXPR_9]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON12:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON12]], ptr [[I]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[I]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON13:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON13]], ptr [[DOTPERMUTED_0_IV_I]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTPERMUTED_0_IV_I]], align 4
// CHECK2-NEXT:    br label [[FOR_COND:%.*]]
// CHECK2:       for.cond:
// CHECK2-NEXT:    [[TMP6:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_I]], align 4
// CHECK2-NEXT:    [[CMP:%.*]] = icmp slt i32 [[TMP6]], 21
// CHECK2-NEXT:    br i1 [[CMP]], label [[FOR_BODY:%.*]], label [[FOR_END25:%.*]]
// CHECK2:       for.body:
// CHECK2-NEXT:    [[TMP7:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_I]], align 4
// CHECK2-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP7]], 2
// CHECK2-NEXT:    [[ADD14:%.*]] = add nsw i32 0, [[MUL]]
// CHECK2-NEXT:    store i32 [[ADD14]], ptr [[I]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON15:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON15]], ptr [[DOTPERMUTED_1_IV___BEGIN2]], align 8
// CHECK2-NEXT:    store i64 0, ptr [[DOTPERMUTED_1_IV___BEGIN2]], align 8
// CHECK2-NEXT:    br label [[FOR_COND16:%.*]]
// CHECK2:       for.cond16:
// CHECK2-NEXT:    [[TMP8:%.*]] = load i64, ptr [[DOTPERMUTED_1_IV___BEGIN2]], align 8
// CHECK2-NEXT:    [[TMP9:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_9]], align 8
// CHECK2-NEXT:    [[ADD17:%.*]] = add nsw i64 [[TMP9]], 1
// CHECK2-NEXT:    [[CMP18:%.*]] = icmp slt i64 [[TMP8]], [[ADD17]]
// CHECK2-NEXT:    br i1 [[CMP18]], label [[FOR_BODY19:%.*]], label [[FOR_END:%.*]]
// CHECK2:       for.body19:
// CHECK2-NEXT:    [[TMP10:%.*]] = load ptr, ptr [[DOTCAPTURE_EXPR_]], align 8
// CHECK2-NEXT:    [[TMP11:%.*]] = load i64, ptr [[DOTPERMUTED_1_IV___BEGIN2]], align 8
// CHECK2-NEXT:    [[MUL20:%.*]] = mul nsw i64 [[TMP11]], 1
// CHECK2-NEXT:    [[ADD_PTR21:%.*]] = getelementptr inbounds double, ptr [[TMP10]], i64 [[MUL20]]
// CHECK2-NEXT:    store ptr [[ADD_PTR21]], ptr [[__BEGIN2]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON22:%.*]] = freeze ptr poison
// CHECK2-NEXT:    store ptr [[FREEZE_POISON22]], ptr [[V]], align 8
// CHECK2-NEXT:    [[TMP12:%.*]] = load ptr, ptr [[__BEGIN2]], align 8
// CHECK2-NEXT:    store ptr [[TMP12]], ptr [[V]], align 8
// CHECK2-NEXT:    [[TMP13:%.*]] = load double, ptr [[C]], align 8
// CHECK2-NEXT:    [[TMP14:%.*]] = load ptr, ptr [[V]], align 8, !nonnull [[META5]], !align [[META6]]
// CHECK2-NEXT:    [[TMP15:%.*]] = load double, ptr [[TMP14]], align 8, !freeze_bits [[META5]]
// CHECK2-NEXT:    [[TMP16:%.*]] = load i32, ptr [[I]], align 4
// CHECK2-NEXT:    call void (...) @body(double noundef [[TMP13]], double noundef [[TMP15]], i32 noundef [[TMP16]])
// CHECK2-NEXT:    br label [[FOR_INC:%.*]]
// CHECK2:       for.inc:
// CHECK2-NEXT:    [[TMP17:%.*]] = load i64, ptr [[DOTPERMUTED_1_IV___BEGIN2]], align 8
// CHECK2-NEXT:    [[INC:%.*]] = add nsw i64 [[TMP17]], 1
// CHECK2-NEXT:    store i64 [[INC]], ptr [[DOTPERMUTED_1_IV___BEGIN2]], align 8
// CHECK2-NEXT:    br label [[FOR_COND16]], !llvm.loop [[LOOP15:![0-9]+]]
// CHECK2:       for.end:
// CHECK2-NEXT:    br label [[FOR_INC23:%.*]]
// CHECK2:       for.inc23:
// CHECK2-NEXT:    [[TMP18:%.*]] = load i32, ptr [[DOTPERMUTED_0_IV_I]], align 4
// CHECK2-NEXT:    [[INC24:%.*]] = add nsw i32 [[TMP18]], 1
// CHECK2-NEXT:    store i32 [[INC24]], ptr [[DOTPERMUTED_0_IV_I]], align 4
// CHECK2-NEXT:    br label [[FOR_COND]], !llvm.loop [[LOOP16:![0-9]+]]
// CHECK2:       for.end25:
// CHECK2-NEXT:    ret void
//
//
// CHECK2-LABEL: define {{[^@]+}}@tfoo8
// CHECK2-SAME: () #[[ATTR0]] {
// CHECK2-NEXT:  entry:
// CHECK2-NEXT:    call void @_Z4foo8ILi32EEviii(i32 noundef 0, i32 noundef 42, i32 noundef 1)
// CHECK2-NEXT:    call void @_Z4foo8ILi64EEviii(i32 noundef 0, i32 noundef 42, i32 noundef 3)
// CHECK2-NEXT:    ret void
//
//
// CHECK2-LABEL: define {{[^@]+}}@_Z4foo8ILi32EEviii
// CHECK2-SAME: (i32 noundef [[START:%.*]], i32 noundef [[END:%.*]], i32 noundef [[STEP:%.*]]) #[[ATTR0]] comdat {
// CHECK2-NEXT:  entry:
// CHECK2-NEXT:    [[START_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[END_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[STEP_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_IV:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[TMP:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[_TMP1:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[_TMP2:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[_TMP3:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_5:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTNEW_STEP:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_8:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_10:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTNEW_STEP12:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[K:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_15:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_17:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTNEW_STEP19:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_21:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_25:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_28:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_30:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_36:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTFLOOR_0_IV_K:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTTILE_0_IV_K:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_LB:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[DOTOMP_UB:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[I72:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[J74:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTFLOOR_0_IV_K76:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTTILE_0_IV_K78:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB2]])
// CHECK2-NEXT:    store i32 [[START]], ptr [[START_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[END]], ptr [[END_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[STEP]], ptr [[STEP_ADDR]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON]], ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    [[TMP1:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP1]], ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON6:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON6]], ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK2-NEXT:    [[TMP2:%.*]] = load i32, ptr [[END_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP2]], ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON7:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON7]], ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[TMP3:%.*]] = load i32, ptr [[STEP_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP3]], ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON9:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON9]], ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[TMP4:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP4]], ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON11:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON11]], ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP5:%.*]] = load i32, ptr [[END_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP5]], ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON13:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON13]], ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[TMP6:%.*]] = load i32, ptr [[STEP_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP6]], ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON14:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON14]], ptr [[K]], align 4
// CHECK2-NEXT:    [[TMP7:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP7]], ptr [[K]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON16:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON16]], ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK2-NEXT:    [[TMP8:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP8]], ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON18:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON18]], ptr [[DOTCAPTURE_EXPR_17]], align 4
// CHECK2-NEXT:    [[TMP9:%.*]] = load i32, ptr [[END_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP9]], ptr [[DOTCAPTURE_EXPR_17]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON20:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON20]], ptr [[DOTNEW_STEP19]], align 4
// CHECK2-NEXT:    [[TMP10:%.*]] = load i32, ptr [[STEP_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP10]], ptr [[DOTNEW_STEP19]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON22:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON22]], ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK2-NEXT:    [[TMP11:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_17]], align 4
// CHECK2-NEXT:    [[TMP12:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK2-NEXT:    [[SUB:%.*]] = sub i32 [[TMP11]], [[TMP12]]
// CHECK2-NEXT:    [[SUB23:%.*]] = sub i32 [[SUB]], 1
// CHECK2-NEXT:    [[TMP13:%.*]] = load i32, ptr [[DOTNEW_STEP19]], align 4
// CHECK2-NEXT:    [[ADD:%.*]] = add i32 [[SUB23]], [[TMP13]]
// CHECK2-NEXT:    [[TMP14:%.*]] = load i32, ptr [[DOTNEW_STEP19]], align 4
// CHECK2-NEXT:    [[DIV:%.*]] = udiv i32 [[ADD]], [[TMP14]]
// CHECK2-NEXT:    [[SUB24:%.*]] = sub i32 [[DIV]], 1
// CHECK2-NEXT:    store i32 [[SUB24]], ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON26:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON26]], ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[TMP15:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK2-NEXT:    [[ADD27:%.*]] = add i32 [[TMP15]], 1
// CHECK2-NEXT:    store i32 [[ADD27]], ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON29:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON29]], ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[TMP16:%.*]] = load i32, ptr [[_TMP2]], align 4, !freeze_bits [[META5]]
// CHECK2-NEXT:    store i32 [[TMP16]], ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON31:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON31]], ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP17:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK2-NEXT:    [[ADD32:%.*]] = add i32 [[TMP17]], 1
// CHECK2-NEXT:    [[TMP18:%.*]] = load i32, ptr [[_TMP2]], align 4, !freeze_bits [[META5]]
// CHECK2-NEXT:    [[ADD33:%.*]] = add i32 [[TMP18]], 32
// CHECK2-NEXT:    [[CMP:%.*]] = icmp ult i32 [[ADD32]], [[ADD33]]
// CHECK2-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
// CHECK2:       cond.true:
// CHECK2-NEXT:    [[TMP19:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK2-NEXT:    [[ADD34:%.*]] = add i32 [[TMP19]], 1
// CHECK2-NEXT:    br label [[COND_END:%.*]]
// CHECK2:       cond.false:
// CHECK2-NEXT:    [[TMP20:%.*]] = load i32, ptr [[_TMP2]], align 4, !freeze_bits [[META5]]
// CHECK2-NEXT:    [[ADD35:%.*]] = add i32 [[TMP20]], 32
// CHECK2-NEXT:    br label [[COND_END]]
// CHECK2:       cond.end:
// CHECK2-NEXT:    [[COND:%.*]] = phi i32 [ [[ADD34]], [[COND_TRUE]] ], [ [[ADD35]], [[COND_FALSE]] ]
// CHECK2-NEXT:    store i32 [[COND]], ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON37:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON37]], ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK2-NEXT:    [[TMP21:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK2-NEXT:    [[TMP22:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    [[SUB38:%.*]] = sub i32 [[TMP21]], [[TMP22]]
// CHECK2-NEXT:    [[SUB39:%.*]] = sub i32 [[SUB38]], 1
// CHECK2-NEXT:    [[TMP23:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[ADD40:%.*]] = add i32 [[SUB39]], [[TMP23]]
// CHECK2-NEXT:    [[TMP24:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[DIV41:%.*]] = udiv i32 [[ADD40]], [[TMP24]]
// CHECK2-NEXT:    [[CONV:%.*]] = zext i32 [[DIV41]] to i64
// CHECK2-NEXT:    [[TMP25:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP26:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB42:%.*]] = sub i32 [[TMP25]], [[TMP26]]
// CHECK2-NEXT:    [[SUB43:%.*]] = sub i32 [[SUB42]], 1
// CHECK2-NEXT:    [[TMP27:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD44:%.*]] = add i32 [[SUB43]], [[TMP27]]
// CHECK2-NEXT:    [[TMP28:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV45:%.*]] = udiv i32 [[ADD44]], [[TMP28]]
// CHECK2-NEXT:    [[CONV46:%.*]] = zext i32 [[DIV45]] to i64
// CHECK2-NEXT:    [[MUL:%.*]] = mul nsw i64 [[CONV]], [[CONV46]]
// CHECK2-NEXT:    [[TMP29:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB47:%.*]] = sub i32 [[TMP29]], -31
// CHECK2-NEXT:    [[DIV48:%.*]] = udiv i32 [[SUB47]], 32
// CHECK2-NEXT:    [[CONV49:%.*]] = zext i32 [[DIV48]] to i64
// CHECK2-NEXT:    [[MUL50:%.*]] = mul nsw i64 [[MUL]], [[CONV49]]
// CHECK2-NEXT:    [[TMP30:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP31:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB51:%.*]] = sub i32 [[TMP30]], [[TMP31]]
// CHECK2-NEXT:    [[SUB52:%.*]] = sub i32 [[SUB51]], 1
// CHECK2-NEXT:    [[ADD53:%.*]] = add i32 [[SUB52]], 1
// CHECK2-NEXT:    [[DIV54:%.*]] = udiv i32 [[ADD53]], 1
// CHECK2-NEXT:    [[CONV55:%.*]] = zext i32 [[DIV54]] to i64
// CHECK2-NEXT:    [[MUL56:%.*]] = mul nsw i64 [[MUL50]], [[CONV55]]
// CHECK2-NEXT:    [[SUB57:%.*]] = sub nsw i64 [[MUL56]], 1
// CHECK2-NEXT:    store i64 [[SUB57]], ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON58:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON58]], ptr [[I]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON59:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON59]], ptr [[J]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON60:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON60]], ptr [[DOTFLOOR_0_IV_K]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON61:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON61]], ptr [[DOTTILE_0_IV_K]], align 4
// CHECK2-NEXT:    [[TMP32:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    store i32 [[TMP32]], ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP33:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    store i32 [[TMP33]], ptr [[J]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTFLOOR_0_IV_K]], align 4
// CHECK2-NEXT:    [[TMP34:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    store i32 [[TMP34]], ptr [[DOTTILE_0_IV_K]], align 4
// CHECK2-NEXT:    [[TMP35:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    [[TMP36:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK2-NEXT:    [[CMP62:%.*]] = icmp slt i32 [[TMP35]], [[TMP36]]
// CHECK2-NEXT:    br i1 [[CMP62]], label [[LAND_LHS_TRUE:%.*]], label [[OMP_PRECOND_END:%.*]]
// CHECK2:       land.lhs.true:
// CHECK2-NEXT:    [[TMP37:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[TMP38:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[CMP63:%.*]] = icmp slt i32 [[TMP37]], [[TMP38]]
// CHECK2-NEXT:    br i1 [[CMP63]], label [[LAND_LHS_TRUE64:%.*]], label [[OMP_PRECOND_END]]
// CHECK2:       land.lhs.true64:
// CHECK2-NEXT:    [[TMP39:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[CMP65:%.*]] = icmp ult i32 0, [[TMP39]]
// CHECK2-NEXT:    br i1 [[CMP65]], label [[LAND_LHS_TRUE66:%.*]], label [[OMP_PRECOND_END]]
// CHECK2:       land.lhs.true66:
// CHECK2-NEXT:    [[TMP40:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[TMP41:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[CMP67:%.*]] = icmp ult i32 [[TMP40]], [[TMP41]]
// CHECK2-NEXT:    br i1 [[CMP67]], label [[OMP_PRECOND_THEN:%.*]], label [[OMP_PRECOND_END]]
// CHECK2:       omp.precond.then:
// CHECK2-NEXT:    [[FREEZE_POISON68:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON68]], ptr [[DOTOMP_LB]], align 8
// CHECK2-NEXT:    store i64 0, ptr [[DOTOMP_LB]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON69:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON69]], ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[TMP42:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK2-NEXT:    store i64 [[TMP42]], ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON70:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON70]], ptr [[DOTOMP_STRIDE]], align 8
// CHECK2-NEXT:    store i64 1, ptr [[DOTOMP_STRIDE]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON71:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON71]], ptr [[DOTOMP_IS_LAST]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTOMP_IS_LAST]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON73:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON73]], ptr [[I72]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON75:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON75]], ptr [[J74]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON77:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON77]], ptr [[DOTFLOOR_0_IV_K76]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON79:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON79]], ptr [[DOTTILE_0_IV_K78]], align 4
// CHECK2-NEXT:    call void @__kmpc_for_static_init_8(ptr @[[GLOB1]], i32 [[TMP0]], i32 34, ptr [[DOTOMP_IS_LAST]], ptr [[DOTOMP_LB]], ptr [[DOTOMP_UB]], ptr [[DOTOMP_STRIDE]], i64 1, i64 1)
// CHECK2-NEXT:    [[TMP43:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[TMP44:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK2-NEXT:    [[CMP80:%.*]] = icmp sgt i64 [[TMP43]], [[TMP44]]
// CHECK2-NEXT:    br i1 [[CMP80]], label [[COND_TRUE81:%.*]], label [[COND_FALSE82:%.*]]
// CHECK2:       cond.true81:
// CHECK2-NEXT:    [[TMP45:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK2-NEXT:    br label [[COND_END83:%.*]]
// CHECK2:       cond.false82:
// CHECK2-NEXT:    [[TMP46:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    br label [[COND_END83]]
// CHECK2:       cond.end83:
// CHECK2-NEXT:    [[COND84:%.*]] = phi i64 [ [[TMP45]], [[COND_TRUE81]] ], [ [[TMP46]], [[COND_FALSE82]] ]
// CHECK2-NEXT:    store i64 [[COND84]], ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[TMP47:%.*]] = load i64, ptr [[DOTOMP_LB]], align 8
// CHECK2-NEXT:    store i64 [[TMP47]], ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK2:       omp.inner.for.cond:
// CHECK2-NEXT:    [[TMP48:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP49:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[CMP85:%.*]] = icmp sle i64 [[TMP48]], [[TMP49]]
// CHECK2-NEXT:    br i1 [[CMP85]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK2:       omp.inner.for.body:
// CHECK2-NEXT:    [[TMP50:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    [[CONV86:%.*]] = sext i32 [[TMP50]] to i64
// CHECK2-NEXT:    [[TMP51:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP52:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP53:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB87:%.*]] = sub i32 [[TMP52]], [[TMP53]]
// CHECK2-NEXT:    [[SUB88:%.*]] = sub i32 [[SUB87]], 1
// CHECK2-NEXT:    [[TMP54:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD89:%.*]] = add i32 [[SUB88]], [[TMP54]]
// CHECK2-NEXT:    [[TMP55:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV90:%.*]] = udiv i32 [[ADD89]], [[TMP55]]
// CHECK2-NEXT:    [[MUL91:%.*]] = mul i32 1, [[DIV90]]
// CHECK2-NEXT:    [[TMP56:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB92:%.*]] = sub i32 [[TMP56]], -31
// CHECK2-NEXT:    [[DIV93:%.*]] = udiv i32 [[SUB92]], 32
// CHECK2-NEXT:    [[MUL94:%.*]] = mul i32 [[MUL91]], [[DIV93]]
// CHECK2-NEXT:    [[TMP57:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP58:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB95:%.*]] = sub i32 [[TMP57]], [[TMP58]]
// CHECK2-NEXT:    [[SUB96:%.*]] = sub i32 [[SUB95]], 1
// CHECK2-NEXT:    [[ADD97:%.*]] = add i32 [[SUB96]], 1
// CHECK2-NEXT:    [[DIV98:%.*]] = udiv i32 [[ADD97]], 1
// CHECK2-NEXT:    [[MUL99:%.*]] = mul i32 [[MUL94]], [[DIV98]]
// CHECK2-NEXT:    [[CONV100:%.*]] = zext i32 [[MUL99]] to i64
// CHECK2-NEXT:    [[DIV101:%.*]] = sdiv i64 [[TMP51]], [[CONV100]]
// CHECK2-NEXT:    [[TMP59:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[CONV102:%.*]] = sext i32 [[TMP59]] to i64
// CHECK2-NEXT:    [[MUL103:%.*]] = mul nsw i64 [[DIV101]], [[CONV102]]
// CHECK2-NEXT:    [[ADD104:%.*]] = add nsw i64 [[CONV86]], [[MUL103]]
// CHECK2-NEXT:    [[CONV105:%.*]] = trunc i64 [[ADD104]] to i32
// CHECK2-NEXT:    store i32 [[CONV105]], ptr [[I72]], align 4
// CHECK2-NEXT:    [[TMP60:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[CONV106:%.*]] = sext i32 [[TMP60]] to i64
// CHECK2-NEXT:    [[TMP61:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP62:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP63:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP64:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB107:%.*]] = sub i32 [[TMP63]], [[TMP64]]
// CHECK2-NEXT:    [[SUB108:%.*]] = sub i32 [[SUB107]], 1
// CHECK2-NEXT:    [[TMP65:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD109:%.*]] = add i32 [[SUB108]], [[TMP65]]
// CHECK2-NEXT:    [[TMP66:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV110:%.*]] = udiv i32 [[ADD109]], [[TMP66]]
// CHECK2-NEXT:    [[MUL111:%.*]] = mul i32 1, [[DIV110]]
// CHECK2-NEXT:    [[TMP67:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB112:%.*]] = sub i32 [[TMP67]], -31
// CHECK2-NEXT:    [[DIV113:%.*]] = udiv i32 [[SUB112]], 32
// CHECK2-NEXT:    [[MUL114:%.*]] = mul i32 [[MUL111]], [[DIV113]]
// CHECK2-NEXT:    [[TMP68:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP69:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB115:%.*]] = sub i32 [[TMP68]], [[TMP69]]
// CHECK2-NEXT:    [[SUB116:%.*]] = sub i32 [[SUB115]], 1
// CHECK2-NEXT:    [[ADD117:%.*]] = add i32 [[SUB116]], 1
// CHECK2-NEXT:    [[DIV118:%.*]] = udiv i32 [[ADD117]], 1
// CHECK2-NEXT:    [[MUL119:%.*]] = mul i32 [[MUL114]], [[DIV118]]
// CHECK2-NEXT:    [[CONV120:%.*]] = zext i32 [[MUL119]] to i64
// CHECK2-NEXT:    [[DIV121:%.*]] = sdiv i64 [[TMP62]], [[CONV120]]
// CHECK2-NEXT:    [[TMP70:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP71:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB122:%.*]] = sub i32 [[TMP70]], [[TMP71]]
// CHECK2-NEXT:    [[SUB123:%.*]] = sub i32 [[SUB122]], 1
// CHECK2-NEXT:    [[TMP72:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD124:%.*]] = add i32 [[SUB123]], [[TMP72]]
// CHECK2-NEXT:    [[TMP73:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV125:%.*]] = udiv i32 [[ADD124]], [[TMP73]]
// CHECK2-NEXT:    [[MUL126:%.*]] = mul i32 1, [[DIV125]]
// CHECK2-NEXT:    [[TMP74:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB127:%.*]] = sub i32 [[TMP74]], -31
// CHECK2-NEXT:    [[DIV128:%.*]] = udiv i32 [[SUB127]], 32
// CHECK2-NEXT:    [[MUL129:%.*]] = mul i32 [[MUL126]], [[DIV128]]
// CHECK2-NEXT:    [[TMP75:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP76:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB130:%.*]] = sub i32 [[TMP75]], [[TMP76]]
// CHECK2-NEXT:    [[SUB131:%.*]] = sub i32 [[SUB130]], 1
// CHECK2-NEXT:    [[ADD132:%.*]] = add i32 [[SUB131]], 1
// CHECK2-NEXT:    [[DIV133:%.*]] = udiv i32 [[ADD132]], 1
// CHECK2-NEXT:    [[MUL134:%.*]] = mul i32 [[MUL129]], [[DIV133]]
// CHECK2-NEXT:    [[CONV135:%.*]] = zext i32 [[MUL134]] to i64
// CHECK2-NEXT:    [[MUL136:%.*]] = mul nsw i64 [[DIV121]], [[CONV135]]
// CHECK2-NEXT:    [[SUB137:%.*]] = sub nsw i64 [[TMP61]], [[MUL136]]
// CHECK2-NEXT:    [[TMP77:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB138:%.*]] = sub i32 [[TMP77]], -31
// CHECK2-NEXT:    [[DIV139:%.*]] = udiv i32 [[SUB138]], 32
// CHECK2-NEXT:    [[MUL140:%.*]] = mul i32 1, [[DIV139]]
// CHECK2-NEXT:    [[TMP78:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP79:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB141:%.*]] = sub i32 [[TMP78]], [[TMP79]]
// CHECK2-NEXT:    [[SUB142:%.*]] = sub i32 [[SUB141]], 1
// CHECK2-NEXT:    [[ADD143:%.*]] = add i32 [[SUB142]], 1
// CHECK2-NEXT:    [[DIV144:%.*]] = udiv i32 [[ADD143]], 1
// CHECK2-NEXT:    [[MUL145:%.*]] = mul i32 [[MUL140]], [[DIV144]]
// CHECK2-NEXT:    [[CONV146:%.*]] = zext i32 [[MUL145]] to i64
// CHECK2-NEXT:    [[DIV147:%.*]] = sdiv i64 [[SUB137]], [[CONV146]]
// CHECK2-NEXT:    [[TMP80:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[CONV148:%.*]] = sext i32 [[TMP80]] to i64
// CHECK2-NEXT:    [[MUL149:%.*]] = mul nsw i64 [[DIV147]], [[CONV148]]
// CHECK2-NEXT:    [[ADD150:%.*]] = add nsw i64 [[CONV106]], [[MUL149]]
// CHECK2-NEXT:    [[CONV151:%.*]] = trunc i64 [[ADD150]] to i32
// CHECK2-NEXT:    store i32 [[CONV151]], ptr [[J74]], align 4
// CHECK2-NEXT:    [[TMP81:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP82:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP83:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP84:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB152:%.*]] = sub i32 [[TMP83]], [[TMP84]]
// CHECK2-NEXT:    [[SUB153:%.*]] = sub i32 [[SUB152]], 1
// CHECK2-NEXT:    [[TMP85:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD154:%.*]] = add i32 [[SUB153]], [[TMP85]]
// CHECK2-NEXT:    [[TMP86:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV155:%.*]] = udiv i32 [[ADD154]], [[TMP86]]
// CHECK2-NEXT:    [[MUL156:%.*]] = mul i32 1, [[DIV155]]
// CHECK2-NEXT:    [[TMP87:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB157:%.*]] = sub i32 [[TMP87]], -31
// CHECK2-NEXT:    [[DIV158:%.*]] = udiv i32 [[SUB157]], 32
// CHECK2-NEXT:    [[MUL159:%.*]] = mul i32 [[MUL156]], [[DIV158]]
// CHECK2-NEXT:    [[TMP88:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP89:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB160:%.*]] = sub i32 [[TMP88]], [[TMP89]]
// CHECK2-NEXT:    [[SUB161:%.*]] = sub i32 [[SUB160]], 1
// CHECK2-NEXT:    [[ADD162:%.*]] = add i32 [[SUB161]], 1
// CHECK2-NEXT:    [[DIV163:%.*]] = udiv i32 [[ADD162]], 1
// CHECK2-NEXT:    [[MUL164:%.*]] = mul i32 [[MUL159]], [[DIV163]]
// CHECK2-NEXT:    [[CONV165:%.*]] = zext i32 [[MUL164]] to i64
// CHECK2-NEXT:    [[DIV166:%.*]] = sdiv i64 [[TMP82]], [[CONV165]]
// CHECK2-NEXT:    [[TMP90:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP91:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB167:%.*]] = sub i32 [[TMP90]], [[TMP91]]
// CHECK2-NEXT:    [[SUB168:%.*]] = sub i32 [[SUB167]], 1
// CHECK2-NEXT:    [[TMP92:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD169:%.*]] = add i32 [[SUB168]], [[TMP92]]
// CHECK2-NEXT:    [[TMP93:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV170:%.*]] = udiv i32 [[ADD169]], [[TMP93]]
// CHECK2-NEXT:    [[MUL171:%.*]] = mul i32 1, [[DIV170]]
// CHECK2-NEXT:    [[TMP94:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB172:%.*]] = sub i32 [[TMP94]], -31
// CHECK2-NEXT:    [[DIV173:%.*]] = udiv i32 [[SUB172]], 32
// CHECK2-NEXT:    [[MUL174:%.*]] = mul i32 [[MUL171]], [[DIV173]]
// CHECK2-NEXT:    [[TMP95:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP96:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB175:%.*]] = sub i32 [[TMP95]], [[TMP96]]
// CHECK2-NEXT:    [[SUB176:%.*]] = sub i32 [[SUB175]], 1
// CHECK2-NEXT:    [[ADD177:%.*]] = add i32 [[SUB176]], 1
// CHECK2-NEXT:    [[DIV178:%.*]] = udiv i32 [[ADD177]], 1
// CHECK2-NEXT:    [[MUL179:%.*]] = mul i32 [[MUL174]], [[DIV178]]
// CHECK2-NEXT:    [[CONV180:%.*]] = zext i32 [[MUL179]] to i64
// CHECK2-NEXT:    [[MUL181:%.*]] = mul nsw i64 [[DIV166]], [[CONV180]]
// CHECK2-NEXT:    [[SUB182:%.*]] = sub nsw i64 [[TMP81]], [[MUL181]]
// CHECK2-NEXT:    [[TMP97:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP98:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP99:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP100:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB183:%.*]] = sub i32 [[TMP99]], [[TMP100]]
// CHECK2-NEXT:    [[SUB184:%.*]] = sub i32 [[SUB183]], 1
// CHECK2-NEXT:    [[TMP101:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD185:%.*]] = add i32 [[SUB184]], [[TMP101]]
// CHECK2-NEXT:    [[TMP102:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV186:%.*]] = udiv i32 [[ADD185]], [[TMP102]]
// CHECK2-NEXT:    [[MUL187:%.*]] = mul i32 1, [[DIV186]]
// CHECK2-NEXT:    [[TMP103:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB188:%.*]] = sub i32 [[TMP103]], -31
// CHECK2-NEXT:    [[DIV189:%.*]] = udiv i32 [[SUB188]], 32
// CHECK2-NEXT:    [[MUL190:%.*]] = mul i32 [[MUL187]], [[DIV189]]
// CHECK2-NEXT:    [[TMP104:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP105:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB191:%.*]] = sub i32 [[TMP104]], [[TMP105]]
// CHECK2-NEXT:    [[SUB192:%.*]] = sub i32 [[SUB191]], 1
// CHECK2-NEXT:    [[ADD193:%.*]] = add i32 [[SUB192]], 1
// CHECK2-NEXT:    [[DIV194:%.*]] = udiv i32 [[ADD193]], 1
// CHECK2-NEXT:    [[MUL195:%.*]] = mul i32 [[MUL190]], [[DIV194]]
// CHECK2-NEXT:    [[CONV196:%.*]] = zext i32 [[MUL195]] to i64
// CHECK2-NEXT:    [[DIV197:%.*]] = sdiv i64 [[TMP98]], [[CONV196]]
// CHECK2-NEXT:    [[TMP106:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP107:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB198:%.*]] = sub i32 [[TMP106]], [[TMP107]]
// CHECK2-NEXT:    [[SUB199:%.*]] = sub i32 [[SUB198]], 1
// CHECK2-NEXT:    [[TMP108:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD200:%.*]] = add i32 [[SUB199]], [[TMP108]]
// CHECK2-NEXT:    [[TMP109:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV201:%.*]] = udiv i32 [[ADD200]], [[TMP109]]
// CHECK2-NEXT:    [[MUL202:%.*]] = mul i32 1, [[DIV201]]
// CHECK2-NEXT:    [[TMP110:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB203:%.*]] = sub i32 [[TMP110]], -31
// CHECK2-NEXT:    [[DIV204:%.*]] = udiv i32 [[SUB203]], 32
// CHECK2-NEXT:    [[MUL205:%.*]] = mul i32 [[MUL202]], [[DIV204]]
// CHECK2-NEXT:    [[TMP111:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP112:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB206:%.*]] = sub i32 [[TMP111]], [[TMP112]]
// CHECK2-NEXT:    [[SUB207:%.*]] = sub i32 [[SUB206]], 1
// CHECK2-NEXT:    [[ADD208:%.*]] = add i32 [[SUB207]], 1
// CHECK2-NEXT:    [[DIV209:%.*]] = udiv i32 [[ADD208]], 1
// CHECK2-NEXT:    [[MUL210:%.*]] = mul i32 [[MUL205]], [[DIV209]]
// CHECK2-NEXT:    [[CONV211:%.*]] = zext i32 [[MUL210]] to i64
// CHECK2-NEXT:    [[MUL212:%.*]] = mul nsw i64 [[DIV197]], [[CONV211]]
// CHECK2-NEXT:    [[SUB213:%.*]] = sub nsw i64 [[TMP97]], [[MUL212]]
// CHECK2-NEXT:    [[TMP113:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB214:%.*]] = sub i32 [[TMP113]], -31
// CHECK2-NEXT:    [[DIV215:%.*]] = udiv i32 [[SUB214]], 32
// CHECK2-NEXT:    [[MUL216:%.*]] = mul i32 1, [[DIV215]]
// CHECK2-NEXT:    [[TMP114:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP115:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB217:%.*]] = sub i32 [[TMP114]], [[TMP115]]
// CHECK2-NEXT:    [[SUB218:%.*]] = sub i32 [[SUB217]], 1
// CHECK2-NEXT:    [[ADD219:%.*]] = add i32 [[SUB218]], 1
// CHECK2-NEXT:    [[DIV220:%.*]] = udiv i32 [[ADD219]], 1
// CHECK2-NEXT:    [[MUL221:%.*]] = mul i32 [[MUL216]], [[DIV220]]
// CHECK2-NEXT:    [[CONV222:%.*]] = zext i32 [[MUL221]] to i64
// CHECK2-NEXT:    [[DIV223:%.*]] = sdiv i64 [[SUB213]], [[CONV222]]
// CHECK2-NEXT:    [[TMP116:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB224:%.*]] = sub i32 [[TMP116]], -31
// CHECK2-NEXT:    [[DIV225:%.*]] = udiv i32 [[SUB224]], 32
// CHECK2-NEXT:    [[MUL226:%.*]] = mul i32 1, [[DIV225]]
// CHECK2-NEXT:    [[TMP117:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP118:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB227:%.*]] = sub i32 [[TMP117]], [[TMP118]]
// CHECK2-NEXT:    [[SUB228:%.*]] = sub i32 [[SUB227]], 1
// CHECK2-NEXT:    [[ADD229:%.*]] = add i32 [[SUB228]], 1
// CHECK2-NEXT:    [[DIV230:%.*]] = udiv i32 [[ADD229]], 1
// CHECK2-NEXT:    [[MUL231:%.*]] = mul i32 [[MUL226]], [[DIV230]]
// CHECK2-NEXT:    [[CONV232:%.*]] = zext i32 [[MUL231]] to i64
// CHECK2-NEXT:    [[MUL233:%.*]] = mul nsw i64 [[DIV223]], [[CONV232]]
// CHECK2-NEXT:    [[SUB234:%.*]] = sub nsw i64 [[SUB182]], [[MUL233]]
// CHECK2-NEXT:    [[TMP119:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP120:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB235:%.*]] = sub i32 [[TMP119]], [[TMP120]]
// CHECK2-NEXT:    [[SUB236:%.*]] = sub i32 [[SUB235]], 1
// CHECK2-NEXT:    [[ADD237:%.*]] = add i32 [[SUB236]], 1
// CHECK2-NEXT:    [[DIV238:%.*]] = udiv i32 [[ADD237]], 1
// CHECK2-NEXT:    [[MUL239:%.*]] = mul i32 1, [[DIV238]]
// CHECK2-NEXT:    [[CONV240:%.*]] = zext i32 [[MUL239]] to i64
// CHECK2-NEXT:    [[DIV241:%.*]] = sdiv i64 [[SUB234]], [[CONV240]]
// CHECK2-NEXT:    [[MUL242:%.*]] = mul nsw i64 [[DIV241]], 32
// CHECK2-NEXT:    [[ADD243:%.*]] = add nsw i64 0, [[MUL242]]
// CHECK2-NEXT:    [[CONV244:%.*]] = trunc i64 [[ADD243]] to i32
// CHECK2-NEXT:    store i32 [[CONV244]], ptr [[DOTFLOOR_0_IV_K76]], align 4
// CHECK2-NEXT:    [[TMP121:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[CONV245:%.*]] = zext i32 [[TMP121]] to i64
// CHECK2-NEXT:    [[TMP122:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP123:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP124:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP125:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB246:%.*]] = sub i32 [[TMP124]], [[TMP125]]
// CHECK2-NEXT:    [[SUB247:%.*]] = sub i32 [[SUB246]], 1
// CHECK2-NEXT:    [[TMP126:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD248:%.*]] = add i32 [[SUB247]], [[TMP126]]
// CHECK2-NEXT:    [[TMP127:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV249:%.*]] = udiv i32 [[ADD248]], [[TMP127]]
// CHECK2-NEXT:    [[MUL250:%.*]] = mul i32 1, [[DIV249]]
// CHECK2-NEXT:    [[TMP128:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB251:%.*]] = sub i32 [[TMP128]], -31
// CHECK2-NEXT:    [[DIV252:%.*]] = udiv i32 [[SUB251]], 32
// CHECK2-NEXT:    [[MUL253:%.*]] = mul i32 [[MUL250]], [[DIV252]]
// CHECK2-NEXT:    [[TMP129:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP130:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB254:%.*]] = sub i32 [[TMP129]], [[TMP130]]
// CHECK2-NEXT:    [[SUB255:%.*]] = sub i32 [[SUB254]], 1
// CHECK2-NEXT:    [[ADD256:%.*]] = add i32 [[SUB255]], 1
// CHECK2-NEXT:    [[DIV257:%.*]] = udiv i32 [[ADD256]], 1
// CHECK2-NEXT:    [[MUL258:%.*]] = mul i32 [[MUL253]], [[DIV257]]
// CHECK2-NEXT:    [[CONV259:%.*]] = zext i32 [[MUL258]] to i64
// CHECK2-NEXT:    [[DIV260:%.*]] = sdiv i64 [[TMP123]], [[CONV259]]
// CHECK2-NEXT:    [[TMP131:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP132:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB261:%.*]] = sub i32 [[TMP131]], [[TMP132]]
// CHECK2-NEXT:    [[SUB262:%.*]] = sub i32 [[SUB261]], 1
// CHECK2-NEXT:    [[TMP133:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD263:%.*]] = add i32 [[SUB262]], [[TMP133]]
// CHECK2-NEXT:    [[TMP134:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV264:%.*]] = udiv i32 [[ADD263]], [[TMP134]]
// CHECK2-NEXT:    [[MUL265:%.*]] = mul i32 1, [[DIV264]]
// CHECK2-NEXT:    [[TMP135:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB266:%.*]] = sub i32 [[TMP135]], -31
// CHECK2-NEXT:    [[DIV267:%.*]] = udiv i32 [[SUB266]], 32
// CHECK2-NEXT:    [[MUL268:%.*]] = mul i32 [[MUL265]], [[DIV267]]
// CHECK2-NEXT:    [[TMP136:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP137:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB269:%.*]] = sub i32 [[TMP136]], [[TMP137]]
// CHECK2-NEXT:    [[SUB270:%.*]] = sub i32 [[SUB269]], 1
// CHECK2-NEXT:    [[ADD271:%.*]] = add i32 [[SUB270]], 1
// CHECK2-NEXT:    [[DIV272:%.*]] = udiv i32 [[ADD271]], 1
// CHECK2-NEXT:    [[MUL273:%.*]] = mul i32 [[MUL268]], [[DIV272]]
// CHECK2-NEXT:    [[CONV274:%.*]] = zext i32 [[MUL273]] to i64
// CHECK2-NEXT:    [[MUL275:%.*]] = mul nsw i64 [[DIV260]], [[CONV274]]
// CHECK2-NEXT:    [[SUB276:%.*]] = sub nsw i64 [[TMP122]], [[MUL275]]
// CHECK2-NEXT:    [[TMP138:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP139:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP140:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP141:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB277:%.*]] = sub i32 [[TMP140]], [[TMP141]]
// CHECK2-NEXT:    [[SUB278:%.*]] = sub i32 [[SUB277]], 1
// CHECK2-NEXT:    [[TMP142:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD279:%.*]] = add i32 [[SUB278]], [[TMP142]]
// CHECK2-NEXT:    [[TMP143:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV280:%.*]] = udiv i32 [[ADD279]], [[TMP143]]
// CHECK2-NEXT:    [[MUL281:%.*]] = mul i32 1, [[DIV280]]
// CHECK2-NEXT:    [[TMP144:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB282:%.*]] = sub i32 [[TMP144]], -31
// CHECK2-NEXT:    [[DIV283:%.*]] = udiv i32 [[SUB282]], 32
// CHECK2-NEXT:    [[MUL284:%.*]] = mul i32 [[MUL281]], [[DIV283]]
// CHECK2-NEXT:    [[TMP145:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP146:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB285:%.*]] = sub i32 [[TMP145]], [[TMP146]]
// CHECK2-NEXT:    [[SUB286:%.*]] = sub i32 [[SUB285]], 1
// CHECK2-NEXT:    [[ADD287:%.*]] = add i32 [[SUB286]], 1
// CHECK2-NEXT:    [[DIV288:%.*]] = udiv i32 [[ADD287]], 1
// CHECK2-NEXT:    [[MUL289:%.*]] = mul i32 [[MUL284]], [[DIV288]]
// CHECK2-NEXT:    [[CONV290:%.*]] = zext i32 [[MUL289]] to i64
// CHECK2-NEXT:    [[DIV291:%.*]] = sdiv i64 [[TMP139]], [[CONV290]]
// CHECK2-NEXT:    [[TMP147:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP148:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB292:%.*]] = sub i32 [[TMP147]], [[TMP148]]
// CHECK2-NEXT:    [[SUB293:%.*]] = sub i32 [[SUB292]], 1
// CHECK2-NEXT:    [[TMP149:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD294:%.*]] = add i32 [[SUB293]], [[TMP149]]
// CHECK2-NEXT:    [[TMP150:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV295:%.*]] = udiv i32 [[ADD294]], [[TMP150]]
// CHECK2-NEXT:    [[MUL296:%.*]] = mul i32 1, [[DIV295]]
// CHECK2-NEXT:    [[TMP151:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB297:%.*]] = sub i32 [[TMP151]], -31
// CHECK2-NEXT:    [[DIV298:%.*]] = udiv i32 [[SUB297]], 32
// CHECK2-NEXT:    [[MUL299:%.*]] = mul i32 [[MUL296]], [[DIV298]]
// CHECK2-NEXT:    [[TMP152:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP153:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB300:%.*]] = sub i32 [[TMP152]], [[TMP153]]
// CHECK2-NEXT:    [[SUB301:%.*]] = sub i32 [[SUB300]], 1
// CHECK2-NEXT:    [[ADD302:%.*]] = add i32 [[SUB301]], 1
// CHECK2-NEXT:    [[DIV303:%.*]] = udiv i32 [[ADD302]], 1
// CHECK2-NEXT:    [[MUL304:%.*]] = mul i32 [[MUL299]], [[DIV303]]
// CHECK2-NEXT:    [[CONV305:%.*]] = zext i32 [[MUL304]] to i64
// CHECK2-NEXT:    [[MUL306:%.*]] = mul nsw i64 [[DIV291]], [[CONV305]]
// CHECK2-NEXT:    [[SUB307:%.*]] = sub nsw i64 [[TMP138]], [[MUL306]]
// CHECK2-NEXT:    [[TMP154:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB308:%.*]] = sub i32 [[TMP154]], -31
// CHECK2-NEXT:    [[DIV309:%.*]] = udiv i32 [[SUB308]], 32
// CHECK2-NEXT:    [[MUL310:%.*]] = mul i32 1, [[DIV309]]
// CHECK2-NEXT:    [[TMP155:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP156:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB311:%.*]] = sub i32 [[TMP155]], [[TMP156]]
// CHECK2-NEXT:    [[SUB312:%.*]] = sub i32 [[SUB311]], 1
// CHECK2-NEXT:    [[ADD313:%.*]] = add i32 [[SUB312]], 1
// CHECK2-NEXT:    [[DIV314:%.*]] = udiv i32 [[ADD313]], 1
// CHECK2-NEXT:    [[MUL315:%.*]] = mul i32 [[MUL310]], [[DIV314]]
// CHECK2-NEXT:    [[CONV316:%.*]] = zext i32 [[MUL315]] to i64
// CHECK2-NEXT:    [[DIV317:%.*]] = sdiv i64 [[SUB307]], [[CONV316]]
// CHECK2-NEXT:    [[TMP157:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB318:%.*]] = sub i32 [[TMP157]], -31
// CHECK2-NEXT:    [[DIV319:%.*]] = udiv i32 [[SUB318]], 32
// CHECK2-NEXT:    [[MUL320:%.*]] = mul i32 1, [[DIV319]]
// CHECK2-NEXT:    [[TMP158:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP159:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB321:%.*]] = sub i32 [[TMP158]], [[TMP159]]
// CHECK2-NEXT:    [[SUB322:%.*]] = sub i32 [[SUB321]], 1
// CHECK2-NEXT:    [[ADD323:%.*]] = add i32 [[SUB322]], 1
// CHECK2-NEXT:    [[DIV324:%.*]] = udiv i32 [[ADD323]], 1
// CHECK2-NEXT:    [[MUL325:%.*]] = mul i32 [[MUL320]], [[DIV324]]
// CHECK2-NEXT:    [[CONV326:%.*]] = zext i32 [[MUL325]] to i64
// CHECK2-NEXT:    [[MUL327:%.*]] = mul nsw i64 [[DIV317]], [[CONV326]]
// CHECK2-NEXT:    [[SUB328:%.*]] = sub nsw i64 [[SUB276]], [[MUL327]]
// CHECK2-NEXT:    [[TMP160:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP161:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP162:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP163:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB329:%.*]] = sub i32 [[TMP162]], [[TMP163]]
// CHECK2-NEXT:    [[SUB330:%.*]] = sub i32 [[SUB329]], 1
// CHECK2-NEXT:    [[TMP164:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD331:%.*]] = add i32 [[SUB330]], [[TMP164]]
// CHECK2-NEXT:    [[TMP165:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV332:%.*]] = udiv i32 [[ADD331]], [[TMP165]]
// CHECK2-NEXT:    [[MUL333:%.*]] = mul i32 1, [[DIV332]]
// CHECK2-NEXT:    [[TMP166:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB334:%.*]] = sub i32 [[TMP166]], -31
// CHECK2-NEXT:    [[DIV335:%.*]] = udiv i32 [[SUB334]], 32
// CHECK2-NEXT:    [[MUL336:%.*]] = mul i32 [[MUL333]], [[DIV335]]
// CHECK2-NEXT:    [[TMP167:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP168:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB337:%.*]] = sub i32 [[TMP167]], [[TMP168]]
// CHECK2-NEXT:    [[SUB338:%.*]] = sub i32 [[SUB337]], 1
// CHECK2-NEXT:    [[ADD339:%.*]] = add i32 [[SUB338]], 1
// CHECK2-NEXT:    [[DIV340:%.*]] = udiv i32 [[ADD339]], 1
// CHECK2-NEXT:    [[MUL341:%.*]] = mul i32 [[MUL336]], [[DIV340]]
// CHECK2-NEXT:    [[CONV342:%.*]] = zext i32 [[MUL341]] to i64
// CHECK2-NEXT:    [[DIV343:%.*]] = sdiv i64 [[TMP161]], [[CONV342]]
// CHECK2-NEXT:    [[TMP169:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP170:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB344:%.*]] = sub i32 [[TMP169]], [[TMP170]]
// CHECK2-NEXT:    [[SUB345:%.*]] = sub i32 [[SUB344]], 1
// CHECK2-NEXT:    [[TMP171:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD346:%.*]] = add i32 [[SUB345]], [[TMP171]]
// CHECK2-NEXT:    [[TMP172:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV347:%.*]] = udiv i32 [[ADD346]], [[TMP172]]
// CHECK2-NEXT:    [[MUL348:%.*]] = mul i32 1, [[DIV347]]
// CHECK2-NEXT:    [[TMP173:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB349:%.*]] = sub i32 [[TMP173]], -31
// CHECK2-NEXT:    [[DIV350:%.*]] = udiv i32 [[SUB349]], 32
// CHECK2-NEXT:    [[MUL351:%.*]] = mul i32 [[MUL348]], [[DIV350]]
// CHECK2-NEXT:    [[TMP174:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP175:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB352:%.*]] = sub i32 [[TMP174]], [[TMP175]]
// CHECK2-NEXT:    [[SUB353:%.*]] = sub i32 [[SUB352]], 1
// CHECK2-NEXT:    [[ADD354:%.*]] = add i32 [[SUB353]], 1
// CHECK2-NEXT:    [[DIV355:%.*]] = udiv i32 [[ADD354]], 1
// CHECK2-NEXT:    [[MUL356:%.*]] = mul i32 [[MUL351]], [[DIV355]]
// CHECK2-NEXT:    [[CONV357:%.*]] = zext i32 [[MUL356]] to i64
// CHECK2-NEXT:    [[MUL358:%.*]] = mul nsw i64 [[DIV343]], [[CONV357]]
// CHECK2-NEXT:    [[SUB359:%.*]] = sub nsw i64 [[TMP160]], [[MUL358]]
// CHECK2-NEXT:    [[TMP176:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP177:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP178:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP179:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB360:%.*]] = sub i32 [[TMP178]], [[TMP179]]
// CHECK2-NEXT:    [[SUB361:%.*]] = sub i32 [[SUB360]], 1
// CHECK2-NEXT:    [[TMP180:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD362:%.*]] = add i32 [[SUB361]], [[TMP180]]
// CHECK2-NEXT:    [[TMP181:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV363:%.*]] = udiv i32 [[ADD362]], [[TMP181]]
// CHECK2-NEXT:    [[MUL364:%.*]] = mul i32 1, [[DIV363]]
// CHECK2-NEXT:    [[TMP182:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB365:%.*]] = sub i32 [[TMP182]], -31
// CHECK2-NEXT:    [[DIV366:%.*]] = udiv i32 [[SUB365]], 32
// CHECK2-NEXT:    [[MUL367:%.*]] = mul i32 [[MUL364]], [[DIV366]]
// CHECK2-NEXT:    [[TMP183:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP184:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB368:%.*]] = sub i32 [[TMP183]], [[TMP184]]
// CHECK2-NEXT:    [[SUB369:%.*]] = sub i32 [[SUB368]], 1
// CHECK2-NEXT:    [[ADD370:%.*]] = add i32 [[SUB369]], 1
// CHECK2-NEXT:    [[DIV371:%.*]] = udiv i32 [[ADD370]], 1
// CHECK2-NEXT:    [[MUL372:%.*]] = mul i32 [[MUL367]], [[DIV371]]
// CHECK2-NEXT:    [[CONV373:%.*]] = zext i32 [[MUL372]] to i64
// CHECK2-NEXT:    [[DIV374:%.*]] = sdiv i64 [[TMP177]], [[CONV373]]
// CHECK2-NEXT:    [[TMP185:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP186:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB375:%.*]] = sub i32 [[TMP185]], [[TMP186]]
// CHECK2-NEXT:    [[SUB376:%.*]] = sub i32 [[SUB375]], 1
// CHECK2-NEXT:    [[TMP187:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD377:%.*]] = add i32 [[SUB376]], [[TMP187]]
// CHECK2-NEXT:    [[TMP188:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV378:%.*]] = udiv i32 [[ADD377]], [[TMP188]]
// CHECK2-NEXT:    [[MUL379:%.*]] = mul i32 1, [[DIV378]]
// CHECK2-NEXT:    [[TMP189:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB380:%.*]] = sub i32 [[TMP189]], -31
// CHECK2-NEXT:    [[DIV381:%.*]] = udiv i32 [[SUB380]], 32
// CHECK2-NEXT:    [[MUL382:%.*]] = mul i32 [[MUL379]], [[DIV381]]
// CHECK2-NEXT:    [[TMP190:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP191:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB383:%.*]] = sub i32 [[TMP190]], [[TMP191]]
// CHECK2-NEXT:    [[SUB384:%.*]] = sub i32 [[SUB383]], 1
// CHECK2-NEXT:    [[ADD385:%.*]] = add i32 [[SUB384]], 1
// CHECK2-NEXT:    [[DIV386:%.*]] = udiv i32 [[ADD385]], 1
// CHECK2-NEXT:    [[MUL387:%.*]] = mul i32 [[MUL382]], [[DIV386]]
// CHECK2-NEXT:    [[CONV388:%.*]] = zext i32 [[MUL387]] to i64
// CHECK2-NEXT:    [[MUL389:%.*]] = mul nsw i64 [[DIV374]], [[CONV388]]
// CHECK2-NEXT:    [[SUB390:%.*]] = sub nsw i64 [[TMP176]], [[MUL389]]
// CHECK2-NEXT:    [[TMP192:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB391:%.*]] = sub i32 [[TMP192]], -31
// CHECK2-NEXT:    [[DIV392:%.*]] = udiv i32 [[SUB391]], 32
// CHECK2-NEXT:    [[MUL393:%.*]] = mul i32 1, [[DIV392]]
// CHECK2-NEXT:    [[TMP193:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP194:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB394:%.*]] = sub i32 [[TMP193]], [[TMP194]]
// CHECK2-NEXT:    [[SUB395:%.*]] = sub i32 [[SUB394]], 1
// CHECK2-NEXT:    [[ADD396:%.*]] = add i32 [[SUB395]], 1
// CHECK2-NEXT:    [[DIV397:%.*]] = udiv i32 [[ADD396]], 1
// CHECK2-NEXT:    [[MUL398:%.*]] = mul i32 [[MUL393]], [[DIV397]]
// CHECK2-NEXT:    [[CONV399:%.*]] = zext i32 [[MUL398]] to i64
// CHECK2-NEXT:    [[DIV400:%.*]] = sdiv i64 [[SUB390]], [[CONV399]]
// CHECK2-NEXT:    [[TMP195:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB401:%.*]] = sub i32 [[TMP195]], -31
// CHECK2-NEXT:    [[DIV402:%.*]] = udiv i32 [[SUB401]], 32
// CHECK2-NEXT:    [[MUL403:%.*]] = mul i32 1, [[DIV402]]
// CHECK2-NEXT:    [[TMP196:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP197:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB404:%.*]] = sub i32 [[TMP196]], [[TMP197]]
// CHECK2-NEXT:    [[SUB405:%.*]] = sub i32 [[SUB404]], 1
// CHECK2-NEXT:    [[ADD406:%.*]] = add i32 [[SUB405]], 1
// CHECK2-NEXT:    [[DIV407:%.*]] = udiv i32 [[ADD406]], 1
// CHECK2-NEXT:    [[MUL408:%.*]] = mul i32 [[MUL403]], [[DIV407]]
// CHECK2-NEXT:    [[CONV409:%.*]] = zext i32 [[MUL408]] to i64
// CHECK2-NEXT:    [[MUL410:%.*]] = mul nsw i64 [[DIV400]], [[CONV409]]
// CHECK2-NEXT:    [[SUB411:%.*]] = sub nsw i64 [[SUB359]], [[MUL410]]
// CHECK2-NEXT:    [[TMP198:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP199:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB412:%.*]] = sub i32 [[TMP198]], [[TMP199]]
// CHECK2-NEXT:    [[SUB413:%.*]] = sub i32 [[SUB412]], 1
// CHECK2-NEXT:    [[ADD414:%.*]] = add i32 [[SUB413]], 1
// CHECK2-NEXT:    [[DIV415:%.*]] = udiv i32 [[ADD414]], 1
// CHECK2-NEXT:    [[MUL416:%.*]] = mul i32 1, [[DIV415]]
// CHECK2-NEXT:    [[CONV417:%.*]] = zext i32 [[MUL416]] to i64
// CHECK2-NEXT:    [[DIV418:%.*]] = sdiv i64 [[SUB411]], [[CONV417]]
// CHECK2-NEXT:    [[TMP200:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP201:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB419:%.*]] = sub i32 [[TMP200]], [[TMP201]]
// CHECK2-NEXT:    [[SUB420:%.*]] = sub i32 [[SUB419]], 1
// CHECK2-NEXT:    [[ADD421:%.*]] = add i32 [[SUB420]], 1
// CHECK2-NEXT:    [[DIV422:%.*]] = udiv i32 [[ADD421]], 1
// CHECK2-NEXT:    [[MUL423:%.*]] = mul i32 1, [[DIV422]]
// CHECK2-NEXT:    [[CONV424:%.*]] = zext i32 [[MUL423]] to i64
// CHECK2-NEXT:    [[MUL425:%.*]] = mul nsw i64 [[DIV418]], [[CONV424]]
// CHECK2-NEXT:    [[SUB426:%.*]] = sub nsw i64 [[SUB328]], [[MUL425]]
// CHECK2-NEXT:    [[MUL427:%.*]] = mul nsw i64 [[SUB426]], 1
// CHECK2-NEXT:    [[ADD428:%.*]] = add nsw i64 [[CONV245]], [[MUL427]]
// CHECK2-NEXT:    [[CONV429:%.*]] = trunc i64 [[ADD428]] to i32
// CHECK2-NEXT:    store i32 [[CONV429]], ptr [[DOTTILE_0_IV_K78]], align 4
// CHECK2-NEXT:    [[TMP202:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK2-NEXT:    [[TMP203:%.*]] = load i32, ptr [[DOTTILE_0_IV_K78]], align 4
// CHECK2-NEXT:    [[TMP204:%.*]] = load i32, ptr [[DOTNEW_STEP19]], align 4
// CHECK2-NEXT:    [[MUL430:%.*]] = mul i32 [[TMP203]], [[TMP204]]
// CHECK2-NEXT:    [[ADD431:%.*]] = add i32 [[TMP202]], [[MUL430]]
// CHECK2-NEXT:    store i32 [[ADD431]], ptr [[K]], align 4
// CHECK2-NEXT:    [[TMP205:%.*]] = load i32, ptr [[I72]], align 4
// CHECK2-NEXT:    [[TMP206:%.*]] = load i32, ptr [[J74]], align 4
// CHECK2-NEXT:    [[TMP207:%.*]] = load i32, ptr [[K]], align 4
// CHECK2-NEXT:    call void (...) @body(i32 noundef [[TMP205]], i32 noundef [[TMP206]], i32 noundef [[TMP207]])
// CHECK2-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK2:       omp.body.continue:
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK2:       omp.inner.for.inc:
// CHECK2-NEXT:    [[TMP208:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[ADD432:%.*]] = add nsw i64 [[TMP208]], 1
// CHECK2-NEXT:    store i64 [[ADD432]], ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND]]
// CHECK2:       omp.inner.for.end:
// CHECK2-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
// CHECK2:       omp.loop.exit:
// CHECK2-NEXT:    call void @__kmpc_for_static_fini(ptr @[[GLOB1]], i32 [[TMP0]])
// CHECK2-NEXT:    br label [[OMP_PRECOND_END]]
// CHECK2:       omp.precond.end:
// CHECK2-NEXT:    call void @__kmpc_barrier(ptr @[[GLOB3]], i32 [[TMP0]])
// CHECK2-NEXT:    ret void
//
//
// CHECK2-LABEL: define {{[^@]+}}@_Z4foo8ILi64EEviii
// CHECK2-SAME: (i32 noundef [[START:%.*]], i32 noundef [[END:%.*]], i32 noundef [[STEP:%.*]]) #[[ATTR0]] comdat {
// CHECK2-NEXT:  entry:
// CHECK2-NEXT:    [[START_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[END_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[STEP_ADDR:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_IV:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[TMP:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[_TMP1:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[_TMP2:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[_TMP3:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_5:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTNEW_STEP:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_8:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_10:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTNEW_STEP12:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[K:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_15:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_17:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTNEW_STEP19:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_21:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_25:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_28:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_30:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTCAPTURE_EXPR_36:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[I:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[J:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTFLOOR_0_IV_K:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTTILE_0_IV_K:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTOMP_LB:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[DOTOMP_UB:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i64, align 8
// CHECK2-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[I72:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[J74:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTFLOOR_0_IV_K76:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[DOTTILE_0_IV_K78:%.*]] = alloca i32, align 4
// CHECK2-NEXT:    [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB2]])
// CHECK2-NEXT:    store i32 [[START]], ptr [[START_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[END]], ptr [[END_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[STEP]], ptr [[STEP_ADDR]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON]], ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON4:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON4]], ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    [[TMP1:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP1]], ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON6:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON6]], ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK2-NEXT:    [[TMP2:%.*]] = load i32, ptr [[END_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP2]], ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON7:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON7]], ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[TMP3:%.*]] = load i32, ptr [[STEP_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP3]], ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON9:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON9]], ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[TMP4:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP4]], ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON11:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON11]], ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP5:%.*]] = load i32, ptr [[END_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP5]], ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON13:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON13]], ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[TMP6:%.*]] = load i32, ptr [[STEP_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP6]], ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON14:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON14]], ptr [[K]], align 4
// CHECK2-NEXT:    [[TMP7:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP7]], ptr [[K]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON16:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON16]], ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK2-NEXT:    [[TMP8:%.*]] = load i32, ptr [[START_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP8]], ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON18:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON18]], ptr [[DOTCAPTURE_EXPR_17]], align 4
// CHECK2-NEXT:    [[TMP9:%.*]] = load i32, ptr [[END_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP9]], ptr [[DOTCAPTURE_EXPR_17]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON20:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON20]], ptr [[DOTNEW_STEP19]], align 4
// CHECK2-NEXT:    [[TMP10:%.*]] = load i32, ptr [[STEP_ADDR]], align 4
// CHECK2-NEXT:    store i32 [[TMP10]], ptr [[DOTNEW_STEP19]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON22:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON22]], ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK2-NEXT:    [[TMP11:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_17]], align 4
// CHECK2-NEXT:    [[TMP12:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK2-NEXT:    [[SUB:%.*]] = sub i32 [[TMP11]], [[TMP12]]
// CHECK2-NEXT:    [[SUB23:%.*]] = sub i32 [[SUB]], 1
// CHECK2-NEXT:    [[TMP13:%.*]] = load i32, ptr [[DOTNEW_STEP19]], align 4
// CHECK2-NEXT:    [[ADD:%.*]] = add i32 [[SUB23]], [[TMP13]]
// CHECK2-NEXT:    [[TMP14:%.*]] = load i32, ptr [[DOTNEW_STEP19]], align 4
// CHECK2-NEXT:    [[DIV:%.*]] = udiv i32 [[ADD]], [[TMP14]]
// CHECK2-NEXT:    [[SUB24:%.*]] = sub i32 [[DIV]], 1
// CHECK2-NEXT:    store i32 [[SUB24]], ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON26:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON26]], ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[TMP15:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK2-NEXT:    [[ADD27:%.*]] = add i32 [[TMP15]], 1
// CHECK2-NEXT:    store i32 [[ADD27]], ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON29:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON29]], ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[TMP16:%.*]] = load i32, ptr [[_TMP2]], align 4, !freeze_bits [[META5]]
// CHECK2-NEXT:    store i32 [[TMP16]], ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON31:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON31]], ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP17:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK2-NEXT:    [[ADD32:%.*]] = add i32 [[TMP17]], 1
// CHECK2-NEXT:    [[TMP18:%.*]] = load i32, ptr [[_TMP2]], align 4, !freeze_bits [[META5]]
// CHECK2-NEXT:    [[ADD33:%.*]] = add i32 [[TMP18]], 64
// CHECK2-NEXT:    [[CMP:%.*]] = icmp ult i32 [[ADD32]], [[ADD33]]
// CHECK2-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
// CHECK2:       cond.true:
// CHECK2-NEXT:    [[TMP19:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_21]], align 4
// CHECK2-NEXT:    [[ADD34:%.*]] = add i32 [[TMP19]], 1
// CHECK2-NEXT:    br label [[COND_END:%.*]]
// CHECK2:       cond.false:
// CHECK2-NEXT:    [[TMP20:%.*]] = load i32, ptr [[_TMP2]], align 4, !freeze_bits [[META5]]
// CHECK2-NEXT:    [[ADD35:%.*]] = add i32 [[TMP20]], 64
// CHECK2-NEXT:    br label [[COND_END]]
// CHECK2:       cond.end:
// CHECK2-NEXT:    [[COND:%.*]] = phi i32 [ [[ADD34]], [[COND_TRUE]] ], [ [[ADD35]], [[COND_FALSE]] ]
// CHECK2-NEXT:    store i32 [[COND]], ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON37:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON37]], ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK2-NEXT:    [[TMP21:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK2-NEXT:    [[TMP22:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    [[SUB38:%.*]] = sub i32 [[TMP21]], [[TMP22]]
// CHECK2-NEXT:    [[SUB39:%.*]] = sub i32 [[SUB38]], 1
// CHECK2-NEXT:    [[TMP23:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[ADD40:%.*]] = add i32 [[SUB39]], [[TMP23]]
// CHECK2-NEXT:    [[TMP24:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[DIV41:%.*]] = udiv i32 [[ADD40]], [[TMP24]]
// CHECK2-NEXT:    [[CONV:%.*]] = zext i32 [[DIV41]] to i64
// CHECK2-NEXT:    [[TMP25:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP26:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB42:%.*]] = sub i32 [[TMP25]], [[TMP26]]
// CHECK2-NEXT:    [[SUB43:%.*]] = sub i32 [[SUB42]], 1
// CHECK2-NEXT:    [[TMP27:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD44:%.*]] = add i32 [[SUB43]], [[TMP27]]
// CHECK2-NEXT:    [[TMP28:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV45:%.*]] = udiv i32 [[ADD44]], [[TMP28]]
// CHECK2-NEXT:    [[CONV46:%.*]] = zext i32 [[DIV45]] to i64
// CHECK2-NEXT:    [[MUL:%.*]] = mul nsw i64 [[CONV]], [[CONV46]]
// CHECK2-NEXT:    [[TMP29:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB47:%.*]] = sub i32 [[TMP29]], -63
// CHECK2-NEXT:    [[DIV48:%.*]] = udiv i32 [[SUB47]], 64
// CHECK2-NEXT:    [[CONV49:%.*]] = zext i32 [[DIV48]] to i64
// CHECK2-NEXT:    [[MUL50:%.*]] = mul nsw i64 [[MUL]], [[CONV49]]
// CHECK2-NEXT:    [[TMP30:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP31:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB51:%.*]] = sub i32 [[TMP30]], [[TMP31]]
// CHECK2-NEXT:    [[SUB52:%.*]] = sub i32 [[SUB51]], 1
// CHECK2-NEXT:    [[ADD53:%.*]] = add i32 [[SUB52]], 1
// CHECK2-NEXT:    [[DIV54:%.*]] = udiv i32 [[ADD53]], 1
// CHECK2-NEXT:    [[CONV55:%.*]] = zext i32 [[DIV54]] to i64
// CHECK2-NEXT:    [[MUL56:%.*]] = mul nsw i64 [[MUL50]], [[CONV55]]
// CHECK2-NEXT:    [[SUB57:%.*]] = sub nsw i64 [[MUL56]], 1
// CHECK2-NEXT:    store i64 [[SUB57]], ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON58:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON58]], ptr [[I]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON59:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON59]], ptr [[J]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON60:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON60]], ptr [[DOTFLOOR_0_IV_K]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON61:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON61]], ptr [[DOTTILE_0_IV_K]], align 4
// CHECK2-NEXT:    [[TMP32:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    store i32 [[TMP32]], ptr [[I]], align 4
// CHECK2-NEXT:    [[TMP33:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    store i32 [[TMP33]], ptr [[J]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTFLOOR_0_IV_K]], align 4
// CHECK2-NEXT:    [[TMP34:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    store i32 [[TMP34]], ptr [[DOTTILE_0_IV_K]], align 4
// CHECK2-NEXT:    [[TMP35:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    [[TMP36:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_5]], align 4
// CHECK2-NEXT:    [[CMP62:%.*]] = icmp slt i32 [[TMP35]], [[TMP36]]
// CHECK2-NEXT:    br i1 [[CMP62]], label [[LAND_LHS_TRUE:%.*]], label [[OMP_PRECOND_END:%.*]]
// CHECK2:       land.lhs.true:
// CHECK2-NEXT:    [[TMP37:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[TMP38:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[CMP63:%.*]] = icmp slt i32 [[TMP37]], [[TMP38]]
// CHECK2-NEXT:    br i1 [[CMP63]], label [[LAND_LHS_TRUE64:%.*]], label [[OMP_PRECOND_END]]
// CHECK2:       land.lhs.true64:
// CHECK2-NEXT:    [[TMP39:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[CMP65:%.*]] = icmp ult i32 0, [[TMP39]]
// CHECK2-NEXT:    br i1 [[CMP65]], label [[LAND_LHS_TRUE66:%.*]], label [[OMP_PRECOND_END]]
// CHECK2:       land.lhs.true66:
// CHECK2-NEXT:    [[TMP40:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[TMP41:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[CMP67:%.*]] = icmp ult i32 [[TMP40]], [[TMP41]]
// CHECK2-NEXT:    br i1 [[CMP67]], label [[OMP_PRECOND_THEN:%.*]], label [[OMP_PRECOND_END]]
// CHECK2:       omp.precond.then:
// CHECK2-NEXT:    [[FREEZE_POISON68:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON68]], ptr [[DOTOMP_LB]], align 8
// CHECK2-NEXT:    store i64 0, ptr [[DOTOMP_LB]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON69:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON69]], ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[TMP42:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK2-NEXT:    store i64 [[TMP42]], ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON70:%.*]] = freeze i64 poison
// CHECK2-NEXT:    store i64 [[FREEZE_POISON70]], ptr [[DOTOMP_STRIDE]], align 8
// CHECK2-NEXT:    store i64 1, ptr [[DOTOMP_STRIDE]], align 8
// CHECK2-NEXT:    [[FREEZE_POISON71:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON71]], ptr [[DOTOMP_IS_LAST]], align 4
// CHECK2-NEXT:    store i32 0, ptr [[DOTOMP_IS_LAST]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON73:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON73]], ptr [[I72]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON75:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON75]], ptr [[J74]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON77:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON77]], ptr [[DOTFLOOR_0_IV_K76]], align 4
// CHECK2-NEXT:    [[FREEZE_POISON79:%.*]] = freeze i32 poison
// CHECK2-NEXT:    store i32 [[FREEZE_POISON79]], ptr [[DOTTILE_0_IV_K78]], align 4
// CHECK2-NEXT:    call void @__kmpc_for_static_init_8(ptr @[[GLOB1]], i32 [[TMP0]], i32 34, ptr [[DOTOMP_IS_LAST]], ptr [[DOTOMP_LB]], ptr [[DOTOMP_UB]], ptr [[DOTOMP_STRIDE]], i64 1, i64 1)
// CHECK2-NEXT:    [[TMP43:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[TMP44:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK2-NEXT:    [[CMP80:%.*]] = icmp sgt i64 [[TMP43]], [[TMP44]]
// CHECK2-NEXT:    br i1 [[CMP80]], label [[COND_TRUE81:%.*]], label [[COND_FALSE82:%.*]]
// CHECK2:       cond.true81:
// CHECK2-NEXT:    [[TMP45:%.*]] = load i64, ptr [[DOTCAPTURE_EXPR_36]], align 8
// CHECK2-NEXT:    br label [[COND_END83:%.*]]
// CHECK2:       cond.false82:
// CHECK2-NEXT:    [[TMP46:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    br label [[COND_END83]]
// CHECK2:       cond.end83:
// CHECK2-NEXT:    [[COND84:%.*]] = phi i64 [ [[TMP45]], [[COND_TRUE81]] ], [ [[TMP46]], [[COND_FALSE82]] ]
// CHECK2-NEXT:    store i64 [[COND84]], ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[TMP47:%.*]] = load i64, ptr [[DOTOMP_LB]], align 8
// CHECK2-NEXT:    store i64 [[TMP47]], ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
// CHECK2:       omp.inner.for.cond:
// CHECK2-NEXT:    [[TMP48:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP49:%.*]] = load i64, ptr [[DOTOMP_UB]], align 8
// CHECK2-NEXT:    [[CMP85:%.*]] = icmp sle i64 [[TMP48]], [[TMP49]]
// CHECK2-NEXT:    br i1 [[CMP85]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
// CHECK2:       omp.inner.for.body:
// CHECK2-NEXT:    [[TMP50:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_]], align 4
// CHECK2-NEXT:    [[CONV86:%.*]] = sext i32 [[TMP50]] to i64
// CHECK2-NEXT:    [[TMP51:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP52:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP53:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB87:%.*]] = sub i32 [[TMP52]], [[TMP53]]
// CHECK2-NEXT:    [[SUB88:%.*]] = sub i32 [[SUB87]], 1
// CHECK2-NEXT:    [[TMP54:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD89:%.*]] = add i32 [[SUB88]], [[TMP54]]
// CHECK2-NEXT:    [[TMP55:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV90:%.*]] = udiv i32 [[ADD89]], [[TMP55]]
// CHECK2-NEXT:    [[MUL91:%.*]] = mul i32 1, [[DIV90]]
// CHECK2-NEXT:    [[TMP56:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB92:%.*]] = sub i32 [[TMP56]], -63
// CHECK2-NEXT:    [[DIV93:%.*]] = udiv i32 [[SUB92]], 64
// CHECK2-NEXT:    [[MUL94:%.*]] = mul i32 [[MUL91]], [[DIV93]]
// CHECK2-NEXT:    [[TMP57:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP58:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB95:%.*]] = sub i32 [[TMP57]], [[TMP58]]
// CHECK2-NEXT:    [[SUB96:%.*]] = sub i32 [[SUB95]], 1
// CHECK2-NEXT:    [[ADD97:%.*]] = add i32 [[SUB96]], 1
// CHECK2-NEXT:    [[DIV98:%.*]] = udiv i32 [[ADD97]], 1
// CHECK2-NEXT:    [[MUL99:%.*]] = mul i32 [[MUL94]], [[DIV98]]
// CHECK2-NEXT:    [[CONV100:%.*]] = zext i32 [[MUL99]] to i64
// CHECK2-NEXT:    [[DIV101:%.*]] = sdiv i64 [[TMP51]], [[CONV100]]
// CHECK2-NEXT:    [[TMP59:%.*]] = load i32, ptr [[DOTNEW_STEP]], align 4
// CHECK2-NEXT:    [[CONV102:%.*]] = sext i32 [[TMP59]] to i64
// CHECK2-NEXT:    [[MUL103:%.*]] = mul nsw i64 [[DIV101]], [[CONV102]]
// CHECK2-NEXT:    [[ADD104:%.*]] = add nsw i64 [[CONV86]], [[MUL103]]
// CHECK2-NEXT:    [[CONV105:%.*]] = trunc i64 [[ADD104]] to i32
// CHECK2-NEXT:    store i32 [[CONV105]], ptr [[I72]], align 4
// CHECK2-NEXT:    [[TMP60:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[CONV106:%.*]] = sext i32 [[TMP60]] to i64
// CHECK2-NEXT:    [[TMP61:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP62:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP63:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP64:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB107:%.*]] = sub i32 [[TMP63]], [[TMP64]]
// CHECK2-NEXT:    [[SUB108:%.*]] = sub i32 [[SUB107]], 1
// CHECK2-NEXT:    [[TMP65:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD109:%.*]] = add i32 [[SUB108]], [[TMP65]]
// CHECK2-NEXT:    [[TMP66:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV110:%.*]] = udiv i32 [[ADD109]], [[TMP66]]
// CHECK2-NEXT:    [[MUL111:%.*]] = mul i32 1, [[DIV110]]
// CHECK2-NEXT:    [[TMP67:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB112:%.*]] = sub i32 [[TMP67]], -63
// CHECK2-NEXT:    [[DIV113:%.*]] = udiv i32 [[SUB112]], 64
// CHECK2-NEXT:    [[MUL114:%.*]] = mul i32 [[MUL111]], [[DIV113]]
// CHECK2-NEXT:    [[TMP68:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP69:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB115:%.*]] = sub i32 [[TMP68]], [[TMP69]]
// CHECK2-NEXT:    [[SUB116:%.*]] = sub i32 [[SUB115]], 1
// CHECK2-NEXT:    [[ADD117:%.*]] = add i32 [[SUB116]], 1
// CHECK2-NEXT:    [[DIV118:%.*]] = udiv i32 [[ADD117]], 1
// CHECK2-NEXT:    [[MUL119:%.*]] = mul i32 [[MUL114]], [[DIV118]]
// CHECK2-NEXT:    [[CONV120:%.*]] = zext i32 [[MUL119]] to i64
// CHECK2-NEXT:    [[DIV121:%.*]] = sdiv i64 [[TMP62]], [[CONV120]]
// CHECK2-NEXT:    [[TMP70:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP71:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB122:%.*]] = sub i32 [[TMP70]], [[TMP71]]
// CHECK2-NEXT:    [[SUB123:%.*]] = sub i32 [[SUB122]], 1
// CHECK2-NEXT:    [[TMP72:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD124:%.*]] = add i32 [[SUB123]], [[TMP72]]
// CHECK2-NEXT:    [[TMP73:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV125:%.*]] = udiv i32 [[ADD124]], [[TMP73]]
// CHECK2-NEXT:    [[MUL126:%.*]] = mul i32 1, [[DIV125]]
// CHECK2-NEXT:    [[TMP74:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB127:%.*]] = sub i32 [[TMP74]], -63
// CHECK2-NEXT:    [[DIV128:%.*]] = udiv i32 [[SUB127]], 64
// CHECK2-NEXT:    [[MUL129:%.*]] = mul i32 [[MUL126]], [[DIV128]]
// CHECK2-NEXT:    [[TMP75:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP76:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB130:%.*]] = sub i32 [[TMP75]], [[TMP76]]
// CHECK2-NEXT:    [[SUB131:%.*]] = sub i32 [[SUB130]], 1
// CHECK2-NEXT:    [[ADD132:%.*]] = add i32 [[SUB131]], 1
// CHECK2-NEXT:    [[DIV133:%.*]] = udiv i32 [[ADD132]], 1
// CHECK2-NEXT:    [[MUL134:%.*]] = mul i32 [[MUL129]], [[DIV133]]
// CHECK2-NEXT:    [[CONV135:%.*]] = zext i32 [[MUL134]] to i64
// CHECK2-NEXT:    [[MUL136:%.*]] = mul nsw i64 [[DIV121]], [[CONV135]]
// CHECK2-NEXT:    [[SUB137:%.*]] = sub nsw i64 [[TMP61]], [[MUL136]]
// CHECK2-NEXT:    [[TMP77:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB138:%.*]] = sub i32 [[TMP77]], -63
// CHECK2-NEXT:    [[DIV139:%.*]] = udiv i32 [[SUB138]], 64
// CHECK2-NEXT:    [[MUL140:%.*]] = mul i32 1, [[DIV139]]
// CHECK2-NEXT:    [[TMP78:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP79:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB141:%.*]] = sub i32 [[TMP78]], [[TMP79]]
// CHECK2-NEXT:    [[SUB142:%.*]] = sub i32 [[SUB141]], 1
// CHECK2-NEXT:    [[ADD143:%.*]] = add i32 [[SUB142]], 1
// CHECK2-NEXT:    [[DIV144:%.*]] = udiv i32 [[ADD143]], 1
// CHECK2-NEXT:    [[MUL145:%.*]] = mul i32 [[MUL140]], [[DIV144]]
// CHECK2-NEXT:    [[CONV146:%.*]] = zext i32 [[MUL145]] to i64
// CHECK2-NEXT:    [[DIV147:%.*]] = sdiv i64 [[SUB137]], [[CONV146]]
// CHECK2-NEXT:    [[TMP80:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[CONV148:%.*]] = sext i32 [[TMP80]] to i64
// CHECK2-NEXT:    [[MUL149:%.*]] = mul nsw i64 [[DIV147]], [[CONV148]]
// CHECK2-NEXT:    [[ADD150:%.*]] = add nsw i64 [[CONV106]], [[MUL149]]
// CHECK2-NEXT:    [[CONV151:%.*]] = trunc i64 [[ADD150]] to i32
// CHECK2-NEXT:    store i32 [[CONV151]], ptr [[J74]], align 4
// CHECK2-NEXT:    [[TMP81:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP82:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP83:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP84:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB152:%.*]] = sub i32 [[TMP83]], [[TMP84]]
// CHECK2-NEXT:    [[SUB153:%.*]] = sub i32 [[SUB152]], 1
// CHECK2-NEXT:    [[TMP85:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD154:%.*]] = add i32 [[SUB153]], [[TMP85]]
// CHECK2-NEXT:    [[TMP86:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV155:%.*]] = udiv i32 [[ADD154]], [[TMP86]]
// CHECK2-NEXT:    [[MUL156:%.*]] = mul i32 1, [[DIV155]]
// CHECK2-NEXT:    [[TMP87:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB157:%.*]] = sub i32 [[TMP87]], -63
// CHECK2-NEXT:    [[DIV158:%.*]] = udiv i32 [[SUB157]], 64
// CHECK2-NEXT:    [[MUL159:%.*]] = mul i32 [[MUL156]], [[DIV158]]
// CHECK2-NEXT:    [[TMP88:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP89:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB160:%.*]] = sub i32 [[TMP88]], [[TMP89]]
// CHECK2-NEXT:    [[SUB161:%.*]] = sub i32 [[SUB160]], 1
// CHECK2-NEXT:    [[ADD162:%.*]] = add i32 [[SUB161]], 1
// CHECK2-NEXT:    [[DIV163:%.*]] = udiv i32 [[ADD162]], 1
// CHECK2-NEXT:    [[MUL164:%.*]] = mul i32 [[MUL159]], [[DIV163]]
// CHECK2-NEXT:    [[CONV165:%.*]] = zext i32 [[MUL164]] to i64
// CHECK2-NEXT:    [[DIV166:%.*]] = sdiv i64 [[TMP82]], [[CONV165]]
// CHECK2-NEXT:    [[TMP90:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP91:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB167:%.*]] = sub i32 [[TMP90]], [[TMP91]]
// CHECK2-NEXT:    [[SUB168:%.*]] = sub i32 [[SUB167]], 1
// CHECK2-NEXT:    [[TMP92:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD169:%.*]] = add i32 [[SUB168]], [[TMP92]]
// CHECK2-NEXT:    [[TMP93:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV170:%.*]] = udiv i32 [[ADD169]], [[TMP93]]
// CHECK2-NEXT:    [[MUL171:%.*]] = mul i32 1, [[DIV170]]
// CHECK2-NEXT:    [[TMP94:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB172:%.*]] = sub i32 [[TMP94]], -63
// CHECK2-NEXT:    [[DIV173:%.*]] = udiv i32 [[SUB172]], 64
// CHECK2-NEXT:    [[MUL174:%.*]] = mul i32 [[MUL171]], [[DIV173]]
// CHECK2-NEXT:    [[TMP95:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP96:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB175:%.*]] = sub i32 [[TMP95]], [[TMP96]]
// CHECK2-NEXT:    [[SUB176:%.*]] = sub i32 [[SUB175]], 1
// CHECK2-NEXT:    [[ADD177:%.*]] = add i32 [[SUB176]], 1
// CHECK2-NEXT:    [[DIV178:%.*]] = udiv i32 [[ADD177]], 1
// CHECK2-NEXT:    [[MUL179:%.*]] = mul i32 [[MUL174]], [[DIV178]]
// CHECK2-NEXT:    [[CONV180:%.*]] = zext i32 [[MUL179]] to i64
// CHECK2-NEXT:    [[MUL181:%.*]] = mul nsw i64 [[DIV166]], [[CONV180]]
// CHECK2-NEXT:    [[SUB182:%.*]] = sub nsw i64 [[TMP81]], [[MUL181]]
// CHECK2-NEXT:    [[TMP97:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP98:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP99:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP100:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB183:%.*]] = sub i32 [[TMP99]], [[TMP100]]
// CHECK2-NEXT:    [[SUB184:%.*]] = sub i32 [[SUB183]], 1
// CHECK2-NEXT:    [[TMP101:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD185:%.*]] = add i32 [[SUB184]], [[TMP101]]
// CHECK2-NEXT:    [[TMP102:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV186:%.*]] = udiv i32 [[ADD185]], [[TMP102]]
// CHECK2-NEXT:    [[MUL187:%.*]] = mul i32 1, [[DIV186]]
// CHECK2-NEXT:    [[TMP103:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB188:%.*]] = sub i32 [[TMP103]], -63
// CHECK2-NEXT:    [[DIV189:%.*]] = udiv i32 [[SUB188]], 64
// CHECK2-NEXT:    [[MUL190:%.*]] = mul i32 [[MUL187]], [[DIV189]]
// CHECK2-NEXT:    [[TMP104:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP105:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB191:%.*]] = sub i32 [[TMP104]], [[TMP105]]
// CHECK2-NEXT:    [[SUB192:%.*]] = sub i32 [[SUB191]], 1
// CHECK2-NEXT:    [[ADD193:%.*]] = add i32 [[SUB192]], 1
// CHECK2-NEXT:    [[DIV194:%.*]] = udiv i32 [[ADD193]], 1
// CHECK2-NEXT:    [[MUL195:%.*]] = mul i32 [[MUL190]], [[DIV194]]
// CHECK2-NEXT:    [[CONV196:%.*]] = zext i32 [[MUL195]] to i64
// CHECK2-NEXT:    [[DIV197:%.*]] = sdiv i64 [[TMP98]], [[CONV196]]
// CHECK2-NEXT:    [[TMP106:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP107:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB198:%.*]] = sub i32 [[TMP106]], [[TMP107]]
// CHECK2-NEXT:    [[SUB199:%.*]] = sub i32 [[SUB198]], 1
// CHECK2-NEXT:    [[TMP108:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD200:%.*]] = add i32 [[SUB199]], [[TMP108]]
// CHECK2-NEXT:    [[TMP109:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV201:%.*]] = udiv i32 [[ADD200]], [[TMP109]]
// CHECK2-NEXT:    [[MUL202:%.*]] = mul i32 1, [[DIV201]]
// CHECK2-NEXT:    [[TMP110:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB203:%.*]] = sub i32 [[TMP110]], -63
// CHECK2-NEXT:    [[DIV204:%.*]] = udiv i32 [[SUB203]], 64
// CHECK2-NEXT:    [[MUL205:%.*]] = mul i32 [[MUL202]], [[DIV204]]
// CHECK2-NEXT:    [[TMP111:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP112:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB206:%.*]] = sub i32 [[TMP111]], [[TMP112]]
// CHECK2-NEXT:    [[SUB207:%.*]] = sub i32 [[SUB206]], 1
// CHECK2-NEXT:    [[ADD208:%.*]] = add i32 [[SUB207]], 1
// CHECK2-NEXT:    [[DIV209:%.*]] = udiv i32 [[ADD208]], 1
// CHECK2-NEXT:    [[MUL210:%.*]] = mul i32 [[MUL205]], [[DIV209]]
// CHECK2-NEXT:    [[CONV211:%.*]] = zext i32 [[MUL210]] to i64
// CHECK2-NEXT:    [[MUL212:%.*]] = mul nsw i64 [[DIV197]], [[CONV211]]
// CHECK2-NEXT:    [[SUB213:%.*]] = sub nsw i64 [[TMP97]], [[MUL212]]
// CHECK2-NEXT:    [[TMP113:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB214:%.*]] = sub i32 [[TMP113]], -63
// CHECK2-NEXT:    [[DIV215:%.*]] = udiv i32 [[SUB214]], 64
// CHECK2-NEXT:    [[MUL216:%.*]] = mul i32 1, [[DIV215]]
// CHECK2-NEXT:    [[TMP114:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP115:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB217:%.*]] = sub i32 [[TMP114]], [[TMP115]]
// CHECK2-NEXT:    [[SUB218:%.*]] = sub i32 [[SUB217]], 1
// CHECK2-NEXT:    [[ADD219:%.*]] = add i32 [[SUB218]], 1
// CHECK2-NEXT:    [[DIV220:%.*]] = udiv i32 [[ADD219]], 1
// CHECK2-NEXT:    [[MUL221:%.*]] = mul i32 [[MUL216]], [[DIV220]]
// CHECK2-NEXT:    [[CONV222:%.*]] = zext i32 [[MUL221]] to i64
// CHECK2-NEXT:    [[DIV223:%.*]] = sdiv i64 [[SUB213]], [[CONV222]]
// CHECK2-NEXT:    [[TMP116:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB224:%.*]] = sub i32 [[TMP116]], -63
// CHECK2-NEXT:    [[DIV225:%.*]] = udiv i32 [[SUB224]], 64
// CHECK2-NEXT:    [[MUL226:%.*]] = mul i32 1, [[DIV225]]
// CHECK2-NEXT:    [[TMP117:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP118:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB227:%.*]] = sub i32 [[TMP117]], [[TMP118]]
// CHECK2-NEXT:    [[SUB228:%.*]] = sub i32 [[SUB227]], 1
// CHECK2-NEXT:    [[ADD229:%.*]] = add i32 [[SUB228]], 1
// CHECK2-NEXT:    [[DIV230:%.*]] = udiv i32 [[ADD229]], 1
// CHECK2-NEXT:    [[MUL231:%.*]] = mul i32 [[MUL226]], [[DIV230]]
// CHECK2-NEXT:    [[CONV232:%.*]] = zext i32 [[MUL231]] to i64
// CHECK2-NEXT:    [[MUL233:%.*]] = mul nsw i64 [[DIV223]], [[CONV232]]
// CHECK2-NEXT:    [[SUB234:%.*]] = sub nsw i64 [[SUB182]], [[MUL233]]
// CHECK2-NEXT:    [[TMP119:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP120:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB235:%.*]] = sub i32 [[TMP119]], [[TMP120]]
// CHECK2-NEXT:    [[SUB236:%.*]] = sub i32 [[SUB235]], 1
// CHECK2-NEXT:    [[ADD237:%.*]] = add i32 [[SUB236]], 1
// CHECK2-NEXT:    [[DIV238:%.*]] = udiv i32 [[ADD237]], 1
// CHECK2-NEXT:    [[MUL239:%.*]] = mul i32 1, [[DIV238]]
// CHECK2-NEXT:    [[CONV240:%.*]] = zext i32 [[MUL239]] to i64
// CHECK2-NEXT:    [[DIV241:%.*]] = sdiv i64 [[SUB234]], [[CONV240]]
// CHECK2-NEXT:    [[MUL242:%.*]] = mul nsw i64 [[DIV241]], 64
// CHECK2-NEXT:    [[ADD243:%.*]] = add nsw i64 0, [[MUL242]]
// CHECK2-NEXT:    [[CONV244:%.*]] = trunc i64 [[ADD243]] to i32
// CHECK2-NEXT:    store i32 [[CONV244]], ptr [[DOTFLOOR_0_IV_K76]], align 4
// CHECK2-NEXT:    [[TMP121:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[CONV245:%.*]] = zext i32 [[TMP121]] to i64
// CHECK2-NEXT:    [[TMP122:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP123:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP124:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP125:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB246:%.*]] = sub i32 [[TMP124]], [[TMP125]]
// CHECK2-NEXT:    [[SUB247:%.*]] = sub i32 [[SUB246]], 1
// CHECK2-NEXT:    [[TMP126:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD248:%.*]] = add i32 [[SUB247]], [[TMP126]]
// CHECK2-NEXT:    [[TMP127:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV249:%.*]] = udiv i32 [[ADD248]], [[TMP127]]
// CHECK2-NEXT:    [[MUL250:%.*]] = mul i32 1, [[DIV249]]
// CHECK2-NEXT:    [[TMP128:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB251:%.*]] = sub i32 [[TMP128]], -63
// CHECK2-NEXT:    [[DIV252:%.*]] = udiv i32 [[SUB251]], 64
// CHECK2-NEXT:    [[MUL253:%.*]] = mul i32 [[MUL250]], [[DIV252]]
// CHECK2-NEXT:    [[TMP129:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP130:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB254:%.*]] = sub i32 [[TMP129]], [[TMP130]]
// CHECK2-NEXT:    [[SUB255:%.*]] = sub i32 [[SUB254]], 1
// CHECK2-NEXT:    [[ADD256:%.*]] = add i32 [[SUB255]], 1
// CHECK2-NEXT:    [[DIV257:%.*]] = udiv i32 [[ADD256]], 1
// CHECK2-NEXT:    [[MUL258:%.*]] = mul i32 [[MUL253]], [[DIV257]]
// CHECK2-NEXT:    [[CONV259:%.*]] = zext i32 [[MUL258]] to i64
// CHECK2-NEXT:    [[DIV260:%.*]] = sdiv i64 [[TMP123]], [[CONV259]]
// CHECK2-NEXT:    [[TMP131:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP132:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB261:%.*]] = sub i32 [[TMP131]], [[TMP132]]
// CHECK2-NEXT:    [[SUB262:%.*]] = sub i32 [[SUB261]], 1
// CHECK2-NEXT:    [[TMP133:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD263:%.*]] = add i32 [[SUB262]], [[TMP133]]
// CHECK2-NEXT:    [[TMP134:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV264:%.*]] = udiv i32 [[ADD263]], [[TMP134]]
// CHECK2-NEXT:    [[MUL265:%.*]] = mul i32 1, [[DIV264]]
// CHECK2-NEXT:    [[TMP135:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB266:%.*]] = sub i32 [[TMP135]], -63
// CHECK2-NEXT:    [[DIV267:%.*]] = udiv i32 [[SUB266]], 64
// CHECK2-NEXT:    [[MUL268:%.*]] = mul i32 [[MUL265]], [[DIV267]]
// CHECK2-NEXT:    [[TMP136:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP137:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB269:%.*]] = sub i32 [[TMP136]], [[TMP137]]
// CHECK2-NEXT:    [[SUB270:%.*]] = sub i32 [[SUB269]], 1
// CHECK2-NEXT:    [[ADD271:%.*]] = add i32 [[SUB270]], 1
// CHECK2-NEXT:    [[DIV272:%.*]] = udiv i32 [[ADD271]], 1
// CHECK2-NEXT:    [[MUL273:%.*]] = mul i32 [[MUL268]], [[DIV272]]
// CHECK2-NEXT:    [[CONV274:%.*]] = zext i32 [[MUL273]] to i64
// CHECK2-NEXT:    [[MUL275:%.*]] = mul nsw i64 [[DIV260]], [[CONV274]]
// CHECK2-NEXT:    [[SUB276:%.*]] = sub nsw i64 [[TMP122]], [[MUL275]]
// CHECK2-NEXT:    [[TMP138:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP139:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP140:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP141:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB277:%.*]] = sub i32 [[TMP140]], [[TMP141]]
// CHECK2-NEXT:    [[SUB278:%.*]] = sub i32 [[SUB277]], 1
// CHECK2-NEXT:    [[TMP142:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD279:%.*]] = add i32 [[SUB278]], [[TMP142]]
// CHECK2-NEXT:    [[TMP143:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV280:%.*]] = udiv i32 [[ADD279]], [[TMP143]]
// CHECK2-NEXT:    [[MUL281:%.*]] = mul i32 1, [[DIV280]]
// CHECK2-NEXT:    [[TMP144:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB282:%.*]] = sub i32 [[TMP144]], -63
// CHECK2-NEXT:    [[DIV283:%.*]] = udiv i32 [[SUB282]], 64
// CHECK2-NEXT:    [[MUL284:%.*]] = mul i32 [[MUL281]], [[DIV283]]
// CHECK2-NEXT:    [[TMP145:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP146:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB285:%.*]] = sub i32 [[TMP145]], [[TMP146]]
// CHECK2-NEXT:    [[SUB286:%.*]] = sub i32 [[SUB285]], 1
// CHECK2-NEXT:    [[ADD287:%.*]] = add i32 [[SUB286]], 1
// CHECK2-NEXT:    [[DIV288:%.*]] = udiv i32 [[ADD287]], 1
// CHECK2-NEXT:    [[MUL289:%.*]] = mul i32 [[MUL284]], [[DIV288]]
// CHECK2-NEXT:    [[CONV290:%.*]] = zext i32 [[MUL289]] to i64
// CHECK2-NEXT:    [[DIV291:%.*]] = sdiv i64 [[TMP139]], [[CONV290]]
// CHECK2-NEXT:    [[TMP147:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP148:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB292:%.*]] = sub i32 [[TMP147]], [[TMP148]]
// CHECK2-NEXT:    [[SUB293:%.*]] = sub i32 [[SUB292]], 1
// CHECK2-NEXT:    [[TMP149:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD294:%.*]] = add i32 [[SUB293]], [[TMP149]]
// CHECK2-NEXT:    [[TMP150:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV295:%.*]] = udiv i32 [[ADD294]], [[TMP150]]
// CHECK2-NEXT:    [[MUL296:%.*]] = mul i32 1, [[DIV295]]
// CHECK2-NEXT:    [[TMP151:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB297:%.*]] = sub i32 [[TMP151]], -63
// CHECK2-NEXT:    [[DIV298:%.*]] = udiv i32 [[SUB297]], 64
// CHECK2-NEXT:    [[MUL299:%.*]] = mul i32 [[MUL296]], [[DIV298]]
// CHECK2-NEXT:    [[TMP152:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP153:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB300:%.*]] = sub i32 [[TMP152]], [[TMP153]]
// CHECK2-NEXT:    [[SUB301:%.*]] = sub i32 [[SUB300]], 1
// CHECK2-NEXT:    [[ADD302:%.*]] = add i32 [[SUB301]], 1
// CHECK2-NEXT:    [[DIV303:%.*]] = udiv i32 [[ADD302]], 1
// CHECK2-NEXT:    [[MUL304:%.*]] = mul i32 [[MUL299]], [[DIV303]]
// CHECK2-NEXT:    [[CONV305:%.*]] = zext i32 [[MUL304]] to i64
// CHECK2-NEXT:    [[MUL306:%.*]] = mul nsw i64 [[DIV291]], [[CONV305]]
// CHECK2-NEXT:    [[SUB307:%.*]] = sub nsw i64 [[TMP138]], [[MUL306]]
// CHECK2-NEXT:    [[TMP154:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB308:%.*]] = sub i32 [[TMP154]], -63
// CHECK2-NEXT:    [[DIV309:%.*]] = udiv i32 [[SUB308]], 64
// CHECK2-NEXT:    [[MUL310:%.*]] = mul i32 1, [[DIV309]]
// CHECK2-NEXT:    [[TMP155:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP156:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB311:%.*]] = sub i32 [[TMP155]], [[TMP156]]
// CHECK2-NEXT:    [[SUB312:%.*]] = sub i32 [[SUB311]], 1
// CHECK2-NEXT:    [[ADD313:%.*]] = add i32 [[SUB312]], 1
// CHECK2-NEXT:    [[DIV314:%.*]] = udiv i32 [[ADD313]], 1
// CHECK2-NEXT:    [[MUL315:%.*]] = mul i32 [[MUL310]], [[DIV314]]
// CHECK2-NEXT:    [[CONV316:%.*]] = zext i32 [[MUL315]] to i64
// CHECK2-NEXT:    [[DIV317:%.*]] = sdiv i64 [[SUB307]], [[CONV316]]
// CHECK2-NEXT:    [[TMP157:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB318:%.*]] = sub i32 [[TMP157]], -63
// CHECK2-NEXT:    [[DIV319:%.*]] = udiv i32 [[SUB318]], 64
// CHECK2-NEXT:    [[MUL320:%.*]] = mul i32 1, [[DIV319]]
// CHECK2-NEXT:    [[TMP158:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP159:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB321:%.*]] = sub i32 [[TMP158]], [[TMP159]]
// CHECK2-NEXT:    [[SUB322:%.*]] = sub i32 [[SUB321]], 1
// CHECK2-NEXT:    [[ADD323:%.*]] = add i32 [[SUB322]], 1
// CHECK2-NEXT:    [[DIV324:%.*]] = udiv i32 [[ADD323]], 1
// CHECK2-NEXT:    [[MUL325:%.*]] = mul i32 [[MUL320]], [[DIV324]]
// CHECK2-NEXT:    [[CONV326:%.*]] = zext i32 [[MUL325]] to i64
// CHECK2-NEXT:    [[MUL327:%.*]] = mul nsw i64 [[DIV317]], [[CONV326]]
// CHECK2-NEXT:    [[SUB328:%.*]] = sub nsw i64 [[SUB276]], [[MUL327]]
// CHECK2-NEXT:    [[TMP160:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP161:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP162:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP163:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB329:%.*]] = sub i32 [[TMP162]], [[TMP163]]
// CHECK2-NEXT:    [[SUB330:%.*]] = sub i32 [[SUB329]], 1
// CHECK2-NEXT:    [[TMP164:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD331:%.*]] = add i32 [[SUB330]], [[TMP164]]
// CHECK2-NEXT:    [[TMP165:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV332:%.*]] = udiv i32 [[ADD331]], [[TMP165]]
// CHECK2-NEXT:    [[MUL333:%.*]] = mul i32 1, [[DIV332]]
// CHECK2-NEXT:    [[TMP166:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB334:%.*]] = sub i32 [[TMP166]], -63
// CHECK2-NEXT:    [[DIV335:%.*]] = udiv i32 [[SUB334]], 64
// CHECK2-NEXT:    [[MUL336:%.*]] = mul i32 [[MUL333]], [[DIV335]]
// CHECK2-NEXT:    [[TMP167:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP168:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB337:%.*]] = sub i32 [[TMP167]], [[TMP168]]
// CHECK2-NEXT:    [[SUB338:%.*]] = sub i32 [[SUB337]], 1
// CHECK2-NEXT:    [[ADD339:%.*]] = add i32 [[SUB338]], 1
// CHECK2-NEXT:    [[DIV340:%.*]] = udiv i32 [[ADD339]], 1
// CHECK2-NEXT:    [[MUL341:%.*]] = mul i32 [[MUL336]], [[DIV340]]
// CHECK2-NEXT:    [[CONV342:%.*]] = zext i32 [[MUL341]] to i64
// CHECK2-NEXT:    [[DIV343:%.*]] = sdiv i64 [[TMP161]], [[CONV342]]
// CHECK2-NEXT:    [[TMP169:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP170:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB344:%.*]] = sub i32 [[TMP169]], [[TMP170]]
// CHECK2-NEXT:    [[SUB345:%.*]] = sub i32 [[SUB344]], 1
// CHECK2-NEXT:    [[TMP171:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD346:%.*]] = add i32 [[SUB345]], [[TMP171]]
// CHECK2-NEXT:    [[TMP172:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV347:%.*]] = udiv i32 [[ADD346]], [[TMP172]]
// CHECK2-NEXT:    [[MUL348:%.*]] = mul i32 1, [[DIV347]]
// CHECK2-NEXT:    [[TMP173:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB349:%.*]] = sub i32 [[TMP173]], -63
// CHECK2-NEXT:    [[DIV350:%.*]] = udiv i32 [[SUB349]], 64
// CHECK2-NEXT:    [[MUL351:%.*]] = mul i32 [[MUL348]], [[DIV350]]
// CHECK2-NEXT:    [[TMP174:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP175:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB352:%.*]] = sub i32 [[TMP174]], [[TMP175]]
// CHECK2-NEXT:    [[SUB353:%.*]] = sub i32 [[SUB352]], 1
// CHECK2-NEXT:    [[ADD354:%.*]] = add i32 [[SUB353]], 1
// CHECK2-NEXT:    [[DIV355:%.*]] = udiv i32 [[ADD354]], 1
// CHECK2-NEXT:    [[MUL356:%.*]] = mul i32 [[MUL351]], [[DIV355]]
// CHECK2-NEXT:    [[CONV357:%.*]] = zext i32 [[MUL356]] to i64
// CHECK2-NEXT:    [[MUL358:%.*]] = mul nsw i64 [[DIV343]], [[CONV357]]
// CHECK2-NEXT:    [[SUB359:%.*]] = sub nsw i64 [[TMP160]], [[MUL358]]
// CHECK2-NEXT:    [[TMP176:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP177:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[TMP178:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP179:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB360:%.*]] = sub i32 [[TMP178]], [[TMP179]]
// CHECK2-NEXT:    [[SUB361:%.*]] = sub i32 [[SUB360]], 1
// CHECK2-NEXT:    [[TMP180:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD362:%.*]] = add i32 [[SUB361]], [[TMP180]]
// CHECK2-NEXT:    [[TMP181:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV363:%.*]] = udiv i32 [[ADD362]], [[TMP181]]
// CHECK2-NEXT:    [[MUL364:%.*]] = mul i32 1, [[DIV363]]
// CHECK2-NEXT:    [[TMP182:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB365:%.*]] = sub i32 [[TMP182]], -63
// CHECK2-NEXT:    [[DIV366:%.*]] = udiv i32 [[SUB365]], 64
// CHECK2-NEXT:    [[MUL367:%.*]] = mul i32 [[MUL364]], [[DIV366]]
// CHECK2-NEXT:    [[TMP183:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP184:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB368:%.*]] = sub i32 [[TMP183]], [[TMP184]]
// CHECK2-NEXT:    [[SUB369:%.*]] = sub i32 [[SUB368]], 1
// CHECK2-NEXT:    [[ADD370:%.*]] = add i32 [[SUB369]], 1
// CHECK2-NEXT:    [[DIV371:%.*]] = udiv i32 [[ADD370]], 1
// CHECK2-NEXT:    [[MUL372:%.*]] = mul i32 [[MUL367]], [[DIV371]]
// CHECK2-NEXT:    [[CONV373:%.*]] = zext i32 [[MUL372]] to i64
// CHECK2-NEXT:    [[DIV374:%.*]] = sdiv i64 [[TMP177]], [[CONV373]]
// CHECK2-NEXT:    [[TMP185:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_10]], align 4
// CHECK2-NEXT:    [[TMP186:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_8]], align 4
// CHECK2-NEXT:    [[SUB375:%.*]] = sub i32 [[TMP185]], [[TMP186]]
// CHECK2-NEXT:    [[SUB376:%.*]] = sub i32 [[SUB375]], 1
// CHECK2-NEXT:    [[TMP187:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[ADD377:%.*]] = add i32 [[SUB376]], [[TMP187]]
// CHECK2-NEXT:    [[TMP188:%.*]] = load i32, ptr [[DOTNEW_STEP12]], align 4
// CHECK2-NEXT:    [[DIV378:%.*]] = udiv i32 [[ADD377]], [[TMP188]]
// CHECK2-NEXT:    [[MUL379:%.*]] = mul i32 1, [[DIV378]]
// CHECK2-NEXT:    [[TMP189:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB380:%.*]] = sub i32 [[TMP189]], -63
// CHECK2-NEXT:    [[DIV381:%.*]] = udiv i32 [[SUB380]], 64
// CHECK2-NEXT:    [[MUL382:%.*]] = mul i32 [[MUL379]], [[DIV381]]
// CHECK2-NEXT:    [[TMP190:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP191:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB383:%.*]] = sub i32 [[TMP190]], [[TMP191]]
// CHECK2-NEXT:    [[SUB384:%.*]] = sub i32 [[SUB383]], 1
// CHECK2-NEXT:    [[ADD385:%.*]] = add i32 [[SUB384]], 1
// CHECK2-NEXT:    [[DIV386:%.*]] = udiv i32 [[ADD385]], 1
// CHECK2-NEXT:    [[MUL387:%.*]] = mul i32 [[MUL382]], [[DIV386]]
// CHECK2-NEXT:    [[CONV388:%.*]] = zext i32 [[MUL387]] to i64
// CHECK2-NEXT:    [[MUL389:%.*]] = mul nsw i64 [[DIV374]], [[CONV388]]
// CHECK2-NEXT:    [[SUB390:%.*]] = sub nsw i64 [[TMP176]], [[MUL389]]
// CHECK2-NEXT:    [[TMP192:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB391:%.*]] = sub i32 [[TMP192]], -63
// CHECK2-NEXT:    [[DIV392:%.*]] = udiv i32 [[SUB391]], 64
// CHECK2-NEXT:    [[MUL393:%.*]] = mul i32 1, [[DIV392]]
// CHECK2-NEXT:    [[TMP193:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP194:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB394:%.*]] = sub i32 [[TMP193]], [[TMP194]]
// CHECK2-NEXT:    [[SUB395:%.*]] = sub i32 [[SUB394]], 1
// CHECK2-NEXT:    [[ADD396:%.*]] = add i32 [[SUB395]], 1
// CHECK2-NEXT:    [[DIV397:%.*]] = udiv i32 [[ADD396]], 1
// CHECK2-NEXT:    [[MUL398:%.*]] = mul i32 [[MUL393]], [[DIV397]]
// CHECK2-NEXT:    [[CONV399:%.*]] = zext i32 [[MUL398]] to i64
// CHECK2-NEXT:    [[DIV400:%.*]] = sdiv i64 [[SUB390]], [[CONV399]]
// CHECK2-NEXT:    [[TMP195:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_25]], align 4
// CHECK2-NEXT:    [[SUB401:%.*]] = sub i32 [[TMP195]], -63
// CHECK2-NEXT:    [[DIV402:%.*]] = udiv i32 [[SUB401]], 64
// CHECK2-NEXT:    [[MUL403:%.*]] = mul i32 1, [[DIV402]]
// CHECK2-NEXT:    [[TMP196:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP197:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB404:%.*]] = sub i32 [[TMP196]], [[TMP197]]
// CHECK2-NEXT:    [[SUB405:%.*]] = sub i32 [[SUB404]], 1
// CHECK2-NEXT:    [[ADD406:%.*]] = add i32 [[SUB405]], 1
// CHECK2-NEXT:    [[DIV407:%.*]] = udiv i32 [[ADD406]], 1
// CHECK2-NEXT:    [[MUL408:%.*]] = mul i32 [[MUL403]], [[DIV407]]
// CHECK2-NEXT:    [[CONV409:%.*]] = zext i32 [[MUL408]] to i64
// CHECK2-NEXT:    [[MUL410:%.*]] = mul nsw i64 [[DIV400]], [[CONV409]]
// CHECK2-NEXT:    [[SUB411:%.*]] = sub nsw i64 [[SUB359]], [[MUL410]]
// CHECK2-NEXT:    [[TMP198:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP199:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB412:%.*]] = sub i32 [[TMP198]], [[TMP199]]
// CHECK2-NEXT:    [[SUB413:%.*]] = sub i32 [[SUB412]], 1
// CHECK2-NEXT:    [[ADD414:%.*]] = add i32 [[SUB413]], 1
// CHECK2-NEXT:    [[DIV415:%.*]] = udiv i32 [[ADD414]], 1
// CHECK2-NEXT:    [[MUL416:%.*]] = mul i32 1, [[DIV415]]
// CHECK2-NEXT:    [[CONV417:%.*]] = zext i32 [[MUL416]] to i64
// CHECK2-NEXT:    [[DIV418:%.*]] = sdiv i64 [[SUB411]], [[CONV417]]
// CHECK2-NEXT:    [[TMP200:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_30]], align 4
// CHECK2-NEXT:    [[TMP201:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_28]], align 4
// CHECK2-NEXT:    [[SUB419:%.*]] = sub i32 [[TMP200]], [[TMP201]]
// CHECK2-NEXT:    [[SUB420:%.*]] = sub i32 [[SUB419]], 1
// CHECK2-NEXT:    [[ADD421:%.*]] = add i32 [[SUB420]], 1
// CHECK2-NEXT:    [[DIV422:%.*]] = udiv i32 [[ADD421]], 1
// CHECK2-NEXT:    [[MUL423:%.*]] = mul i32 1, [[DIV422]]
// CHECK2-NEXT:    [[CONV424:%.*]] = zext i32 [[MUL423]] to i64
// CHECK2-NEXT:    [[MUL425:%.*]] = mul nsw i64 [[DIV418]], [[CONV424]]
// CHECK2-NEXT:    [[SUB426:%.*]] = sub nsw i64 [[SUB328]], [[MUL425]]
// CHECK2-NEXT:    [[MUL427:%.*]] = mul nsw i64 [[SUB426]], 1
// CHECK2-NEXT:    [[ADD428:%.*]] = add nsw i64 [[CONV245]], [[MUL427]]
// CHECK2-NEXT:    [[CONV429:%.*]] = trunc i64 [[ADD428]] to i32
// CHECK2-NEXT:    store i32 [[CONV429]], ptr [[DOTTILE_0_IV_K78]], align 4
// CHECK2-NEXT:    [[TMP202:%.*]] = load i32, ptr [[DOTCAPTURE_EXPR_15]], align 4
// CHECK2-NEXT:    [[TMP203:%.*]] = load i32, ptr [[DOTTILE_0_IV_K78]], align 4
// CHECK2-NEXT:    [[TMP204:%.*]] = load i32, ptr [[DOTNEW_STEP19]], align 4
// CHECK2-NEXT:    [[MUL430:%.*]] = mul i32 [[TMP203]], [[TMP204]]
// CHECK2-NEXT:    [[ADD431:%.*]] = add i32 [[TMP202]], [[MUL430]]
// CHECK2-NEXT:    store i32 [[ADD431]], ptr [[K]], align 4
// CHECK2-NEXT:    [[TMP205:%.*]] = load i32, ptr [[I72]], align 4
// CHECK2-NEXT:    [[TMP206:%.*]] = load i32, ptr [[J74]], align 4
// CHECK2-NEXT:    [[TMP207:%.*]] = load i32, ptr [[K]], align 4
// CHECK2-NEXT:    call void (...) @body(i32 noundef [[TMP205]], i32 noundef [[TMP206]], i32 noundef [[TMP207]])
// CHECK2-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
// CHECK2:       omp.body.continue:
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
// CHECK2:       omp.inner.for.inc:
// CHECK2-NEXT:    [[TMP208:%.*]] = load i64, ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    [[ADD432:%.*]] = add nsw i64 [[TMP208]], 1
// CHECK2-NEXT:    store i64 [[ADD432]], ptr [[DOTOMP_IV]], align 8
// CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND]]
// CHECK2:       omp.inner.for.end:
// CHECK2-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
// CHECK2:       omp.loop.exit:
// CHECK2-NEXT:    call void @__kmpc_for_static_fini(ptr @[[GLOB1]], i32 [[TMP0]])
// CHECK2-NEXT:    br label [[OMP_PRECOND_END]]
// CHECK2:       omp.precond.end:
// CHECK2-NEXT:    call void @__kmpc_barrier(ptr @[[GLOB3]], i32 [[TMP0]])
// CHECK2-NEXT:    ret void
//
