// Code generated by svdxgen; DO NOT EDIT.

//go:build stm32h7x3

// Package dmamux1 provides access to the registers of the DMAMUX peripheral.
//
// Instances:
//
//	DMAMUX1  DMAMUX1_BASE  -  DMAMUX1_OV  DMAMUX
//
// Registers:
//
//	0x000 32  CCR[16]      DMA request line multiplexer channel x control register
//	0x080 32  CSR          DMA request line multiplexer interrupt channel status register
//	0x084 32  CFR(CSR)     DMA request line multiplexer interrupt clear flag register
//	0x100 32  RGCR[8]      DMA request generator channel x control register
//	0x140 32  RGSR         DMA request generator status register
//	0x144 32  RGCFR(RGSR)  DMA request generator clear flag register
//
// Import:
//
//	github.com/embeddedgo/stm32/p/mmap
package dmamux1

const (
	DMAREQ_ID    CCR = 0x7F << 0  //+ DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources.
	SOIE         CCR = 0x01 << 8  //+ Synchronization overrun interrupt enable
	EGE          CCR = 0x01 << 9  //+ Event generation enable
	SE           CCR = 0x01 << 16 //+ Synchronization enable
	SPOL         CCR = 0x03 << 17 //+ Synchronization polarity Defines the edge polarity of the selected synchronization input:
	SPOL_NONE    CCR = 0x00 << 17 //  No event, i.e. no synchronization nor detection.
	SPOL_RISING  CCR = 0x01 << 17 //  Rising edge
	SPOL_FALLING CCR = 0x02 << 17 //  Falling edge
	SPOL_BOTH    CCR = 0x03 << 17 //  Rising and falling edges
	NBREQ        CCR = 0x1F << 19 //+ Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low.
	SYNC_ID      CCR = 0x07 << 24 //+ Synchronization identification Selects the synchronization input (see inputs to resources).
)

const (
	DMAREQ_IDn = 0
	SOIEn      = 8
	EGEn       = 9
	SEn        = 16
	SPOLn      = 17
	NBREQn     = 19
	SYNC_IDn   = 24
)

const (
	SOF0  CSR = 0x01 << 0  //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF1  CSR = 0x01 << 1  //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF2  CSR = 0x01 << 2  //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF3  CSR = 0x01 << 3  //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF4  CSR = 0x01 << 4  //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF5  CSR = 0x01 << 5  //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF6  CSR = 0x01 << 6  //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF7  CSR = 0x01 << 7  //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF8  CSR = 0x01 << 8  //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF9  CSR = 0x01 << 9  //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF10 CSR = 0x01 << 10 //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF11 CSR = 0x01 << 11 //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF12 CSR = 0x01 << 12 //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF13 CSR = 0x01 << 13 //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF14 CSR = 0x01 << 14 //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
	SOF15 CSR = 0x01 << 15 //+ Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value.
)

const (
	SOF0n  = 0
	SOF1n  = 1
	SOF2n  = 2
	SOF3n  = 3
	SOF4n  = 4
	SOF5n  = 5
	SOF6n  = 6
	SOF7n  = 7
	SOF8n  = 8
	SOF9n  = 9
	SOF10n = 10
	SOF11n = 11
	SOF12n = 12
	SOF13n = 13
	SOF14n = 14
	SOF15n = 15
)

const (
	SIG_ID       RGCR = 0x07 << 0  //+ Signal identification Selects the DMA request trigger input used for the channel x of the DMA request generator
	OIE          RGCR = 0x01 << 8  //+ Trigger overrun interrupt enable
	GE           RGCR = 0x01 << 16 //+ DMA request generator channel x enable
	GPOL         RGCR = 0x03 << 17 //+ DMA request generator trigger polarity Defines the edge polarity of the selected trigger input
	GPOL_NONE    RGCR = 0x00 << 17 //  No event, i.e. no synchronization nor detection.
	GPOL_RISING  RGCR = 0x01 << 17 //  Rising edge
	GPOL_FALLING RGCR = 0x02 << 17 //  Falling edge
	GPOL_BOTH    RGCR = 0x03 << 17 //  Rising and falling edges
	GNBREQ       RGCR = 0x1F << 19 //+ Number of DMA requests to be generated (minus 1) Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1. Note: This field must be written only when GE bit is disabled.
)

const (
	SIG_IDn = 0
	OIEn    = 8
	GEn     = 16
	GPOLn   = 17
	GNBREQn = 19
)

const (
	OF0 RGSR = 0x01 << 0 //+ [:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register.
	OF1 RGSR = 0x01 << 1 //+ [:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register.
	OF2 RGSR = 0x01 << 2 //+ [:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register.
	OF3 RGSR = 0x01 << 3 //+ [:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register.
	OF4 RGSR = 0x01 << 4 //+ [:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register.
	OF5 RGSR = 0x01 << 5 //+ [:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register.
	OF6 RGSR = 0x01 << 6 //+ [:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register.
	OF7 RGSR = 0x01 << 7 //+ [:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register.
)

const (
	OF0n = 0
	OF1n = 1
	OF2n = 2
	OF3n = 3
	OF4n = 4
	OF5n = 5
	OF6n = 6
	OF7n = 7
)
