#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 10 10:36:54 2025
# Process ID: 18288
# Current directory: C:/Users/Hp/Desktop/AXI4-Lite DMA Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9672 C:\Users\Hp\Desktop\AXI4-Lite DMA Controller\AXI4-Lite_DMA_Controller.xpr
# Log file: C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/vivado.log
# Journal file: C:/Users/Hp/Desktop/AXI4-Lite DMA Controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Hp/Desktop/PS1 Final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 797.930 ; gain = 202.473
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
"xelab -wto d671055e256445e585ecb978292ef033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d671055e256445e585ecb978292ef033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Hp/Desktop/AXI4-Lite -notrace
couldn't read file "C:/Users/Hp/Desktop/AXI4-Lite": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 10 10:37:37 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 827.164 ; gain = 9.656
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
"xelab -wto d671055e256445e585ecb978292ef033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d671055e256445e585ecb978292ef033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 858.793 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
"xelab -wto d671055e256445e585ecb978292ef033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d671055e256445e585ecb978292ef033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 858.793 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
"xelab -wto d671055e256445e585ecb978292ef033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d671055e256445e585ecb978292ef033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 858.793 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hp/Desktop/AXI4-Lite DMA Controller/AXI4-Lite_DMA_Controller.sim/sim_1/behav/xsim'
"xelab -wto d671055e256445e585ecb978292ef033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d671055e256445e585ecb978292ef033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 858.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 10 12:02:59 2025...
