
VDA_V3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000669c  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08006828  08006828  00007828  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068e0  080068e0  0000800c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080068e0  080068e0  000078e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080068e8  080068e8  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068e8  080068e8  000078e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080068ec  080068ec  000078ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080068f0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000028c  20000010  080068fc  00008010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  080068fc  0000829c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014b72  00000000  00000000  0000803c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f6c  00000000  00000000  0001cbae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001250  00000000  00000000  0001fb20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e4f  00000000  00000000  00020d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cbd7  00000000  00000000  00021bbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016ac5  00000000  00000000  0003e796  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aaeaf  00000000  00000000  0005525b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010010a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e50  00000000  00000000  00100150  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00104fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800680c 	.word	0x0800680c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	0800680c 	.word	0x0800680c

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <__aeabi_drsub>:
 80001dc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001e0:	e002      	b.n	80001e8 <__adddf3>
 80001e2:	bf00      	nop

080001e4 <__aeabi_dsub>:
 80001e4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e8 <__adddf3>:
 80001e8:	b530      	push	{r4, r5, lr}
 80001ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f2:	ea94 0f05 	teq	r4, r5
 80001f6:	bf08      	it	eq
 80001f8:	ea90 0f02 	teqeq	r0, r2
 80001fc:	bf1f      	itttt	ne
 80001fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000202:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000206:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020e:	f000 80e2 	beq.w	80003d6 <__adddf3+0x1ee>
 8000212:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000216:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021a:	bfb8      	it	lt
 800021c:	426d      	neglt	r5, r5
 800021e:	dd0c      	ble.n	800023a <__adddf3+0x52>
 8000220:	442c      	add	r4, r5
 8000222:	ea80 0202 	eor.w	r2, r0, r2
 8000226:	ea81 0303 	eor.w	r3, r1, r3
 800022a:	ea82 0000 	eor.w	r0, r2, r0
 800022e:	ea83 0101 	eor.w	r1, r3, r1
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	2d36      	cmp	r5, #54	@ 0x36
 800023c:	bf88      	it	hi
 800023e:	bd30      	pophi	{r4, r5, pc}
 8000240:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000244:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000248:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800024c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x70>
 8000252:	4240      	negs	r0, r0
 8000254:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000258:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800025c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000260:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x84>
 8000266:	4252      	negs	r2, r2
 8000268:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800026c:	ea94 0f05 	teq	r4, r5
 8000270:	f000 80a7 	beq.w	80003c2 <__adddf3+0x1da>
 8000274:	f1a4 0401 	sub.w	r4, r4, #1
 8000278:	f1d5 0e20 	rsbs	lr, r5, #32
 800027c:	db0d      	blt.n	800029a <__adddf3+0xb2>
 800027e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000282:	fa22 f205 	lsr.w	r2, r2, r5
 8000286:	1880      	adds	r0, r0, r2
 8000288:	f141 0100 	adc.w	r1, r1, #0
 800028c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000290:	1880      	adds	r0, r0, r2
 8000292:	fa43 f305 	asr.w	r3, r3, r5
 8000296:	4159      	adcs	r1, r3
 8000298:	e00e      	b.n	80002b8 <__adddf3+0xd0>
 800029a:	f1a5 0520 	sub.w	r5, r5, #32
 800029e:	f10e 0e20 	add.w	lr, lr, #32
 80002a2:	2a01      	cmp	r2, #1
 80002a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a8:	bf28      	it	cs
 80002aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ae:	fa43 f305 	asr.w	r3, r3, r5
 80002b2:	18c0      	adds	r0, r0, r3
 80002b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002bc:	d507      	bpl.n	80002ce <__adddf3+0xe6>
 80002be:	f04f 0e00 	mov.w	lr, #0
 80002c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ce:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002d2:	d31b      	bcc.n	800030c <__adddf3+0x124>
 80002d4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d8:	d30c      	bcc.n	80002f4 <__adddf3+0x10c>
 80002da:	0849      	lsrs	r1, r1, #1
 80002dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e4:	f104 0401 	add.w	r4, r4, #1
 80002e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002ec:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002f0:	f080 809a 	bcs.w	8000428 <__adddf3+0x240>
 80002f4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f8:	bf08      	it	eq
 80002fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fe:	f150 0000 	adcs.w	r0, r0, #0
 8000302:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000306:	ea41 0105 	orr.w	r1, r1, r5
 800030a:	bd30      	pop	{r4, r5, pc}
 800030c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000310:	4140      	adcs	r0, r0
 8000312:	eb41 0101 	adc.w	r1, r1, r1
 8000316:	3c01      	subs	r4, #1
 8000318:	bf28      	it	cs
 800031a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031e:	d2e9      	bcs.n	80002f4 <__adddf3+0x10c>
 8000320:	f091 0f00 	teq	r1, #0
 8000324:	bf04      	itt	eq
 8000326:	4601      	moveq	r1, r0
 8000328:	2000      	moveq	r0, #0
 800032a:	fab1 f381 	clz	r3, r1
 800032e:	bf08      	it	eq
 8000330:	3320      	addeq	r3, #32
 8000332:	f1a3 030b 	sub.w	r3, r3, #11
 8000336:	f1b3 0220 	subs.w	r2, r3, #32
 800033a:	da0c      	bge.n	8000356 <__adddf3+0x16e>
 800033c:	320c      	adds	r2, #12
 800033e:	dd08      	ble.n	8000352 <__adddf3+0x16a>
 8000340:	f102 0c14 	add.w	ip, r2, #20
 8000344:	f1c2 020c 	rsb	r2, r2, #12
 8000348:	fa01 f00c 	lsl.w	r0, r1, ip
 800034c:	fa21 f102 	lsr.w	r1, r1, r2
 8000350:	e00c      	b.n	800036c <__adddf3+0x184>
 8000352:	f102 0214 	add.w	r2, r2, #20
 8000356:	bfd8      	it	le
 8000358:	f1c2 0c20 	rsble	ip, r2, #32
 800035c:	fa01 f102 	lsl.w	r1, r1, r2
 8000360:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000364:	bfdc      	itt	le
 8000366:	ea41 010c 	orrle.w	r1, r1, ip
 800036a:	4090      	lslle	r0, r2
 800036c:	1ae4      	subs	r4, r4, r3
 800036e:	bfa2      	ittt	ge
 8000370:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000374:	4329      	orrge	r1, r5
 8000376:	bd30      	popge	{r4, r5, pc}
 8000378:	ea6f 0404 	mvn.w	r4, r4
 800037c:	3c1f      	subs	r4, #31
 800037e:	da1c      	bge.n	80003ba <__adddf3+0x1d2>
 8000380:	340c      	adds	r4, #12
 8000382:	dc0e      	bgt.n	80003a2 <__adddf3+0x1ba>
 8000384:	f104 0414 	add.w	r4, r4, #20
 8000388:	f1c4 0220 	rsb	r2, r4, #32
 800038c:	fa20 f004 	lsr.w	r0, r0, r4
 8000390:	fa01 f302 	lsl.w	r3, r1, r2
 8000394:	ea40 0003 	orr.w	r0, r0, r3
 8000398:	fa21 f304 	lsr.w	r3, r1, r4
 800039c:	ea45 0103 	orr.w	r1, r5, r3
 80003a0:	bd30      	pop	{r4, r5, pc}
 80003a2:	f1c4 040c 	rsb	r4, r4, #12
 80003a6:	f1c4 0220 	rsb	r2, r4, #32
 80003aa:	fa20 f002 	lsr.w	r0, r0, r2
 80003ae:	fa01 f304 	lsl.w	r3, r1, r4
 80003b2:	ea40 0003 	orr.w	r0, r0, r3
 80003b6:	4629      	mov	r1, r5
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	fa21 f004 	lsr.w	r0, r1, r4
 80003be:	4629      	mov	r1, r5
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f094 0f00 	teq	r4, #0
 80003c6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ca:	bf06      	itte	eq
 80003cc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003d0:	3401      	addeq	r4, #1
 80003d2:	3d01      	subne	r5, #1
 80003d4:	e74e      	b.n	8000274 <__adddf3+0x8c>
 80003d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003da:	bf18      	it	ne
 80003dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e0:	d029      	beq.n	8000436 <__adddf3+0x24e>
 80003e2:	ea94 0f05 	teq	r4, r5
 80003e6:	bf08      	it	eq
 80003e8:	ea90 0f02 	teqeq	r0, r2
 80003ec:	d005      	beq.n	80003fa <__adddf3+0x212>
 80003ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f2:	bf04      	itt	eq
 80003f4:	4619      	moveq	r1, r3
 80003f6:	4610      	moveq	r0, r2
 80003f8:	bd30      	pop	{r4, r5, pc}
 80003fa:	ea91 0f03 	teq	r1, r3
 80003fe:	bf1e      	ittt	ne
 8000400:	2100      	movne	r1, #0
 8000402:	2000      	movne	r0, #0
 8000404:	bd30      	popne	{r4, r5, pc}
 8000406:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040a:	d105      	bne.n	8000418 <__adddf3+0x230>
 800040c:	0040      	lsls	r0, r0, #1
 800040e:	4149      	adcs	r1, r1
 8000410:	bf28      	it	cs
 8000412:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000416:	bd30      	pop	{r4, r5, pc}
 8000418:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800041c:	bf3c      	itt	cc
 800041e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000422:	bd30      	popcc	{r4, r5, pc}
 8000424:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000428:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800042c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000430:	f04f 0000 	mov.w	r0, #0
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043a:	bf1a      	itte	ne
 800043c:	4619      	movne	r1, r3
 800043e:	4610      	movne	r0, r2
 8000440:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000444:	bf1c      	itt	ne
 8000446:	460b      	movne	r3, r1
 8000448:	4602      	movne	r2, r0
 800044a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044e:	bf06      	itte	eq
 8000450:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000454:	ea91 0f03 	teqeq	r1, r3
 8000458:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	bf00      	nop

08000460 <__aeabi_ui2d>:
 8000460:	f090 0f00 	teq	r0, #0
 8000464:	bf04      	itt	eq
 8000466:	2100      	moveq	r1, #0
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000470:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000474:	f04f 0500 	mov.w	r5, #0
 8000478:	f04f 0100 	mov.w	r1, #0
 800047c:	e750      	b.n	8000320 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_i2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000494:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000498:	bf48      	it	mi
 800049a:	4240      	negmi	r0, r0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e73e      	b.n	8000320 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_f2d>:
 80004a4:	0042      	lsls	r2, r0, #1
 80004a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b2:	bf1f      	itttt	ne
 80004b4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004bc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004c0:	4770      	bxne	lr
 80004c2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c6:	bf08      	it	eq
 80004c8:	4770      	bxeq	lr
 80004ca:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ce:	bf04      	itt	eq
 80004d0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e4:	e71c      	b.n	8000320 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_ul2d>:
 80004e8:	ea50 0201 	orrs.w	r2, r0, r1
 80004ec:	bf08      	it	eq
 80004ee:	4770      	bxeq	lr
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	f04f 0500 	mov.w	r5, #0
 80004f6:	e00a      	b.n	800050e <__aeabi_l2d+0x16>

080004f8 <__aeabi_l2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000506:	d502      	bpl.n	800050e <__aeabi_l2d+0x16>
 8000508:	4240      	negs	r0, r0
 800050a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000512:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000516:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051a:	f43f aed8 	beq.w	80002ce <__adddf3+0xe6>
 800051e:	f04f 0203 	mov.w	r2, #3
 8000522:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000526:	bf18      	it	ne
 8000528:	3203      	addne	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000536:	f1c2 0320 	rsb	r3, r2, #32
 800053a:	fa00 fc03 	lsl.w	ip, r0, r3
 800053e:	fa20 f002 	lsr.w	r0, r0, r2
 8000542:	fa01 fe03 	lsl.w	lr, r1, r3
 8000546:	ea40 000e 	orr.w	r0, r0, lr
 800054a:	fa21 f102 	lsr.w	r1, r1, r2
 800054e:	4414      	add	r4, r2
 8000550:	e6bd      	b.n	80002ce <__adddf3+0xe6>
 8000552:	bf00      	nop

08000554 <__aeabi_dmul>:
 8000554:	b570      	push	{r4, r5, r6, lr}
 8000556:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800055a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000562:	bf1d      	ittte	ne
 8000564:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000568:	ea94 0f0c 	teqne	r4, ip
 800056c:	ea95 0f0c 	teqne	r5, ip
 8000570:	f000 f8de 	bleq	8000730 <__aeabi_dmul+0x1dc>
 8000574:	442c      	add	r4, r5
 8000576:	ea81 0603 	eor.w	r6, r1, r3
 800057a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000582:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000586:	bf18      	it	ne
 8000588:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800058c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000590:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000594:	d038      	beq.n	8000608 <__aeabi_dmul+0xb4>
 8000596:	fba0 ce02 	umull	ip, lr, r0, r2
 800059a:	f04f 0500 	mov.w	r5, #0
 800059e:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005aa:	f04f 0600 	mov.w	r6, #0
 80005ae:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b2:	f09c 0f00 	teq	ip, #0
 80005b6:	bf18      	it	ne
 80005b8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005bc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005c0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c8:	d204      	bcs.n	80005d4 <__aeabi_dmul+0x80>
 80005ca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ce:	416d      	adcs	r5, r5
 80005d0:	eb46 0606 	adc.w	r6, r6, r6
 80005d4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005dc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e8:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005ec:	bf88      	it	hi
 80005ee:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005f2:	d81e      	bhi.n	8000632 <__aeabi_dmul+0xde>
 80005f4:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f8:	bf08      	it	eq
 80005fa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fe:	f150 0000 	adcs.w	r0, r0, #0
 8000602:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000606:	bd70      	pop	{r4, r5, r6, pc}
 8000608:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800060c:	ea46 0101 	orr.w	r1, r6, r1
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	ea81 0103 	eor.w	r1, r1, r3
 8000618:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800061c:	bfc2      	ittt	gt
 800061e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000622:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000626:	bd70      	popgt	{r4, r5, r6, pc}
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800062c:	f04f 0e00 	mov.w	lr, #0
 8000630:	3c01      	subs	r4, #1
 8000632:	f300 80ab 	bgt.w	800078c <__aeabi_dmul+0x238>
 8000636:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800063a:	bfde      	ittt	le
 800063c:	2000      	movle	r0, #0
 800063e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000642:	bd70      	pople	{r4, r5, r6, pc}
 8000644:	f1c4 0400 	rsb	r4, r4, #0
 8000648:	3c20      	subs	r4, #32
 800064a:	da35      	bge.n	80006b8 <__aeabi_dmul+0x164>
 800064c:	340c      	adds	r4, #12
 800064e:	dc1b      	bgt.n	8000688 <__aeabi_dmul+0x134>
 8000650:	f104 0414 	add.w	r4, r4, #20
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f305 	lsl.w	r3, r0, r5
 800065c:	fa20 f004 	lsr.w	r0, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800066c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000674:	fa21 f604 	lsr.w	r6, r1, r4
 8000678:	eb42 0106 	adc.w	r1, r2, r6
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f1c4 040c 	rsb	r4, r4, #12
 800068c:	f1c4 0520 	rsb	r5, r4, #32
 8000690:	fa00 f304 	lsl.w	r3, r0, r4
 8000694:	fa20 f005 	lsr.w	r0, r0, r5
 8000698:	fa01 f204 	lsl.w	r2, r1, r4
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a8:	f141 0100 	adc.w	r1, r1, #0
 80006ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b0:	bf08      	it	eq
 80006b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b6:	bd70      	pop	{r4, r5, r6, pc}
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f205 	lsl.w	r2, r0, r5
 80006c0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c4:	fa20 f304 	lsr.w	r3, r0, r4
 80006c8:	fa01 f205 	lsl.w	r2, r1, r5
 80006cc:	ea43 0302 	orr.w	r3, r3, r2
 80006d0:	fa21 f004 	lsr.w	r0, r1, r4
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	fa21 f204 	lsr.w	r2, r1, r4
 80006dc:	ea20 0002 	bic.w	r0, r0, r2
 80006e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e8:	bf08      	it	eq
 80006ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ee:	bd70      	pop	{r4, r5, r6, pc}
 80006f0:	f094 0f00 	teq	r4, #0
 80006f4:	d10f      	bne.n	8000716 <__aeabi_dmul+0x1c2>
 80006f6:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006fa:	0040      	lsls	r0, r0, #1
 80006fc:	eb41 0101 	adc.w	r1, r1, r1
 8000700:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000704:	bf08      	it	eq
 8000706:	3c01      	subeq	r4, #1
 8000708:	d0f7      	beq.n	80006fa <__aeabi_dmul+0x1a6>
 800070a:	ea41 0106 	orr.w	r1, r1, r6
 800070e:	f095 0f00 	teq	r5, #0
 8000712:	bf18      	it	ne
 8000714:	4770      	bxne	lr
 8000716:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800071a:	0052      	lsls	r2, r2, #1
 800071c:	eb43 0303 	adc.w	r3, r3, r3
 8000720:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000724:	bf08      	it	eq
 8000726:	3d01      	subeq	r5, #1
 8000728:	d0f7      	beq.n	800071a <__aeabi_dmul+0x1c6>
 800072a:	ea43 0306 	orr.w	r3, r3, r6
 800072e:	4770      	bx	lr
 8000730:	ea94 0f0c 	teq	r4, ip
 8000734:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000738:	bf18      	it	ne
 800073a:	ea95 0f0c 	teqne	r5, ip
 800073e:	d00c      	beq.n	800075a <__aeabi_dmul+0x206>
 8000740:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000744:	bf18      	it	ne
 8000746:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074a:	d1d1      	bne.n	80006f0 <__aeabi_dmul+0x19c>
 800074c:	ea81 0103 	eor.w	r1, r1, r3
 8000750:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	f04f 0000 	mov.w	r0, #0
 8000758:	bd70      	pop	{r4, r5, r6, pc}
 800075a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075e:	bf06      	itte	eq
 8000760:	4610      	moveq	r0, r2
 8000762:	4619      	moveq	r1, r3
 8000764:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000768:	d019      	beq.n	800079e <__aeabi_dmul+0x24a>
 800076a:	ea94 0f0c 	teq	r4, ip
 800076e:	d102      	bne.n	8000776 <__aeabi_dmul+0x222>
 8000770:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000774:	d113      	bne.n	800079e <__aeabi_dmul+0x24a>
 8000776:	ea95 0f0c 	teq	r5, ip
 800077a:	d105      	bne.n	8000788 <__aeabi_dmul+0x234>
 800077c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000780:	bf1c      	itt	ne
 8000782:	4610      	movne	r0, r2
 8000784:	4619      	movne	r1, r3
 8000786:	d10a      	bne.n	800079e <__aeabi_dmul+0x24a>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000794:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a6:	bd70      	pop	{r4, r5, r6, pc}

080007a8 <__aeabi_ddiv>:
 80007a8:	b570      	push	{r4, r5, r6, lr}
 80007aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b6:	bf1d      	ittte	ne
 80007b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007bc:	ea94 0f0c 	teqne	r4, ip
 80007c0:	ea95 0f0c 	teqne	r5, ip
 80007c4:	f000 f8a7 	bleq	8000916 <__aeabi_ddiv+0x16e>
 80007c8:	eba4 0405 	sub.w	r4, r4, r5
 80007cc:	ea81 0e03 	eor.w	lr, r1, r3
 80007d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d8:	f000 8088 	beq.w	80008ec <__aeabi_ddiv+0x144>
 80007dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e0:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007fc:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000800:	429d      	cmp	r5, r3
 8000802:	bf08      	it	eq
 8000804:	4296      	cmpeq	r6, r2
 8000806:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800080a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080e:	d202      	bcs.n	8000816 <__aeabi_ddiv+0x6e>
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	1ab6      	subs	r6, r6, r2
 8000818:	eb65 0503 	sbc.w	r5, r5, r3
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000826:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800082a:	ebb6 0e02 	subs.w	lr, r6, r2
 800082e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000832:	bf22      	ittt	cs
 8000834:	1ab6      	subcs	r6, r6, r2
 8000836:	4675      	movcs	r5, lr
 8000838:	ea40 000c 	orrcs.w	r0, r0, ip
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	ebb6 0e02 	subs.w	lr, r6, r2
 8000846:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084a:	bf22      	ittt	cs
 800084c:	1ab6      	subcs	r6, r6, r2
 800084e:	4675      	movcs	r5, lr
 8000850:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	ebb6 0e02 	subs.w	lr, r6, r2
 800085e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000862:	bf22      	ittt	cs
 8000864:	1ab6      	subcs	r6, r6, r2
 8000866:	4675      	movcs	r5, lr
 8000868:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	ebb6 0e02 	subs.w	lr, r6, r2
 8000876:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087a:	bf22      	ittt	cs
 800087c:	1ab6      	subcs	r6, r6, r2
 800087e:	4675      	movcs	r5, lr
 8000880:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000884:	ea55 0e06 	orrs.w	lr, r5, r6
 8000888:	d018      	beq.n	80008bc <__aeabi_ddiv+0x114>
 800088a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000892:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000896:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a6:	d1c0      	bne.n	800082a <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	d10b      	bne.n	80008c6 <__aeabi_ddiv+0x11e>
 80008ae:	ea41 0100 	orr.w	r1, r1, r0
 80008b2:	f04f 0000 	mov.w	r0, #0
 80008b6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ba:	e7b6      	b.n	800082a <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	bf04      	itt	eq
 80008c2:	4301      	orreq	r1, r0
 80008c4:	2000      	moveq	r0, #0
 80008c6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ca:	bf88      	it	hi
 80008cc:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008d0:	f63f aeaf 	bhi.w	8000632 <__aeabi_dmul+0xde>
 80008d4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d8:	bf04      	itt	eq
 80008da:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e2:	f150 0000 	adcs.w	r0, r0, #0
 80008e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ea:	bd70      	pop	{r4, r5, r6, pc}
 80008ec:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f8:	bfc2      	ittt	gt
 80008fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000902:	bd70      	popgt	{r4, r5, r6, pc}
 8000904:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000908:	f04f 0e00 	mov.w	lr, #0
 800090c:	3c01      	subs	r4, #1
 800090e:	e690      	b.n	8000632 <__aeabi_dmul+0xde>
 8000910:	ea45 0e06 	orr.w	lr, r5, r6
 8000914:	e68d      	b.n	8000632 <__aeabi_dmul+0xde>
 8000916:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091a:	ea94 0f0c 	teq	r4, ip
 800091e:	bf08      	it	eq
 8000920:	ea95 0f0c 	teqeq	r5, ip
 8000924:	f43f af3b 	beq.w	800079e <__aeabi_dmul+0x24a>
 8000928:	ea94 0f0c 	teq	r4, ip
 800092c:	d10a      	bne.n	8000944 <__aeabi_ddiv+0x19c>
 800092e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000932:	f47f af34 	bne.w	800079e <__aeabi_dmul+0x24a>
 8000936:	ea95 0f0c 	teq	r5, ip
 800093a:	f47f af25 	bne.w	8000788 <__aeabi_dmul+0x234>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e72c      	b.n	800079e <__aeabi_dmul+0x24a>
 8000944:	ea95 0f0c 	teq	r5, ip
 8000948:	d106      	bne.n	8000958 <__aeabi_ddiv+0x1b0>
 800094a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094e:	f43f aefd 	beq.w	800074c <__aeabi_dmul+0x1f8>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e722      	b.n	800079e <__aeabi_dmul+0x24a>
 8000958:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800095c:	bf18      	it	ne
 800095e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000962:	f47f aec5 	bne.w	80006f0 <__aeabi_dmul+0x19c>
 8000966:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096a:	f47f af0d 	bne.w	8000788 <__aeabi_dmul+0x234>
 800096e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000972:	f47f aeeb 	bne.w	800074c <__aeabi_dmul+0x1f8>
 8000976:	e712      	b.n	800079e <__aeabi_dmul+0x24a>

08000978 <__gedf2>:
 8000978:	f04f 3cff 	mov.w	ip, #4294967295
 800097c:	e006      	b.n	800098c <__cmpdf2+0x4>
 800097e:	bf00      	nop

08000980 <__ledf2>:
 8000980:	f04f 0c01 	mov.w	ip, #1
 8000984:	e002      	b.n	800098c <__cmpdf2+0x4>
 8000986:	bf00      	nop

08000988 <__cmpdf2>:
 8000988:	f04f 0c01 	mov.w	ip, #1
 800098c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800099c:	bf18      	it	ne
 800099e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009a2:	d01b      	beq.n	80009dc <__cmpdf2+0x54>
 80009a4:	b001      	add	sp, #4
 80009a6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009aa:	bf0c      	ite	eq
 80009ac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009b0:	ea91 0f03 	teqne	r1, r3
 80009b4:	bf02      	ittt	eq
 80009b6:	ea90 0f02 	teqeq	r0, r2
 80009ba:	2000      	moveq	r0, #0
 80009bc:	4770      	bxeq	lr
 80009be:	f110 0f00 	cmn.w	r0, #0
 80009c2:	ea91 0f03 	teq	r1, r3
 80009c6:	bf58      	it	pl
 80009c8:	4299      	cmppl	r1, r3
 80009ca:	bf08      	it	eq
 80009cc:	4290      	cmpeq	r0, r2
 80009ce:	bf2c      	ite	cs
 80009d0:	17d8      	asrcs	r0, r3, #31
 80009d2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d6:	f040 0001 	orr.w	r0, r0, #1
 80009da:	4770      	bx	lr
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	d102      	bne.n	80009ec <__cmpdf2+0x64>
 80009e6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ea:	d107      	bne.n	80009fc <__cmpdf2+0x74>
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	d1d6      	bne.n	80009a4 <__cmpdf2+0x1c>
 80009f6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009fa:	d0d3      	beq.n	80009a4 <__cmpdf2+0x1c>
 80009fc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_cdrcmple>:
 8000a04:	4684      	mov	ip, r0
 8000a06:	4610      	mov	r0, r2
 8000a08:	4662      	mov	r2, ip
 8000a0a:	468c      	mov	ip, r1
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4663      	mov	r3, ip
 8000a10:	e000      	b.n	8000a14 <__aeabi_cdcmpeq>
 8000a12:	bf00      	nop

08000a14 <__aeabi_cdcmpeq>:
 8000a14:	b501      	push	{r0, lr}
 8000a16:	f7ff ffb7 	bl	8000988 <__cmpdf2>
 8000a1a:	2800      	cmp	r0, #0
 8000a1c:	bf48      	it	mi
 8000a1e:	f110 0f00 	cmnmi.w	r0, #0
 8000a22:	bd01      	pop	{r0, pc}

08000a24 <__aeabi_dcmpeq>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff fff4 	bl	8000a14 <__aeabi_cdcmpeq>
 8000a2c:	bf0c      	ite	eq
 8000a2e:	2001      	moveq	r0, #1
 8000a30:	2000      	movne	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmplt>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffea 	bl	8000a14 <__aeabi_cdcmpeq>
 8000a40:	bf34      	ite	cc
 8000a42:	2001      	movcc	r0, #1
 8000a44:	2000      	movcs	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmple>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffe0 	bl	8000a14 <__aeabi_cdcmpeq>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpge>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffce 	bl	8000a04 <__aeabi_cdrcmple>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpgt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffc4 	bl	8000a04 <__aeabi_cdrcmple>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <filtroMediaMovil>:
double x_notch[FILTER_ORDER + 1] = {0};
double y_notch[FILTER_ORDER + 1] = {0};


// Aplica el filtro de media móvil sin necesidad de inicialización previa
uint32_t filtroMediaMovil(uint16_t nuevaMuestra) {
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4603      	mov	r3, r0
 8000ad0:	80fb      	strh	r3, [r7, #6]
    static uint16_t ventana[WINDOW_SIZE] = {0};  // Inicializa en cero
    static uint8_t indice = 0;
    static uint32_t sumaVentana = 0;

    // Restar la muestra más antigua y sumar la nueva
    sumaVentana = sumaVentana - ventana[indice] + nuevaMuestra;
 8000ad2:	4b19      	ldr	r3, [pc, #100]	@ (8000b38 <filtroMediaMovil+0x70>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a19      	ldr	r2, [pc, #100]	@ (8000b3c <filtroMediaMovil+0x74>)
 8000ad8:	7812      	ldrb	r2, [r2, #0]
 8000ada:	4611      	mov	r1, r2
 8000adc:	4a18      	ldr	r2, [pc, #96]	@ (8000b40 <filtroMediaMovil+0x78>)
 8000ade:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8000ae2:	1a9a      	subs	r2, r3, r2
 8000ae4:	88fb      	ldrh	r3, [r7, #6]
 8000ae6:	4413      	add	r3, r2
 8000ae8:	4a13      	ldr	r2, [pc, #76]	@ (8000b38 <filtroMediaMovil+0x70>)
 8000aea:	6013      	str	r3, [r2, #0]
    ventana[indice] = nuevaMuestra;
 8000aec:	4b13      	ldr	r3, [pc, #76]	@ (8000b3c <filtroMediaMovil+0x74>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	4619      	mov	r1, r3
 8000af2:	4a13      	ldr	r2, [pc, #76]	@ (8000b40 <filtroMediaMovil+0x78>)
 8000af4:	88fb      	ldrh	r3, [r7, #6]
 8000af6:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]

    // Mover el índice circular
    indice = (indice + 1) % WINDOW_SIZE;
 8000afa:	4b10      	ldr	r3, [pc, #64]	@ (8000b3c <filtroMediaMovil+0x74>)
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	1c5a      	adds	r2, r3, #1
 8000b00:	4b10      	ldr	r3, [pc, #64]	@ (8000b44 <filtroMediaMovil+0x7c>)
 8000b02:	fb83 1302 	smull	r1, r3, r3, r2
 8000b06:	4413      	add	r3, r2
 8000b08:	1119      	asrs	r1, r3, #4
 8000b0a:	17d3      	asrs	r3, r2, #31
 8000b0c:	1ac9      	subs	r1, r1, r3
 8000b0e:	460b      	mov	r3, r1
 8000b10:	011b      	lsls	r3, r3, #4
 8000b12:	1a5b      	subs	r3, r3, r1
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	1ad1      	subs	r1, r2, r3
 8000b18:	b2ca      	uxtb	r2, r1
 8000b1a:	4b08      	ldr	r3, [pc, #32]	@ (8000b3c <filtroMediaMovil+0x74>)
 8000b1c:	701a      	strb	r2, [r3, #0]

    // Retornar el valor filtrado
    return (uint32_t)(sumaVentana / WINDOW_SIZE);
 8000b1e:	4b06      	ldr	r3, [pc, #24]	@ (8000b38 <filtroMediaMovil+0x70>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4a08      	ldr	r2, [pc, #32]	@ (8000b44 <filtroMediaMovil+0x7c>)
 8000b24:	fba2 2303 	umull	r2, r3, r2, r3
 8000b28:	091b      	lsrs	r3, r3, #4
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	20000080 	.word	0x20000080
 8000b3c:	20000084 	.word	0x20000084
 8000b40:	20000088 	.word	0x20000088
 8000b44:	88888889 	.word	0x88888889

08000b48 <iir_filter>:
//orden del nenominador
//donde se guardan los x calculados
// donde se guardan los y calculados

uint16_t iir_filter(uint16_t input, const double *num, const double *den,
                         int num_order, int den_order, double *x, double *y) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08e      	sub	sp, #56	@ 0x38
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60b9      	str	r1, [r7, #8]
 8000b50:	607a      	str	r2, [r7, #4]
 8000b52:	603b      	str	r3, [r7, #0]
 8000b54:	4603      	mov	r3, r0
 8000b56:	81fb      	strh	r3, [r7, #14]
    // Convertir entrada de uint16_t a double para cálculos internos
    double input_double = (double)input;
 8000b58:	89fb      	ldrh	r3, [r7, #14]
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f7ff fc80 	bl	8000460 <__aeabi_ui2d>
 8000b60:	4602      	mov	r2, r0
 8000b62:	460b      	mov	r3, r1
 8000b64:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // Desplazar valores anteriores de x
    for (uint8_t i = num_order; i > 0; i--) {
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000b6e:	e015      	b.n	8000b9c <iir_filter+0x54>
        x[i] = x[i-1];
 8000b70:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000b74:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8000b78:	3b01      	subs	r3, #1
 8000b7a:	00db      	lsls	r3, r3, #3
 8000b7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000b7e:	4413      	add	r3, r2
 8000b80:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8000b84:	00d2      	lsls	r2, r2, #3
 8000b86:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8000b88:	4411      	add	r1, r2
 8000b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b8e:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint8_t i = num_order; i > 0; i--) {
 8000b92:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000b96:	3b01      	subs	r3, #1
 8000b98:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000b9c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d1e5      	bne.n	8000b70 <iir_filter+0x28>
    }
    x[0] = input_double;
 8000ba4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8000ba6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000baa:	e9c1 2300 	strd	r2, r3, [r1]

    // Calcular salida usando coeficientes del numerador
    double output = 0.0;
 8000bae:	f04f 0200 	mov.w	r2, #0
 8000bb2:	f04f 0300 	mov.w	r3, #0
 8000bb6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    for (uint8_t i = 0; i <= num_order; i++) {
 8000bba:	2300      	movs	r3, #0
 8000bbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000bc0:	e01e      	b.n	8000c00 <iir_filter+0xb8>
        output += num[i] * x[i];
 8000bc2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bc6:	00db      	lsls	r3, r3, #3
 8000bc8:	68ba      	ldr	r2, [r7, #8]
 8000bca:	4413      	add	r3, r2
 8000bcc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000bd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bd4:	00db      	lsls	r3, r3, #3
 8000bd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000bd8:	4413      	add	r3, r2
 8000bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bde:	f7ff fcb9 	bl	8000554 <__aeabi_dmul>
 8000be2:	4602      	mov	r2, r0
 8000be4:	460b      	mov	r3, r1
 8000be6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8000bea:	f7ff fafd 	bl	80001e8 <__adddf3>
 8000bee:	4602      	mov	r2, r0
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    for (uint8_t i = 0; i <= num_order; i++) {
 8000bf6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000c00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c04:	683a      	ldr	r2, [r7, #0]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	dadb      	bge.n	8000bc2 <iir_filter+0x7a>
    }

    // Aplicar coeficientes del denominador
    for (int i = 1; i <= den_order; i++) {
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	623b      	str	r3, [r7, #32]
 8000c0e:	e02c      	b.n	8000c6a <iir_filter+0x122>
        if(den[i] != 0.0){
 8000c10:	6a3b      	ldr	r3, [r7, #32]
 8000c12:	00db      	lsls	r3, r3, #3
 8000c14:	687a      	ldr	r2, [r7, #4]
 8000c16:	4413      	add	r3, r2
 8000c18:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000c1c:	f04f 0200 	mov.w	r2, #0
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	f7ff fefe 	bl	8000a24 <__aeabi_dcmpeq>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d11a      	bne.n	8000c64 <iir_filter+0x11c>
            output -= den[i] * y[i - 1];
 8000c2e:	6a3b      	ldr	r3, [r7, #32]
 8000c30:	00db      	lsls	r3, r3, #3
 8000c32:	687a      	ldr	r2, [r7, #4]
 8000c34:	4413      	add	r3, r2
 8000c36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000c3a:	6a3b      	ldr	r3, [r7, #32]
 8000c3c:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8000c40:	3b01      	subs	r3, #1
 8000c42:	00db      	lsls	r3, r3, #3
 8000c44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000c46:	4413      	add	r3, r2
 8000c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c4c:	f7ff fc82 	bl	8000554 <__aeabi_dmul>
 8000c50:	4602      	mov	r2, r0
 8000c52:	460b      	mov	r3, r1
 8000c54:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8000c58:	f7ff fac4 	bl	80001e4 <__aeabi_dsub>
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	460b      	mov	r3, r1
 8000c60:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    for (int i = 1; i <= den_order; i++) {
 8000c64:	6a3b      	ldr	r3, [r7, #32]
 8000c66:	3301      	adds	r3, #1
 8000c68:	623b      	str	r3, [r7, #32]
 8000c6a:	6a3a      	ldr	r2, [r7, #32]
 8000c6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	ddce      	ble.n	8000c10 <iir_filter+0xc8>
        }
    }

    // Normalizar por den[0]
    output /= den[0];
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c78:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8000c7c:	f7ff fd94 	bl	80007a8 <__aeabi_ddiv>
 8000c80:	4602      	mov	r2, r0
 8000c82:	460b      	mov	r3, r1
 8000c84:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    // Desplazar valores anteriores de y
    for (uint8_t i = den_order; i > 0; i--) {
 8000c88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000c8a:	77fb      	strb	r3, [r7, #31]
 8000c8c:	e011      	b.n	8000cb2 <iir_filter+0x16a>
        y[i] = y[i-1];
 8000c8e:	7ffb      	ldrb	r3, [r7, #31]
 8000c90:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8000c94:	3b01      	subs	r3, #1
 8000c96:	00db      	lsls	r3, r3, #3
 8000c98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000c9a:	4413      	add	r3, r2
 8000c9c:	7ffa      	ldrb	r2, [r7, #31]
 8000c9e:	00d2      	lsls	r2, r2, #3
 8000ca0:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8000ca2:	4411      	add	r1, r2
 8000ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ca8:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint8_t i = den_order; i > 0; i--) {
 8000cac:	7ffb      	ldrb	r3, [r7, #31]
 8000cae:	3b01      	subs	r3, #1
 8000cb0:	77fb      	strb	r3, [r7, #31]
 8000cb2:	7ffb      	ldrb	r3, [r7, #31]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d1ea      	bne.n	8000c8e <iir_filter+0x146>
    }
    y[0] = output;
 8000cb8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8000cba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000cbe:	e9c1 2300 	strd	r2, r3, [r1]

    // Convertir salida a uint16_t con saturación
    if (output < 0) {
 8000cc2:	f04f 0200 	mov.w	r2, #0
 8000cc6:	f04f 0300 	mov.w	r3, #0
 8000cca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8000cce:	f7ff feb3 	bl	8000a38 <__aeabi_dcmplt>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <iir_filter+0x194>
        return 0;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	e012      	b.n	8000d02 <iir_filter+0x1ba>
    } else if (output > 65535) {
 8000cdc:	a30c      	add	r3, pc, #48	@ (adr r3, 8000d10 <iir_filter+0x1c8>)
 8000cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ce2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8000ce6:	f7ff fec5 	bl	8000a74 <__aeabi_dcmpgt>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d002      	beq.n	8000cf6 <iir_filter+0x1ae>
        return 65535;
 8000cf0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cf4:	e005      	b.n	8000d02 <iir_filter+0x1ba>
    } else {
        return (uint16_t)output;
 8000cf6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8000cfa:	f7ff fec5 	bl	8000a88 <__aeabi_d2uiz>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	b29b      	uxth	r3, r3
    }
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3738      	adds	r7, #56	@ 0x38
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	f3af 8000 	nop.w
 8000d10:	00000000 	.word	0x00000000
 8000d14:	40efffe0 	.word	0x40efffe0

08000d18 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000d1c:	f3bf 8f4f 	dsb	sy
}
 8000d20:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000d22:	4b06      	ldr	r3, [pc, #24]	@ (8000d3c <__NVIC_SystemReset+0x24>)
 8000d24:	68db      	ldr	r3, [r3, #12]
 8000d26:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000d2a:	4904      	ldr	r1, [pc, #16]	@ (8000d3c <__NVIC_SystemReset+0x24>)
 8000d2c:	4b04      	ldr	r3, [pc, #16]	@ (8000d40 <__NVIC_SystemReset+0x28>)
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000d32:	f3bf 8f4f 	dsb	sy
}
 8000d36:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000d38:	bf00      	nop
 8000d3a:	e7fd      	b.n	8000d38 <__NVIC_SystemReset+0x20>
 8000d3c:	e000ed00 	.word	0xe000ed00
 8000d40:	05fa0004 	.word	0x05fa0004

08000d44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d48:	f000 fee4 	bl	8001b14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d4c:	f000 f850 	bl	8000df0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d50:	f000 fa4e 	bl	80011f0 <MX_GPIO_Init>
  MX_SDADC1_Init();
 8000d54:	f000 f918 	bl	8000f88 <MX_SDADC1_Init>
  MX_USART1_UART_Init();
 8000d58:	f000 fa1a 	bl	8001190 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000d5c:	f000 f97e 	bl	800105c <MX_TIM2_Init>
  MX_ADC1_Init();
 8000d60:	f000 f8aa 	bl	8000eb8 <MX_ADC1_Init>
  MX_DAC2_Init();
 8000d64:	f000 f8e6 	bl	8000f34 <MX_DAC2_Init>
  MX_TIM19_Init();
 8000d68:	f000 f9c4 	bl	80010f4 <MX_TIM19_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000d6c:	481a      	ldr	r0, [pc, #104]	@ (8000dd8 <main+0x94>)
 8000d6e:	f003 ff3d 	bl	8004bec <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim19);
 8000d72:	481a      	ldr	r0, [pc, #104]	@ (8000ddc <main+0x98>)
 8000d74:	f003 ff3a 	bl	8004bec <HAL_TIM_Base_Start_IT>
  HAL_DAC_Start(&hdac2, DAC_CHANNEL_1);
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4819      	ldr	r0, [pc, #100]	@ (8000de0 <main+0x9c>)
 8000d7c:	f001 fccc 	bl	8002718 <HAL_DAC_Start>
  SerialHandler_Init(&huart1);
 8000d80:	4818      	ldr	r0, [pc, #96]	@ (8000de4 <main+0xa0>)
 8000d82:	f000 fb91 	bl	80014a8 <SerialHandler_Init>
  HAL_GPIO_WritePin(POWER_LED_GPIO_Port, POWER_LED_Pin, 1);
 8000d86:	2201      	movs	r2, #1
 8000d88:	2180      	movs	r1, #128	@ 0x80
 8000d8a:	4817      	ldr	r0, [pc, #92]	@ (8000de8 <main+0xa4>)
 8000d8c:	f001 ff52 	bl	8002c34 <HAL_GPIO_WritePin>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

      if (flag) {
 8000d90:	4b16      	ldr	r3, [pc, #88]	@ (8000dec <main+0xa8>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d0fb      	beq.n	8000d90 <main+0x4c>
          // Aquí puedes hacer algo cuando el flag esté en 1
      	//HAL_UART_Transmit(&huart1, (uint8_t[]){0x79}, 1, 1);
      HAL_GPIO_WritePin(FF_D_GPIO_Port, FF_D_Pin, 1);
 8000d98:	2201      	movs	r2, #1
 8000d9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d9e:	4812      	ldr	r0, [pc, #72]	@ (8000de8 <main+0xa4>)
 8000da0:	f001 ff48 	bl	8002c34 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(FF_CLK_GPIO_Port, FF_CLK_Pin, 0);
 8000da4:	2200      	movs	r2, #0
 8000da6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000daa:	480f      	ldr	r0, [pc, #60]	@ (8000de8 <main+0xa4>)
 8000dac:	f001 ff42 	bl	8002c34 <HAL_GPIO_WritePin>
      HAL_Delay(1);
 8000db0:	2001      	movs	r0, #1
 8000db2:	f000 ff15 	bl	8001be0 <HAL_Delay>
      HAL_GPIO_WritePin(FF_CLK_GPIO_Port, FF_CLK_Pin, 1);
 8000db6:	2201      	movs	r2, #1
 8000db8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dbc:	480a      	ldr	r0, [pc, #40]	@ (8000de8 <main+0xa4>)
 8000dbe:	f001 ff39 	bl	8002c34 <HAL_GPIO_WritePin>
      HAL_Delay(1);
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	f000 ff0c 	bl	8001be0 <HAL_Delay>
      HAL_GPIO_WritePin(FF_CLK_GPIO_Port, FF_CLK_Pin, 1);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dce:	4806      	ldr	r0, [pc, #24]	@ (8000de8 <main+0xa4>)
 8000dd0:	f001 ff30 	bl	8002c34 <HAL_GPIO_WritePin>
      NVIC_SystemReset();
 8000dd4:	f7ff ffa0 	bl	8000d18 <__NVIC_SystemReset>
 8000dd8:	2000014c 	.word	0x2000014c
 8000ddc:	20000198 	.word	0x20000198
 8000de0:	200000f4 	.word	0x200000f4
 8000de4:	200001e4 	.word	0x200001e4
 8000de8:	48000400 	.word	0x48000400
 8000dec:	2000026c 	.word	0x2000026c

08000df0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b09a      	sub	sp, #104	@ 0x68
 8000df4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000df6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000dfa:	2228      	movs	r2, #40	@ 0x28
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f005 fcd8 	bl	80067b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e04:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e14:	463b      	mov	r3, r7
 8000e16:	222c      	movs	r2, #44	@ 0x2c
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f005 fcca 	bl	80067b4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e20:	2301      	movs	r3, #1
 8000e22:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e24:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e28:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e32:	2302      	movs	r3, #2
 8000e34:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e36:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e3a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e3c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e40:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e42:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e46:	4618      	mov	r0, r3
 8000e48:	f001 ff46 	bl	8002cd8 <HAL_RCC_OscConfig>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000e52:	f000 fad3 	bl	80013fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e56:	230f      	movs	r3, #15
 8000e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e66:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e6c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e70:	2102      	movs	r1, #2
 8000e72:	4618      	mov	r0, r3
 8000e74:	f002 ff3e 	bl	8003cf4 <HAL_RCC_ClockConfig>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000e7e:	f000 fabd 	bl	80013fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC1
 8000e82:	f640 0381 	movw	r3, #2177	@ 0x881
 8000e86:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SDADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.SdadcClockSelection = RCC_SDADCSYSCLK_DIV12;
 8000e8c:	f04f 4328 	mov.w	r3, #2818572288	@ 0xa8000000
 8000e90:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PCLK2_DIV2;
 8000e92:	2300      	movs	r3, #0
 8000e94:	61fb      	str	r3, [r7, #28]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e96:	463b      	mov	r3, r7
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f003 f93d 	bl	8004118 <HAL_RCCEx_PeriphCLKConfig>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000ea4:	f000 faaa 	bl	80013fc <Error_Handler>
  }
  HAL_PWREx_EnableSDADC(PWR_SDADC_ANALOG1);
 8000ea8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000eac:	f001 fef4 	bl	8002c98 <HAL_PWREx_EnableSDADC>
}
 8000eb0:	bf00      	nop
 8000eb2:	3768      	adds	r7, #104	@ 0x68
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ebe:	1d3b      	adds	r3, r7, #4
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ec8:	4b18      	ldr	r3, [pc, #96]	@ (8000f2c <MX_ADC1_Init+0x74>)
 8000eca:	4a19      	ldr	r2, [pc, #100]	@ (8000f30 <MX_ADC1_Init+0x78>)
 8000ecc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ece:	4b17      	ldr	r3, [pc, #92]	@ (8000f2c <MX_ADC1_Init+0x74>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ed4:	4b15      	ldr	r3, [pc, #84]	@ (8000f2c <MX_ADC1_Init+0x74>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000eda:	4b14      	ldr	r3, [pc, #80]	@ (8000f2c <MX_ADC1_Init+0x74>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ee0:	4b12      	ldr	r3, [pc, #72]	@ (8000f2c <MX_ADC1_Init+0x74>)
 8000ee2:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000ee6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ee8:	4b10      	ldr	r3, [pc, #64]	@ (8000f2c <MX_ADC1_Init+0x74>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000eee:	4b0f      	ldr	r3, [pc, #60]	@ (8000f2c <MX_ADC1_Init+0x74>)
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ef4:	480d      	ldr	r0, [pc, #52]	@ (8000f2c <MX_ADC1_Init+0x74>)
 8000ef6:	f000 fe97 	bl	8001c28 <HAL_ADC_Init>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000f00:	f000 fa7c 	bl	80013fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000f04:	2308      	movs	r3, #8
 8000f06:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f10:	1d3b      	adds	r3, r7, #4
 8000f12:	4619      	mov	r1, r3
 8000f14:	4805      	ldr	r0, [pc, #20]	@ (8000f2c <MX_ADC1_Init+0x74>)
 8000f16:	f001 f91b 	bl	8002150 <HAL_ADC_ConfigChannel>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000f20:	f000 fa6c 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f24:	bf00      	nop
 8000f26:	3710      	adds	r7, #16
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	200000c4 	.word	0x200000c4
 8000f30:	40012400 	.word	0x40012400

08000f34 <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000f3a:	1d3b      	adds	r3, r7, #4
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8000f44:	4b0e      	ldr	r3, [pc, #56]	@ (8000f80 <MX_DAC2_Init+0x4c>)
 8000f46:	4a0f      	ldr	r2, [pc, #60]	@ (8000f84 <MX_DAC2_Init+0x50>)
 8000f48:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8000f4a:	480d      	ldr	r0, [pc, #52]	@ (8000f80 <MX_DAC2_Init+0x4c>)
 8000f4c:	f001 fb9d 	bl	800268a <HAL_DAC_Init>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_DAC2_Init+0x26>
  {
    Error_Handler();
 8000f56:	f000 fa51 	bl	80013fc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f62:	1d3b      	adds	r3, r7, #4
 8000f64:	2200      	movs	r2, #0
 8000f66:	4619      	mov	r1, r3
 8000f68:	4805      	ldr	r0, [pc, #20]	@ (8000f80 <MX_DAC2_Init+0x4c>)
 8000f6a:	f001 fc20 	bl	80027ae <HAL_DAC_ConfigChannel>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <MX_DAC2_Init+0x44>
  {
    Error_Handler();
 8000f74:	f000 fa42 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8000f78:	bf00      	nop
 8000f7a:	3710      	adds	r7, #16
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	200000f4 	.word	0x200000f4
 8000f84:	40009800 	.word	0x40009800

08000f88 <MX_SDADC1_Init>:
  * @brief SDADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDADC1_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SDADC1_Init 0 */

  /* USER CODE END SDADC1_Init 0 */

  SDADC_ConfParamTypeDef ConfParamStruct = {0};
 8000f8e:	463b      	mov	r3, r7
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
  /* USER CODE END SDADC1_Init 1 */

  /** Configure the SDADC low power mode, fast conversion mode,
  slow clock mode and SDADC1 reference voltage
  */
  hsdadc1.Instance = SDADC1;
 8000f9a:	4b2d      	ldr	r3, [pc, #180]	@ (8001050 <MX_SDADC1_Init+0xc8>)
 8000f9c:	4a2d      	ldr	r2, [pc, #180]	@ (8001054 <MX_SDADC1_Init+0xcc>)
 8000f9e:	601a      	str	r2, [r3, #0]
  hsdadc1.Init.IdleLowPowerMode = SDADC_LOWPOWER_NONE;
 8000fa0:	4b2b      	ldr	r3, [pc, #172]	@ (8001050 <MX_SDADC1_Init+0xc8>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	605a      	str	r2, [r3, #4]
  hsdadc1.Init.FastConversionMode = SDADC_FAST_CONV_DISABLE;
 8000fa6:	4b2a      	ldr	r3, [pc, #168]	@ (8001050 <MX_SDADC1_Init+0xc8>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	609a      	str	r2, [r3, #8]
  hsdadc1.Init.SlowClockMode = SDADC_SLOW_CLOCK_DISABLE;
 8000fac:	4b28      	ldr	r3, [pc, #160]	@ (8001050 <MX_SDADC1_Init+0xc8>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	60da      	str	r2, [r3, #12]
  hsdadc1.Init.ReferenceVoltage = SDADC_VREF_VREFINT2;
 8000fb2:	4b27      	ldr	r3, [pc, #156]	@ (8001050 <MX_SDADC1_Init+0xc8>)
 8000fb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fb8:	611a      	str	r2, [r3, #16]
  hsdadc1.InjectedTrigger = SDADC_SOFTWARE_TRIGGER;
 8000fba:	4b25      	ldr	r3, [pc, #148]	@ (8001050 <MX_SDADC1_Init+0xc8>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SDADC_Init(&hsdadc1) != HAL_OK)
 8000fc0:	4823      	ldr	r0, [pc, #140]	@ (8001050 <MX_SDADC1_Init+0xc8>)
 8000fc2:	f003 fa1b 	bl	80043fc <HAL_SDADC_Init>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_SDADC1_Init+0x48>
  {
    Error_Handler();
 8000fcc:	f000 fa16 	bl	80013fc <Error_Handler>
  }

  /** Configure the Injected Mode
  */
  if (HAL_SDADC_SelectInjectedDelay(&hsdadc1, SDADC_INJECTED_DELAY_NONE) != HAL_OK)
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	481f      	ldr	r0, [pc, #124]	@ (8001050 <MX_SDADC1_Init+0xc8>)
 8000fd4:	f003 fb9a 	bl	800470c <HAL_SDADC_SelectInjectedDelay>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_SDADC1_Init+0x5a>
  {
    Error_Handler();
 8000fde:	f000 fa0d 	bl	80013fc <Error_Handler>
  }
  if (HAL_SDADC_SelectInjectedTrigger(&hsdadc1, SDADC_SOFTWARE_TRIGGER) != HAL_OK)
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	481a      	ldr	r0, [pc, #104]	@ (8001050 <MX_SDADC1_Init+0xc8>)
 8000fe6:	f003 fb61 	bl	80046ac <HAL_SDADC_SelectInjectedTrigger>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_SDADC1_Init+0x6c>
  {
    Error_Handler();
 8000ff0:	f000 fa04 	bl	80013fc <Error_Handler>
  }
  if (HAL_SDADC_InjectedConfigChannel(&hsdadc1, SDADC_CHANNEL_5, SDADC_CONTINUOUS_CONV_OFF) != HAL_OK)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	4918      	ldr	r1, [pc, #96]	@ (8001058 <MX_SDADC1_Init+0xd0>)
 8000ff8:	4815      	ldr	r0, [pc, #84]	@ (8001050 <MX_SDADC1_Init+0xc8>)
 8000ffa:	f003 fb1b 	bl	8004634 <HAL_SDADC_InjectedConfigChannel>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_SDADC1_Init+0x80>
  {
    Error_Handler();
 8001004:	f000 f9fa 	bl	80013fc <Error_Handler>
  }

  /** Set parameters for SDADC configuration 0 Register
  */
  ConfParamStruct.InputMode = SDADC_INPUT_MODE_SE_ZERO_REFERENCE;
 8001008:	f04f 6340 	mov.w	r3, #201326592	@ 0xc000000
 800100c:	603b      	str	r3, [r7, #0]
  ConfParamStruct.Gain = SDADC_GAIN_1_2;
 800100e:	f44f 03e0 	mov.w	r3, #7340032	@ 0x700000
 8001012:	607b      	str	r3, [r7, #4]
  ConfParamStruct.CommonMode = SDADC_COMMON_MODE_VSSA;
 8001014:	2300      	movs	r3, #0
 8001016:	60bb      	str	r3, [r7, #8]
  ConfParamStruct.Offset = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	60fb      	str	r3, [r7, #12]
  if (HAL_SDADC_PrepareChannelConfig(&hsdadc1, SDADC_CONF_INDEX_0, &ConfParamStruct) != HAL_OK)
 800101c:	463b      	mov	r3, r7
 800101e:	461a      	mov	r2, r3
 8001020:	2100      	movs	r1, #0
 8001022:	480b      	ldr	r0, [pc, #44]	@ (8001050 <MX_SDADC1_Init+0xc8>)
 8001024:	f003 fa7a 	bl	800451c <HAL_SDADC_PrepareChannelConfig>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <MX_SDADC1_Init+0xaa>
  {
    Error_Handler();
 800102e:	f000 f9e5 	bl	80013fc <Error_Handler>
  }

  /** Configure the Injected Channel
  */
  if (HAL_SDADC_AssociateChannelConfig(&hsdadc1, SDADC_CHANNEL_5, SDADC_CONF_INDEX_0) != HAL_OK)
 8001032:	2200      	movs	r2, #0
 8001034:	4908      	ldr	r1, [pc, #32]	@ (8001058 <MX_SDADC1_Init+0xd0>)
 8001036:	4806      	ldr	r0, [pc, #24]	@ (8001050 <MX_SDADC1_Init+0xc8>)
 8001038:	f003 faac 	bl	8004594 <HAL_SDADC_AssociateChannelConfig>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_SDADC1_Init+0xbe>
  {
    Error_Handler();
 8001042:	f000 f9db 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN SDADC1_Init 2 */

  /* USER CODE END SDADC1_Init 2 */

}
 8001046:	bf00      	nop
 8001048:	3710      	adds	r7, #16
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	20000108 	.word	0x20000108
 8001054:	40016000 	.word	0x40016000
 8001058:	00050020 	.word	0x00050020

0800105c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001062:	f107 0308 	add.w	r3, r7, #8
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	605a      	str	r2, [r3, #4]
 800106c:	609a      	str	r2, [r3, #8]
 800106e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001070:	463b      	mov	r3, r7
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001078:	4b1d      	ldr	r3, [pc, #116]	@ (80010f0 <MX_TIM2_Init+0x94>)
 800107a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800107e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 8001080:	4b1b      	ldr	r3, [pc, #108]	@ (80010f0 <MX_TIM2_Init+0x94>)
 8001082:	2207      	movs	r2, #7
 8001084:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001086:	4b1a      	ldr	r3, [pc, #104]	@ (80010f0 <MX_TIM2_Init+0x94>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49999;
 800108c:	4b18      	ldr	r3, [pc, #96]	@ (80010f0 <MX_TIM2_Init+0x94>)
 800108e:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001092:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001094:	4b16      	ldr	r3, [pc, #88]	@ (80010f0 <MX_TIM2_Init+0x94>)
 8001096:	2200      	movs	r2, #0
 8001098:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800109a:	4b15      	ldr	r3, [pc, #84]	@ (80010f0 <MX_TIM2_Init+0x94>)
 800109c:	2280      	movs	r2, #128	@ 0x80
 800109e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010a0:	4813      	ldr	r0, [pc, #76]	@ (80010f0 <MX_TIM2_Init+0x94>)
 80010a2:	f003 fd54 	bl	8004b4e <HAL_TIM_Base_Init>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010ac:	f000 f9a6 	bl	80013fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010b6:	f107 0308 	add.w	r3, r7, #8
 80010ba:	4619      	mov	r1, r3
 80010bc:	480c      	ldr	r0, [pc, #48]	@ (80010f0 <MX_TIM2_Init+0x94>)
 80010be:	f003 feed 	bl	8004e9c <HAL_TIM_ConfigClockSource>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010c8:	f000 f998 	bl	80013fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010cc:	2300      	movs	r3, #0
 80010ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010d0:	2300      	movs	r3, #0
 80010d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010d4:	463b      	mov	r3, r7
 80010d6:	4619      	mov	r1, r3
 80010d8:	4805      	ldr	r0, [pc, #20]	@ (80010f0 <MX_TIM2_Init+0x94>)
 80010da:	f004 f90f 	bl	80052fc <HAL_TIMEx_MasterConfigSynchronization>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010e4:	f000 f98a 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010e8:	bf00      	nop
 80010ea:	3718      	adds	r7, #24
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	2000014c 	.word	0x2000014c

080010f4 <MX_TIM19_Init>:
  * @brief TIM19 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM19_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM19_Init 0 */

  /* USER CODE END TIM19_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010fa:	f107 0308 	add.w	r3, r7, #8
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001108:	463b      	mov	r3, r7
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM19_Init 1 */

  /* USER CODE END TIM19_Init 1 */
  htim19.Instance = TIM19;
 8001110:	4b1d      	ldr	r3, [pc, #116]	@ (8001188 <MX_TIM19_Init+0x94>)
 8001112:	4a1e      	ldr	r2, [pc, #120]	@ (800118c <MX_TIM19_Init+0x98>)
 8001114:	601a      	str	r2, [r3, #0]
  htim19.Init.Prescaler = 7200-1;
 8001116:	4b1c      	ldr	r3, [pc, #112]	@ (8001188 <MX_TIM19_Init+0x94>)
 8001118:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800111c:	605a      	str	r2, [r3, #4]
  htim19.Init.CounterMode = TIM_COUNTERMODE_UP;
 800111e:	4b1a      	ldr	r3, [pc, #104]	@ (8001188 <MX_TIM19_Init+0x94>)
 8001120:	2200      	movs	r2, #0
 8001122:	609a      	str	r2, [r3, #8]
  htim19.Init.Period = 10000-1;
 8001124:	4b18      	ldr	r3, [pc, #96]	@ (8001188 <MX_TIM19_Init+0x94>)
 8001126:	f242 720f 	movw	r2, #9999	@ 0x270f
 800112a:	60da      	str	r2, [r3, #12]
  htim19.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800112c:	4b16      	ldr	r3, [pc, #88]	@ (8001188 <MX_TIM19_Init+0x94>)
 800112e:	2200      	movs	r2, #0
 8001130:	611a      	str	r2, [r3, #16]
  htim19.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001132:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <MX_TIM19_Init+0x94>)
 8001134:	2280      	movs	r2, #128	@ 0x80
 8001136:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim19) != HAL_OK)
 8001138:	4813      	ldr	r0, [pc, #76]	@ (8001188 <MX_TIM19_Init+0x94>)
 800113a:	f003 fd08 	bl	8004b4e <HAL_TIM_Base_Init>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_TIM19_Init+0x54>
  {
    Error_Handler();
 8001144:	f000 f95a 	bl	80013fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001148:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800114c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim19, &sClockSourceConfig) != HAL_OK)
 800114e:	f107 0308 	add.w	r3, r7, #8
 8001152:	4619      	mov	r1, r3
 8001154:	480c      	ldr	r0, [pc, #48]	@ (8001188 <MX_TIM19_Init+0x94>)
 8001156:	f003 fea1 	bl	8004e9c <HAL_TIM_ConfigClockSource>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_TIM19_Init+0x70>
  {
    Error_Handler();
 8001160:	f000 f94c 	bl	80013fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001164:	2300      	movs	r3, #0
 8001166:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001168:	2300      	movs	r3, #0
 800116a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim19, &sMasterConfig) != HAL_OK)
 800116c:	463b      	mov	r3, r7
 800116e:	4619      	mov	r1, r3
 8001170:	4805      	ldr	r0, [pc, #20]	@ (8001188 <MX_TIM19_Init+0x94>)
 8001172:	f004 f8c3 	bl	80052fc <HAL_TIMEx_MasterConfigSynchronization>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_TIM19_Init+0x8c>
  {
    Error_Handler();
 800117c:	f000 f93e 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM19_Init 2 */

  /* USER CODE END TIM19_Init 2 */

}
 8001180:	bf00      	nop
 8001182:	3718      	adds	r7, #24
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000198 	.word	0x20000198
 800118c:	40015c00 	.word	0x40015c00

08001190 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001194:	4b14      	ldr	r3, [pc, #80]	@ (80011e8 <MX_USART1_UART_Init+0x58>)
 8001196:	4a15      	ldr	r2, [pc, #84]	@ (80011ec <MX_USART1_UART_Init+0x5c>)
 8001198:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800119a:	4b13      	ldr	r3, [pc, #76]	@ (80011e8 <MX_USART1_UART_Init+0x58>)
 800119c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011a2:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <MX_USART1_UART_Init+0x58>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011a8:	4b0f      	ldr	r3, [pc, #60]	@ (80011e8 <MX_USART1_UART_Init+0x58>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011ae:	4b0e      	ldr	r3, [pc, #56]	@ (80011e8 <MX_USART1_UART_Init+0x58>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011b4:	4b0c      	ldr	r3, [pc, #48]	@ (80011e8 <MX_USART1_UART_Init+0x58>)
 80011b6:	220c      	movs	r2, #12
 80011b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ba:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <MX_USART1_UART_Init+0x58>)
 80011bc:	2200      	movs	r2, #0
 80011be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011c0:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <MX_USART1_UART_Init+0x58>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011c6:	4b08      	ldr	r3, [pc, #32]	@ (80011e8 <MX_USART1_UART_Init+0x58>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011cc:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <MX_USART1_UART_Init+0x58>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011d2:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <MX_USART1_UART_Init+0x58>)
 80011d4:	f004 f91a 	bl	800540c <HAL_UART_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80011de:	f000 f90d 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	200001e4 	.word	0x200001e4
 80011ec:	40013800 	.word	0x40013800

080011f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08a      	sub	sp, #40	@ 0x28
 80011f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f6:	f107 0314 	add.w	r3, r7, #20
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	60da      	str	r2, [r3, #12]
 8001204:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001206:	4b2b      	ldr	r3, [pc, #172]	@ (80012b4 <MX_GPIO_Init+0xc4>)
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	4a2a      	ldr	r2, [pc, #168]	@ (80012b4 <MX_GPIO_Init+0xc4>)
 800120c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001210:	6153      	str	r3, [r2, #20]
 8001212:	4b28      	ldr	r3, [pc, #160]	@ (80012b4 <MX_GPIO_Init+0xc4>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800121a:	613b      	str	r3, [r7, #16]
 800121c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800121e:	4b25      	ldr	r3, [pc, #148]	@ (80012b4 <MX_GPIO_Init+0xc4>)
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	4a24      	ldr	r2, [pc, #144]	@ (80012b4 <MX_GPIO_Init+0xc4>)
 8001224:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001228:	6153      	str	r3, [r2, #20]
 800122a:	4b22      	ldr	r3, [pc, #136]	@ (80012b4 <MX_GPIO_Init+0xc4>)
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001236:	4b1f      	ldr	r3, [pc, #124]	@ (80012b4 <MX_GPIO_Init+0xc4>)
 8001238:	695b      	ldr	r3, [r3, #20]
 800123a:	4a1e      	ldr	r2, [pc, #120]	@ (80012b4 <MX_GPIO_Init+0xc4>)
 800123c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001240:	6153      	str	r3, [r2, #20]
 8001242:	4b1c      	ldr	r3, [pc, #112]	@ (80012b4 <MX_GPIO_Init+0xc4>)
 8001244:	695b      	ldr	r3, [r3, #20]
 8001246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800124a:	60bb      	str	r3, [r7, #8]
 800124c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800124e:	4b19      	ldr	r3, [pc, #100]	@ (80012b4 <MX_GPIO_Init+0xc4>)
 8001250:	695b      	ldr	r3, [r3, #20]
 8001252:	4a18      	ldr	r2, [pc, #96]	@ (80012b4 <MX_GPIO_Init+0xc4>)
 8001254:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001258:	6153      	str	r3, [r2, #20]
 800125a:	4b16      	ldr	r3, [pc, #88]	@ (80012b4 <MX_GPIO_Init+0xc4>)
 800125c:	695b      	ldr	r3, [r3, #20]
 800125e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ACQ_LED_Pin|POWER_LED_Pin|FF_D_Pin|FF_CLK_Pin, GPIO_PIN_RESET);
 8001266:	2200      	movs	r2, #0
 8001268:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 800126c:	4812      	ldr	r0, [pc, #72]	@ (80012b8 <MX_GPIO_Init+0xc8>)
 800126e:	f001 fce1 	bl	8002c34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SW1_Pin SW2_Pin SW3_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|SW3_Pin;
 8001272:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001276:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001278:	2300      	movs	r3, #0
 800127a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	4619      	mov	r1, r3
 8001286:	480d      	ldr	r0, [pc, #52]	@ (80012bc <MX_GPIO_Init+0xcc>)
 8001288:	f001 fb5a 	bl	8002940 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACQ_LED_Pin POWER_LED_Pin FF_D_Pin FF_CLK_Pin */
  GPIO_InitStruct.Pin = ACQ_LED_Pin|POWER_LED_Pin|FF_D_Pin|FF_CLK_Pin;
 800128c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001290:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001292:	2301      	movs	r3, #1
 8001294:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129a:	2300      	movs	r3, #0
 800129c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4619      	mov	r1, r3
 80012a4:	4804      	ldr	r0, [pc, #16]	@ (80012b8 <MX_GPIO_Init+0xc8>)
 80012a6:	f001 fb4b 	bl	8002940 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012aa:	bf00      	nop
 80012ac:	3728      	adds	r7, #40	@ 0x28
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40021000 	.word	0x40021000
 80012b8:	48000400 	.word	0x48000400
 80012bc:	48000800 	.word	0x48000800

080012c0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b088      	sub	sp, #32
 80012c4:	af04      	add	r7, sp, #16
 80012c6:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2){
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012d0:	d146      	bne.n	8001360 <HAL_TIM_PeriodElapsedCallback+0xa0>
		//HAL_GPIO_TogglePin(POWER_LED_GPIO_Port, POWER_LED_Pin);
		HAL_ADC_Start(&hadc1);
 80012d2:	482c      	ldr	r0, [pc, #176]	@ (8001384 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80012d4:	f000 fd80 	bl	8001dd8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 10);
 80012d8:	210a      	movs	r1, #10
 80012da:	482a      	ldr	r0, [pc, #168]	@ (8001384 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80012dc:	f000 fe12 	bl	8001f04 <HAL_ADC_PollForConversion>
		potentiometer_value = HAL_ADC_GetValue(&hadc1);
 80012e0:	4828      	ldr	r0, [pc, #160]	@ (8001384 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80012e2:	f000 ff27 	bl	8002134 <HAL_ADC_GetValue>
 80012e6:	4603      	mov	r3, r0
 80012e8:	4a27      	ldr	r2, [pc, #156]	@ (8001388 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80012ea:	6013      	str	r3, [r2, #0]
		filtered_potentiometer_value = filtroMediaMovil((uint16_t)(potentiometer_value));
 80012ec:	4b26      	ldr	r3, [pc, #152]	@ (8001388 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff fbe8 	bl	8000ac8 <filtroMediaMovil>
 80012f8:	4603      	mov	r3, r0
 80012fa:	4a24      	ldr	r2, [pc, #144]	@ (800138c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80012fc:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 80012fe:	4821      	ldr	r0, [pc, #132]	@ (8001384 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001300:	f000 fdd4 	bl	8001eac <HAL_ADC_Stop>
		HAL_DAC_SetValue(&hdac2, DAC_CHANNEL_1, DAC_ALIGN_12B_R, filtered_potentiometer_value);
 8001304:	4b21      	ldr	r3, [pc, #132]	@ (800138c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2200      	movs	r2, #0
 800130a:	2100      	movs	r1, #0
 800130c:	4820      	ldr	r0, [pc, #128]	@ (8001390 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800130e:	f001 f9de 	bl	80026ce <HAL_DAC_SetValue>
		lectura_vda = Read_ADC(&hsdadc1);
 8001312:	4820      	ldr	r0, [pc, #128]	@ (8001394 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001314:	f000 f852 	bl	80013bc <Read_ADC>
 8001318:	4603      	mov	r3, r0
 800131a:	461a      	mov	r2, r3
 800131c:	4b1e      	ldr	r3, [pc, #120]	@ (8001398 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 800131e:	801a      	strh	r2, [r3, #0]
		filtered_vda = iir_filter(lectura_vda, num_notch, den_notch, FILTER_ORDER, FILTER_ORDER, x_notch, y_notch);
 8001320:	4b1d      	ldr	r3, [pc, #116]	@ (8001398 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001322:	8818      	ldrh	r0, [r3, #0]
 8001324:	4b1d      	ldr	r3, [pc, #116]	@ (800139c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001326:	9302      	str	r3, [sp, #8]
 8001328:	4b1d      	ldr	r3, [pc, #116]	@ (80013a0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 800132a:	9301      	str	r3, [sp, #4]
 800132c:	2304      	movs	r3, #4
 800132e:	9300      	str	r3, [sp, #0]
 8001330:	2304      	movs	r3, #4
 8001332:	4a1c      	ldr	r2, [pc, #112]	@ (80013a4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001334:	491c      	ldr	r1, [pc, #112]	@ (80013a8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001336:	f7ff fc07 	bl	8000b48 <iir_filter>
 800133a:	4603      	mov	r3, r0
 800133c:	461a      	mov	r2, r3
 800133e:	4b1b      	ldr	r3, [pc, #108]	@ (80013ac <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001340:	801a      	strh	r2, [r3, #0]

		// Crear trama de datos

	    uint8_t frame[4];
	    frame[0] = 'A'; // Inicio de trama
 8001342:	2341      	movs	r3, #65	@ 0x41
 8001344:	733b      	strb	r3, [r7, #12]
	    frame[1] = (uint8_t)(filtered_vda & 0xFF); // Byte menos significativo
 8001346:	4b19      	ldr	r3, [pc, #100]	@ (80013ac <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001348:	881b      	ldrh	r3, [r3, #0]
 800134a:	b2db      	uxtb	r3, r3
 800134c:	737b      	strb	r3, [r7, #13]
	    frame[2] = (uint8_t)((filtered_vda >> 8) & 0xFF); // Byte más significativo
 800134e:	4b17      	ldr	r3, [pc, #92]	@ (80013ac <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001350:	881b      	ldrh	r3, [r3, #0]
 8001352:	0a1b      	lsrs	r3, r3, #8
 8001354:	b29b      	uxth	r3, r3
 8001356:	b2db      	uxtb	r3, r3
 8001358:	73bb      	strb	r3, [r7, #14]
	    frame[3] = 'Z'; // Fin de trama
 800135a:	235a      	movs	r3, #90	@ 0x5a
 800135c:	73fb      	strb	r3, [r7, #15]
			HAL_GPIO_TogglePin(ACQ_LED_GPIO_Port, ACQ_LED_Pin);
		}

	}

}
 800135e:	e00c      	b.n	800137a <HAL_TIM_PeriodElapsedCallback+0xba>
	}else if (htim->Instance==TIM19){
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a12      	ldr	r2, [pc, #72]	@ (80013b0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d107      	bne.n	800137a <HAL_TIM_PeriodElapsedCallback+0xba>
		if (blink_ACQ_LED == 1){
 800136a:	4b12      	ldr	r3, [pc, #72]	@ (80013b4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	2b01      	cmp	r3, #1
 8001370:	d103      	bne.n	800137a <HAL_TIM_PeriodElapsedCallback+0xba>
			HAL_GPIO_TogglePin(ACQ_LED_GPIO_Port, ACQ_LED_Pin);
 8001372:	2140      	movs	r1, #64	@ 0x40
 8001374:	4810      	ldr	r0, [pc, #64]	@ (80013b8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001376:	f001 fc75 	bl	8002c64 <HAL_GPIO_TogglePin>
}
 800137a:	bf00      	nop
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	200000c4 	.word	0x200000c4
 8001388:	20000270 	.word	0x20000270
 800138c:	20000274 	.word	0x20000274
 8001390:	200000f4 	.word	0x200000f4
 8001394:	20000108 	.word	0x20000108
 8001398:	20000278 	.word	0x20000278
 800139c:	20000058 	.word	0x20000058
 80013a0:	20000030 	.word	0x20000030
 80013a4:	08006880 	.word	0x08006880
 80013a8:	08006858 	.word	0x08006858
 80013ac:	2000027a 	.word	0x2000027a
 80013b0:	40015c00 	.word	0x40015c00
 80013b4:	2000026d 	.word	0x2000026d
 80013b8:	48000400 	.word	0x48000400

080013bc <Read_ADC>:


uint16_t Read_ADC(SDADC_HandleTypeDef *hsdadc) {
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
    int16_t adcVal;
    uint32_t channel;
    uint16_t vin;

    // Inicia la conversión inyectada
    HAL_SDADC_InjectedStart(hsdadc);
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f003 f9d5 	bl	8004774 <HAL_SDADC_InjectedStart>

    // Espera a que la conversión se complete
    HAL_SDADC_PollForInjectedConversion(hsdadc, HAL_MAX_DELAY);
 80013ca:	f04f 31ff 	mov.w	r1, #4294967295
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f003 f9eb 	bl	80047aa <HAL_SDADC_PollForInjectedConversion>

    // Obtiene el valor del ADC
    adcVal = HAL_SDADC_InjectedGetValue(hsdadc, &channel);
 80013d4:	f107 0308 	add.w	r3, r7, #8
 80013d8:	4619      	mov	r1, r3
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f003 fa6d 	bl	80048ba <HAL_SDADC_InjectedGetValue>
 80013e0:	4603      	mov	r3, r0
 80013e2:	81fb      	strh	r3, [r7, #14]

    // Detiene la conversión
    HAL_SDADC_InjectedStop(hsdadc);
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f003 fa4d 	bl	8004884 <HAL_SDADC_InjectedStop>

    // Calcula el voltaje en base al valor del ADC
    vin = (adcVal + 32768);
 80013ea:	89fb      	ldrh	r3, [r7, #14]
 80013ec:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 80013f0:	81bb      	strh	r3, [r7, #12]

    return vin; // Retorna el valor en voltios
 80013f2:	89bb      	ldrh	r3, [r7, #12]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3710      	adds	r7, #16
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}

080013fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001400:	b672      	cpsid	i
}
 8001402:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001404:	bf00      	nop
 8001406:	e7fd      	b.n	8001404 <Error_Handler+0x8>

08001408 <process_command>:
static volatile uint8_t received_byte;
static volatile char rx_buffer[BUFFER_SIZE];
static volatile uint8_t rx_index = 0;
static volatile uint8_t flag = 0;

static void process_command(const char *command) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
    if (strcmp(command, "ASTOPZ") == 0) {
 8001410:	491f      	ldr	r1, [pc, #124]	@ (8001490 <process_command+0x88>)
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f7fe fed8 	bl	80001c8 <strcmp>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d104      	bne.n	8001428 <process_command+0x20>
        state_machine(EVENT_STOP, &current_state);
 800141e:	491d      	ldr	r1, [pc, #116]	@ (8001494 <process_command+0x8c>)
 8001420:	2001      	movs	r0, #1
 8001422:	f000 f8a7 	bl	8001574 <state_machine>
    } else if (strcmp(command, "AAGCOFFZ") == 0) {
    	state_machine(EVENT_AGC_OFF, &current_state);
    } else if (strcmp(command, "AACQZ") == 0) {
    	state_machine(EVENT_ACQ, &current_state);
    }
}
 8001426:	e02e      	b.n	8001486 <process_command+0x7e>
    } else if (strcmp(command, "ASTARTZ") == 0) {
 8001428:	491b      	ldr	r1, [pc, #108]	@ (8001498 <process_command+0x90>)
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f7fe fecc 	bl	80001c8 <strcmp>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d104      	bne.n	8001440 <process_command+0x38>
    	state_machine(EVENT_START, &current_state);
 8001436:	4917      	ldr	r1, [pc, #92]	@ (8001494 <process_command+0x8c>)
 8001438:	2000      	movs	r0, #0
 800143a:	f000 f89b 	bl	8001574 <state_machine>
}
 800143e:	e022      	b.n	8001486 <process_command+0x7e>
    } else if (strcmp(command, "AAGCONZ") == 0) {
 8001440:	4916      	ldr	r1, [pc, #88]	@ (800149c <process_command+0x94>)
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7fe fec0 	bl	80001c8 <strcmp>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d104      	bne.n	8001458 <process_command+0x50>
    	state_machine(EVENT_AGC_ON, &current_state);
 800144e:	4911      	ldr	r1, [pc, #68]	@ (8001494 <process_command+0x8c>)
 8001450:	2002      	movs	r0, #2
 8001452:	f000 f88f 	bl	8001574 <state_machine>
}
 8001456:	e016      	b.n	8001486 <process_command+0x7e>
    } else if (strcmp(command, "AAGCOFFZ") == 0) {
 8001458:	4911      	ldr	r1, [pc, #68]	@ (80014a0 <process_command+0x98>)
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7fe feb4 	bl	80001c8 <strcmp>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d104      	bne.n	8001470 <process_command+0x68>
    	state_machine(EVENT_AGC_OFF, &current_state);
 8001466:	490b      	ldr	r1, [pc, #44]	@ (8001494 <process_command+0x8c>)
 8001468:	2003      	movs	r0, #3
 800146a:	f000 f883 	bl	8001574 <state_machine>
}
 800146e:	e00a      	b.n	8001486 <process_command+0x7e>
    } else if (strcmp(command, "AACQZ") == 0) {
 8001470:	490c      	ldr	r1, [pc, #48]	@ (80014a4 <process_command+0x9c>)
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f7fe fea8 	bl	80001c8 <strcmp>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d103      	bne.n	8001486 <process_command+0x7e>
    	state_machine(EVENT_ACQ, &current_state);
 800147e:	4905      	ldr	r1, [pc, #20]	@ (8001494 <process_command+0x8c>)
 8001480:	2004      	movs	r0, #4
 8001482:	f000 f877 	bl	8001574 <state_machine>
}
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	08006828 	.word	0x08006828
 8001494:	20000296 	.word	0x20000296
 8001498:	08006830 	.word	0x08006830
 800149c:	08006838 	.word	0x08006838
 80014a0:	08006840 	.word	0x08006840
 80014a4:	0800684c 	.word	0x0800684c

080014a8 <SerialHandler_Init>:

void SerialHandler_Init(UART_HandleTypeDef *huart) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
    uart_handle = huart;
 80014b0:	4a06      	ldr	r2, [pc, #24]	@ (80014cc <SerialHandler_Init+0x24>)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6013      	str	r3, [r2, #0]
    HAL_UART_Receive_IT(uart_handle, &received_byte, 1);  // Habilita la recepción por interrupción
 80014b6:	4b05      	ldr	r3, [pc, #20]	@ (80014cc <SerialHandler_Init+0x24>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	2201      	movs	r2, #1
 80014bc:	4904      	ldr	r1, [pc, #16]	@ (80014d0 <SerialHandler_Init+0x28>)
 80014be:	4618      	mov	r0, r3
 80014c0:	f003 fff2 	bl	80054a8 <HAL_UART_Receive_IT>
}
 80014c4:	bf00      	nop
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	2000027c 	.word	0x2000027c
 80014d0:	20000280 	.word	0x20000280

080014d4 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
    if (huart == uart_handle) {
 80014dc:	4b20      	ldr	r3, [pc, #128]	@ (8001560 <HAL_UART_RxCpltCallback+0x8c>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d138      	bne.n	8001558 <HAL_UART_RxCpltCallback+0x84>
        if (received_byte == 0x7F) {
 80014e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001564 <HAL_UART_RxCpltCallback+0x90>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80014ee:	d103      	bne.n	80014f8 <HAL_UART_RxCpltCallback+0x24>
            flag = 1;
 80014f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001568 <HAL_UART_RxCpltCallback+0x94>)
 80014f2:	2201      	movs	r2, #1
 80014f4:	701a      	strb	r2, [r3, #0]
 80014f6:	e028      	b.n	800154a <HAL_UART_RxCpltCallback+0x76>
        } else if (received_byte == '\n') {
 80014f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001564 <HAL_UART_RxCpltCallback+0x90>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b0a      	cmp	r3, #10
 8001500:	d10d      	bne.n	800151e <HAL_UART_RxCpltCallback+0x4a>
            rx_buffer[rx_index] = '\0'; // Termina la cadena
 8001502:	4b1a      	ldr	r3, [pc, #104]	@ (800156c <HAL_UART_RxCpltCallback+0x98>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	b2db      	uxtb	r3, r3
 8001508:	461a      	mov	r2, r3
 800150a:	4b19      	ldr	r3, [pc, #100]	@ (8001570 <HAL_UART_RxCpltCallback+0x9c>)
 800150c:	2100      	movs	r1, #0
 800150e:	5499      	strb	r1, [r3, r2]
            process_command((const char *)rx_buffer);
 8001510:	4817      	ldr	r0, [pc, #92]	@ (8001570 <HAL_UART_RxCpltCallback+0x9c>)
 8001512:	f7ff ff79 	bl	8001408 <process_command>
            rx_index = 0; // Reinicia el índice
 8001516:	4b15      	ldr	r3, [pc, #84]	@ (800156c <HAL_UART_RxCpltCallback+0x98>)
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
 800151c:	e015      	b.n	800154a <HAL_UART_RxCpltCallback+0x76>
        } else if (rx_index < BUFFER_SIZE - 1) {
 800151e:	4b13      	ldr	r3, [pc, #76]	@ (800156c <HAL_UART_RxCpltCallback+0x98>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	b2db      	uxtb	r3, r3
 8001524:	2b0e      	cmp	r3, #14
 8001526:	d80d      	bhi.n	8001544 <HAL_UART_RxCpltCallback+0x70>
            rx_buffer[rx_index++] = received_byte;
 8001528:	4b10      	ldr	r3, [pc, #64]	@ (800156c <HAL_UART_RxCpltCallback+0x98>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	b2db      	uxtb	r3, r3
 800152e:	1c5a      	adds	r2, r3, #1
 8001530:	b2d1      	uxtb	r1, r2
 8001532:	4a0e      	ldr	r2, [pc, #56]	@ (800156c <HAL_UART_RxCpltCallback+0x98>)
 8001534:	7011      	strb	r1, [r2, #0]
 8001536:	461a      	mov	r2, r3
 8001538:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <HAL_UART_RxCpltCallback+0x90>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	b2d9      	uxtb	r1, r3
 800153e:	4b0c      	ldr	r3, [pc, #48]	@ (8001570 <HAL_UART_RxCpltCallback+0x9c>)
 8001540:	5499      	strb	r1, [r3, r2]
 8001542:	e002      	b.n	800154a <HAL_UART_RxCpltCallback+0x76>
        } else {
            rx_index = 0; // Resetea en caso de desbordamiento
 8001544:	4b09      	ldr	r3, [pc, #36]	@ (800156c <HAL_UART_RxCpltCallback+0x98>)
 8001546:	2200      	movs	r2, #0
 8001548:	701a      	strb	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(uart_handle, (uint8_t *)&received_byte, 1);
 800154a:	4b05      	ldr	r3, [pc, #20]	@ (8001560 <HAL_UART_RxCpltCallback+0x8c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	2201      	movs	r2, #1
 8001550:	4904      	ldr	r1, [pc, #16]	@ (8001564 <HAL_UART_RxCpltCallback+0x90>)
 8001552:	4618      	mov	r0, r3
 8001554:	f003 ffa8 	bl	80054a8 <HAL_UART_Receive_IT>
    }
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	2000027c 	.word	0x2000027c
 8001564:	20000280 	.word	0x20000280
 8001568:	20000295 	.word	0x20000295
 800156c:	20000294 	.word	0x20000294
 8001570:	20000284 	.word	0x20000284

08001574 <state_machine>:
#include "state_machine.h"
#include "main.h"

state_type current_state = STATE_STANDBY;

int8_t state_machine(event_type event, state_type* state) {
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	6039      	str	r1, [r7, #0]
 800157e:	71fb      	strb	r3, [r7, #7]

	int8_t ret = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	73fb      	strb	r3, [r7, #15]

	 switch (*state) {
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	2b03      	cmp	r3, #3
 800158a:	f200 80b8 	bhi.w	80016fe <state_machine+0x18a>
 800158e:	a201      	add	r2, pc, #4	@ (adr r2, 8001594 <state_machine+0x20>)
 8001590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001594:	080015a5 	.word	0x080015a5
 8001598:	080015f1 	.word	0x080015f1
 800159c:	08001651 	.word	0x08001651
 80015a0:	080016ad 	.word	0x080016ad
	        case STATE_STANDBY:
	            switch (event) {
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	2b04      	cmp	r3, #4
 80015a8:	f200 80ab 	bhi.w	8001702 <state_machine+0x18e>
 80015ac:	a201      	add	r2, pc, #4	@ (adr r2, 80015b4 <state_machine+0x40>)
 80015ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b2:	bf00      	nop
 80015b4:	080015c9 	.word	0x080015c9
 80015b8:	080015d7 	.word	0x080015d7
 80015bc:	080015dd 	.word	0x080015dd
 80015c0:	080015e3 	.word	0x080015e3
 80015c4:	080015e9 	.word	0x080015e9
	                case EVENT_START:
	                    *state = STATE_MANUAL_OPERATION;
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	2201      	movs	r2, #1
 80015cc:	701a      	strb	r2, [r3, #0]
	                    blink_ACQ_LED = 1;
 80015ce:	4b53      	ldr	r3, [pc, #332]	@ (800171c <state_machine+0x1a8>)
 80015d0:	2201      	movs	r2, #1
 80015d2:	701a      	strb	r2, [r3, #0]
	                    break;
 80015d4:	e00b      	b.n	80015ee <state_machine+0x7a>
	                case EVENT_STOP:
	                	ret = -1;
 80015d6:	23ff      	movs	r3, #255	@ 0xff
 80015d8:	73fb      	strb	r3, [r7, #15]
	                	break;
 80015da:	e008      	b.n	80015ee <state_machine+0x7a>
	                case EVENT_AGC_ON:
	                	ret = -1;
 80015dc:	23ff      	movs	r3, #255	@ 0xff
 80015de:	73fb      	strb	r3, [r7, #15]
	                	break;
 80015e0:	e005      	b.n	80015ee <state_machine+0x7a>
	                case EVENT_AGC_OFF:
	                	ret = -1;
 80015e2:	23ff      	movs	r3, #255	@ 0xff
 80015e4:	73fb      	strb	r3, [r7, #15]
	                	break;
 80015e6:	e002      	b.n	80015ee <state_machine+0x7a>
	                case EVENT_ACQ:
	                	ret = -1;
 80015e8:	23ff      	movs	r3, #255	@ 0xff
 80015ea:	73fb      	strb	r3, [r7, #15]
	                    break;
 80015ec:	bf00      	nop
	            }
	            break;
 80015ee:	e088      	b.n	8001702 <state_machine+0x18e>

	        case STATE_MANUAL_OPERATION:
	            switch (event) {
 80015f0:	79fb      	ldrb	r3, [r7, #7]
 80015f2:	2b04      	cmp	r3, #4
 80015f4:	f200 8087 	bhi.w	8001706 <state_machine+0x192>
 80015f8:	a201      	add	r2, pc, #4	@ (adr r2, 8001600 <state_machine+0x8c>)
 80015fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015fe:	bf00      	nop
 8001600:	08001649 	.word	0x08001649
 8001604:	08001615 	.word	0x08001615
 8001608:	08001623 	.word	0x08001623
 800160c:	0800162b 	.word	0x0800162b
 8001610:	08001631 	.word	0x08001631
	                case EVENT_STOP:
	                    *state = STATE_STANDBY;
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	2200      	movs	r2, #0
 8001618:	701a      	strb	r2, [r3, #0]
	                    blink_ACQ_LED = 0;
 800161a:	4b40      	ldr	r3, [pc, #256]	@ (800171c <state_machine+0x1a8>)
 800161c:	2200      	movs	r2, #0
 800161e:	701a      	strb	r2, [r3, #0]
	                    break;
 8001620:	e015      	b.n	800164e <state_machine+0xda>
	                case EVENT_AGC_ON:
	                    *state = STATE_AUTOMATIC_OPERATION;
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	2202      	movs	r2, #2
 8001626:	701a      	strb	r2, [r3, #0]
	                    break;
 8001628:	e011      	b.n	800164e <state_machine+0xda>
	                case EVENT_AGC_OFF:
	                	ret = -1;
 800162a:	23ff      	movs	r3, #255	@ 0xff
 800162c:	73fb      	strb	r3, [r7, #15]
	                	break;
 800162e:	e00e      	b.n	800164e <state_machine+0xda>
	                case EVENT_ACQ:
	                    *state = STATE_ACQUIRING;
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	2203      	movs	r2, #3
 8001634:	701a      	strb	r2, [r3, #0]
	                    blink_ACQ_LED = 0;
 8001636:	4b39      	ldr	r3, [pc, #228]	@ (800171c <state_machine+0x1a8>)
 8001638:	2200      	movs	r2, #0
 800163a:	701a      	strb	r2, [r3, #0]
	                    HAL_GPIO_WritePin(ACQ_LED_GPIO_Port, ACQ_LED_Pin, 1);
 800163c:	2201      	movs	r2, #1
 800163e:	2140      	movs	r1, #64	@ 0x40
 8001640:	4837      	ldr	r0, [pc, #220]	@ (8001720 <state_machine+0x1ac>)
 8001642:	f001 faf7 	bl	8002c34 <HAL_GPIO_WritePin>
	                    break;
 8001646:	e002      	b.n	800164e <state_machine+0xda>
	                case EVENT_START:
	                	ret = -1;
 8001648:	23ff      	movs	r3, #255	@ 0xff
 800164a:	73fb      	strb	r3, [r7, #15]
	                	break;
 800164c:	bf00      	nop
	            }
	            break;
 800164e:	e05a      	b.n	8001706 <state_machine+0x192>

	        case STATE_AUTOMATIC_OPERATION:
	            switch (event) {
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	2b04      	cmp	r3, #4
 8001654:	d859      	bhi.n	800170a <state_machine+0x196>
 8001656:	a201      	add	r2, pc, #4	@ (adr r2, 800165c <state_machine+0xe8>)
 8001658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800165c:	08001697 	.word	0x08001697
 8001660:	08001671 	.word	0x08001671
 8001664:	0800169d 	.word	0x0800169d
 8001668:	080016a3 	.word	0x080016a3
 800166c:	0800167f 	.word	0x0800167f
	                case EVENT_STOP:
	                    *state = STATE_STANDBY;
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]
	                    blink_ACQ_LED = 0;
 8001676:	4b29      	ldr	r3, [pc, #164]	@ (800171c <state_machine+0x1a8>)
 8001678:	2200      	movs	r2, #0
 800167a:	701a      	strb	r2, [r3, #0]
	                    break;
 800167c:	e015      	b.n	80016aa <state_machine+0x136>
	                case EVENT_ACQ:
	                    *state = STATE_ACQUIRING;
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	2203      	movs	r2, #3
 8001682:	701a      	strb	r2, [r3, #0]
	                    blink_ACQ_LED = 0;
 8001684:	4b25      	ldr	r3, [pc, #148]	@ (800171c <state_machine+0x1a8>)
 8001686:	2200      	movs	r2, #0
 8001688:	701a      	strb	r2, [r3, #0]
	                    HAL_GPIO_WritePin(ACQ_LED_GPIO_Port, ACQ_LED_Pin, 1);
 800168a:	2201      	movs	r2, #1
 800168c:	2140      	movs	r1, #64	@ 0x40
 800168e:	4824      	ldr	r0, [pc, #144]	@ (8001720 <state_machine+0x1ac>)
 8001690:	f001 fad0 	bl	8002c34 <HAL_GPIO_WritePin>
	                    break;
 8001694:	e009      	b.n	80016aa <state_machine+0x136>
	                case EVENT_START:
	                	ret = -1;
 8001696:	23ff      	movs	r3, #255	@ 0xff
 8001698:	73fb      	strb	r3, [r7, #15]
	                	break;
 800169a:	e006      	b.n	80016aa <state_machine+0x136>
	                case EVENT_AGC_ON:
	                	ret = -1;
 800169c:	23ff      	movs	r3, #255	@ 0xff
 800169e:	73fb      	strb	r3, [r7, #15]
	                    break;
 80016a0:	e003      	b.n	80016aa <state_machine+0x136>
	                case EVENT_AGC_OFF:
	                	*state = STATE_MANUAL_OPERATION;
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	2201      	movs	r2, #1
 80016a6:	701a      	strb	r2, [r3, #0]
	                	break;
 80016a8:	bf00      	nop
	            }
	            break;
 80016aa:	e02e      	b.n	800170a <state_machine+0x196>

	        case STATE_ACQUIRING:
	            switch (event) {
 80016ac:	79fb      	ldrb	r3, [r7, #7]
 80016ae:	2b04      	cmp	r3, #4
 80016b0:	d82d      	bhi.n	800170e <state_machine+0x19a>
 80016b2:	a201      	add	r2, pc, #4	@ (adr r2, 80016b8 <state_machine+0x144>)
 80016b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b8:	080016e5 	.word	0x080016e5
 80016bc:	080016cd 	.word	0x080016cd
 80016c0:	080016eb 	.word	0x080016eb
 80016c4:	080016f1 	.word	0x080016f1
 80016c8:	080016f7 	.word	0x080016f7
	                case EVENT_STOP:
	                    *state = STATE_STANDBY;
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	2200      	movs	r2, #0
 80016d0:	701a      	strb	r2, [r3, #0]
	                    blink_ACQ_LED = 0;
 80016d2:	4b12      	ldr	r3, [pc, #72]	@ (800171c <state_machine+0x1a8>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	701a      	strb	r2, [r3, #0]
	                    HAL_GPIO_WritePin(ACQ_LED_GPIO_Port, ACQ_LED_Pin, 0);
 80016d8:	2200      	movs	r2, #0
 80016da:	2140      	movs	r1, #64	@ 0x40
 80016dc:	4810      	ldr	r0, [pc, #64]	@ (8001720 <state_machine+0x1ac>)
 80016de:	f001 faa9 	bl	8002c34 <HAL_GPIO_WritePin>
	                    break;
 80016e2:	e00b      	b.n	80016fc <state_machine+0x188>
	                case EVENT_START:
	                	ret = -1;
 80016e4:	23ff      	movs	r3, #255	@ 0xff
 80016e6:	73fb      	strb	r3, [r7, #15]
	                	break;
 80016e8:	e008      	b.n	80016fc <state_machine+0x188>
	                case EVENT_AGC_ON:
	                	ret = -1;
 80016ea:	23ff      	movs	r3, #255	@ 0xff
 80016ec:	73fb      	strb	r3, [r7, #15]
	                	break;
 80016ee:	e005      	b.n	80016fc <state_machine+0x188>
	                case EVENT_AGC_OFF:
	                	ret = -1;
 80016f0:	23ff      	movs	r3, #255	@ 0xff
 80016f2:	73fb      	strb	r3, [r7, #15]
	                	break;
 80016f4:	e002      	b.n	80016fc <state_machine+0x188>
	                case EVENT_ACQ:
	                	ret = -1;
 80016f6:	23ff      	movs	r3, #255	@ 0xff
 80016f8:	73fb      	strb	r3, [r7, #15]
	                    break;
 80016fa:	bf00      	nop
	            }
	            break;
 80016fc:	e007      	b.n	800170e <state_machine+0x19a>

	        default:
	            // TODO: Manejo de estado desconocido (si es necesario)
	            break;
 80016fe:	bf00      	nop
 8001700:	e006      	b.n	8001710 <state_machine+0x19c>
	            break;
 8001702:	bf00      	nop
 8001704:	e004      	b.n	8001710 <state_machine+0x19c>
	            break;
 8001706:	bf00      	nop
 8001708:	e002      	b.n	8001710 <state_machine+0x19c>
	            break;
 800170a:	bf00      	nop
 800170c:	e000      	b.n	8001710 <state_machine+0x19c>
	            break;
 800170e:	bf00      	nop
	    }
	 return ret;
 8001710:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001714:	4618      	mov	r0, r3
 8001716:	3710      	adds	r7, #16
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	2000026d 	.word	0x2000026d
 8001720:	48000400 	.word	0x48000400

08001724 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800172a:	4b0f      	ldr	r3, [pc, #60]	@ (8001768 <HAL_MspInit+0x44>)
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	4a0e      	ldr	r2, [pc, #56]	@ (8001768 <HAL_MspInit+0x44>)
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	6193      	str	r3, [r2, #24]
 8001736:	4b0c      	ldr	r3, [pc, #48]	@ (8001768 <HAL_MspInit+0x44>)
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	607b      	str	r3, [r7, #4]
 8001740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001742:	4b09      	ldr	r3, [pc, #36]	@ (8001768 <HAL_MspInit+0x44>)
 8001744:	69db      	ldr	r3, [r3, #28]
 8001746:	4a08      	ldr	r2, [pc, #32]	@ (8001768 <HAL_MspInit+0x44>)
 8001748:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800174c:	61d3      	str	r3, [r2, #28]
 800174e:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <HAL_MspInit+0x44>)
 8001750:	69db      	ldr	r3, [r3, #28]
 8001752:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001756:	603b      	str	r3, [r7, #0]
 8001758:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800175a:	bf00      	nop
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	40021000 	.word	0x40021000

0800176c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b08a      	sub	sp, #40	@ 0x28
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001774:	f107 0314 	add.w	r3, r7, #20
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	605a      	str	r2, [r3, #4]
 800177e:	609a      	str	r2, [r3, #8]
 8001780:	60da      	str	r2, [r3, #12]
 8001782:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a15      	ldr	r2, [pc, #84]	@ (80017e0 <HAL_ADC_MspInit+0x74>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d123      	bne.n	80017d6 <HAL_ADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800178e:	4b15      	ldr	r3, [pc, #84]	@ (80017e4 <HAL_ADC_MspInit+0x78>)
 8001790:	699b      	ldr	r3, [r3, #24]
 8001792:	4a14      	ldr	r2, [pc, #80]	@ (80017e4 <HAL_ADC_MspInit+0x78>)
 8001794:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001798:	6193      	str	r3, [r2, #24]
 800179a:	4b12      	ldr	r3, [pc, #72]	@ (80017e4 <HAL_ADC_MspInit+0x78>)
 800179c:	699b      	ldr	r3, [r3, #24]
 800179e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017a2:	613b      	str	r3, [r7, #16]
 80017a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a6:	4b0f      	ldr	r3, [pc, #60]	@ (80017e4 <HAL_ADC_MspInit+0x78>)
 80017a8:	695b      	ldr	r3, [r3, #20]
 80017aa:	4a0e      	ldr	r2, [pc, #56]	@ (80017e4 <HAL_ADC_MspInit+0x78>)
 80017ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017b0:	6153      	str	r3, [r2, #20]
 80017b2:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <HAL_ADC_MspInit+0x78>)
 80017b4:	695b      	ldr	r3, [r3, #20]
 80017b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017be:	2301      	movs	r3, #1
 80017c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017c2:	2303      	movs	r3, #3
 80017c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ca:	f107 0314 	add.w	r3, r7, #20
 80017ce:	4619      	mov	r1, r3
 80017d0:	4805      	ldr	r0, [pc, #20]	@ (80017e8 <HAL_ADC_MspInit+0x7c>)
 80017d2:	f001 f8b5 	bl	8002940 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80017d6:	bf00      	nop
 80017d8:	3728      	adds	r7, #40	@ 0x28
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40012400 	.word	0x40012400
 80017e4:	40021000 	.word	0x40021000
 80017e8:	48000400 	.word	0x48000400

080017ec <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b08a      	sub	sp, #40	@ 0x28
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC2)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a15      	ldr	r2, [pc, #84]	@ (8001860 <HAL_DAC_MspInit+0x74>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d124      	bne.n	8001858 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC2_MspInit 0 */

    /* USER CODE END DAC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC2_CLK_ENABLE();
 800180e:	4b15      	ldr	r3, [pc, #84]	@ (8001864 <HAL_DAC_MspInit+0x78>)
 8001810:	69db      	ldr	r3, [r3, #28]
 8001812:	4a14      	ldr	r2, [pc, #80]	@ (8001864 <HAL_DAC_MspInit+0x78>)
 8001814:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001818:	61d3      	str	r3, [r2, #28]
 800181a:	4b12      	ldr	r3, [pc, #72]	@ (8001864 <HAL_DAC_MspInit+0x78>)
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001822:	613b      	str	r3, [r7, #16]
 8001824:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001826:	4b0f      	ldr	r3, [pc, #60]	@ (8001864 <HAL_DAC_MspInit+0x78>)
 8001828:	695b      	ldr	r3, [r3, #20]
 800182a:	4a0e      	ldr	r2, [pc, #56]	@ (8001864 <HAL_DAC_MspInit+0x78>)
 800182c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001830:	6153      	str	r3, [r2, #20]
 8001832:	4b0c      	ldr	r3, [pc, #48]	@ (8001864 <HAL_DAC_MspInit+0x78>)
 8001834:	695b      	ldr	r3, [r3, #20]
 8001836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]
    /**DAC2 GPIO Configuration
    PA6     ------> DAC2_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800183e:	2340      	movs	r3, #64	@ 0x40
 8001840:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001842:	2303      	movs	r3, #3
 8001844:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800184a:	f107 0314 	add.w	r3, r7, #20
 800184e:	4619      	mov	r1, r3
 8001850:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001854:	f001 f874 	bl	8002940 <HAL_GPIO_Init>

    /* USER CODE END DAC2_MspInit 1 */

  }

}
 8001858:	bf00      	nop
 800185a:	3728      	adds	r7, #40	@ 0x28
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	40009800 	.word	0x40009800
 8001864:	40021000 	.word	0x40021000

08001868 <HAL_SDADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsdadc: SDADC handle pointer
  * @retval None
  */
void HAL_SDADC_MspInit(SDADC_HandleTypeDef* hsdadc)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b08a      	sub	sp, #40	@ 0x28
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001870:	f107 0314 	add.w	r3, r7, #20
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
  if(hsdadc->Instance==SDADC1)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a15      	ldr	r2, [pc, #84]	@ (80018dc <HAL_SDADC_MspInit+0x74>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d123      	bne.n	80018d2 <HAL_SDADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN SDADC1_MspInit 0 */

    /* USER CODE END SDADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDADC1_CLK_ENABLE();
 800188a:	4b15      	ldr	r3, [pc, #84]	@ (80018e0 <HAL_SDADC_MspInit+0x78>)
 800188c:	699b      	ldr	r3, [r3, #24]
 800188e:	4a14      	ldr	r2, [pc, #80]	@ (80018e0 <HAL_SDADC_MspInit+0x78>)
 8001890:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001894:	6193      	str	r3, [r2, #24]
 8001896:	4b12      	ldr	r3, [pc, #72]	@ (80018e0 <HAL_SDADC_MspInit+0x78>)
 8001898:	699b      	ldr	r3, [r3, #24]
 800189a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800189e:	613b      	str	r3, [r7, #16]
 80018a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a2:	4b0f      	ldr	r3, [pc, #60]	@ (80018e0 <HAL_SDADC_MspInit+0x78>)
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	4a0e      	ldr	r2, [pc, #56]	@ (80018e0 <HAL_SDADC_MspInit+0x78>)
 80018a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018ac:	6153      	str	r3, [r2, #20]
 80018ae:	4b0c      	ldr	r3, [pc, #48]	@ (80018e0 <HAL_SDADC_MspInit+0x78>)
 80018b0:	695b      	ldr	r3, [r3, #20]
 80018b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	68fb      	ldr	r3, [r7, #12]
    /**SDADC1 GPIO Configuration
    PB1     ------> SDADC1_AIN5P
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018ba:	2302      	movs	r3, #2
 80018bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018be:	2303      	movs	r3, #3
 80018c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c6:	f107 0314 	add.w	r3, r7, #20
 80018ca:	4619      	mov	r1, r3
 80018cc:	4805      	ldr	r0, [pc, #20]	@ (80018e4 <HAL_SDADC_MspInit+0x7c>)
 80018ce:	f001 f837 	bl	8002940 <HAL_GPIO_Init>

    /* USER CODE END SDADC1_MspInit 1 */

  }

}
 80018d2:	bf00      	nop
 80018d4:	3728      	adds	r7, #40	@ 0x28
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40016000 	.word	0x40016000
 80018e0:	40021000 	.word	0x40021000
 80018e4:	48000400 	.word	0x48000400

080018e8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018f8:	d114      	bne.n	8001924 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018fa:	4b19      	ldr	r3, [pc, #100]	@ (8001960 <HAL_TIM_Base_MspInit+0x78>)
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	4a18      	ldr	r2, [pc, #96]	@ (8001960 <HAL_TIM_Base_MspInit+0x78>)
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	61d3      	str	r3, [r2, #28]
 8001906:	4b16      	ldr	r3, [pc, #88]	@ (8001960 <HAL_TIM_Base_MspInit+0x78>)
 8001908:	69db      	ldr	r3, [r3, #28]
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001912:	2200      	movs	r2, #0
 8001914:	2100      	movs	r1, #0
 8001916:	201c      	movs	r0, #28
 8001918:	f000 fe81 	bl	800261e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800191c:	201c      	movs	r0, #28
 800191e:	f000 fe9a 	bl	8002656 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM19_MspInit 1 */

    /* USER CODE END TIM19_MspInit 1 */
  }

}
 8001922:	e018      	b.n	8001956 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM19)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a0e      	ldr	r2, [pc, #56]	@ (8001964 <HAL_TIM_Base_MspInit+0x7c>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d113      	bne.n	8001956 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM19_CLK_ENABLE();
 800192e:	4b0c      	ldr	r3, [pc, #48]	@ (8001960 <HAL_TIM_Base_MspInit+0x78>)
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	4a0b      	ldr	r2, [pc, #44]	@ (8001960 <HAL_TIM_Base_MspInit+0x78>)
 8001934:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001938:	6193      	str	r3, [r2, #24]
 800193a:	4b09      	ldr	r3, [pc, #36]	@ (8001960 <HAL_TIM_Base_MspInit+0x78>)
 800193c:	699b      	ldr	r3, [r3, #24]
 800193e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM19_IRQn, 0, 0);
 8001946:	2200      	movs	r2, #0
 8001948:	2100      	movs	r1, #0
 800194a:	204e      	movs	r0, #78	@ 0x4e
 800194c:	f000 fe67 	bl	800261e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM19_IRQn);
 8001950:	204e      	movs	r0, #78	@ 0x4e
 8001952:	f000 fe80 	bl	8002656 <HAL_NVIC_EnableIRQ>
}
 8001956:	bf00      	nop
 8001958:	3710      	adds	r7, #16
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40021000 	.word	0x40021000
 8001964:	40015c00 	.word	0x40015c00

08001968 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08a      	sub	sp, #40	@ 0x28
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a1c      	ldr	r2, [pc, #112]	@ (80019f8 <HAL_UART_MspInit+0x90>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d131      	bne.n	80019ee <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800198a:	4b1c      	ldr	r3, [pc, #112]	@ (80019fc <HAL_UART_MspInit+0x94>)
 800198c:	699b      	ldr	r3, [r3, #24]
 800198e:	4a1b      	ldr	r2, [pc, #108]	@ (80019fc <HAL_UART_MspInit+0x94>)
 8001990:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001994:	6193      	str	r3, [r2, #24]
 8001996:	4b19      	ldr	r3, [pc, #100]	@ (80019fc <HAL_UART_MspInit+0x94>)
 8001998:	699b      	ldr	r3, [r3, #24]
 800199a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800199e:	613b      	str	r3, [r7, #16]
 80019a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a2:	4b16      	ldr	r3, [pc, #88]	@ (80019fc <HAL_UART_MspInit+0x94>)
 80019a4:	695b      	ldr	r3, [r3, #20]
 80019a6:	4a15      	ldr	r2, [pc, #84]	@ (80019fc <HAL_UART_MspInit+0x94>)
 80019a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019ac:	6153      	str	r3, [r2, #20]
 80019ae:	4b13      	ldr	r3, [pc, #76]	@ (80019fc <HAL_UART_MspInit+0x94>)
 80019b0:	695b      	ldr	r3, [r3, #20]
 80019b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80019ba:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80019be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c0:	2302      	movs	r3, #2
 80019c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019c8:	2303      	movs	r3, #3
 80019ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019cc:	2307      	movs	r3, #7
 80019ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	4619      	mov	r1, r3
 80019d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019da:	f000 ffb1 	bl	8002940 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80019de:	2200      	movs	r2, #0
 80019e0:	2100      	movs	r1, #0
 80019e2:	2025      	movs	r0, #37	@ 0x25
 80019e4:	f000 fe1b 	bl	800261e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019e8:	2025      	movs	r0, #37	@ 0x25
 80019ea:	f000 fe34 	bl	8002656 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80019ee:	bf00      	nop
 80019f0:	3728      	adds	r7, #40	@ 0x28
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40013800 	.word	0x40013800
 80019fc:	40021000 	.word	0x40021000

08001a00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a04:	bf00      	nop
 8001a06:	e7fd      	b.n	8001a04 <NMI_Handler+0x4>

08001a08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a0c:	bf00      	nop
 8001a0e:	e7fd      	b.n	8001a0c <HardFault_Handler+0x4>

08001a10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a14:	bf00      	nop
 8001a16:	e7fd      	b.n	8001a14 <MemManage_Handler+0x4>

08001a18 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <BusFault_Handler+0x4>

08001a20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a24:	bf00      	nop
 8001a26:	e7fd      	b.n	8001a24 <UsageFault_Handler+0x4>

08001a28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr

08001a36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a36:	b480      	push	{r7}
 8001a38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a3a:	bf00      	nop
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a48:	bf00      	nop
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a56:	f000 f8a3 	bl	8001ba0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a5a:	bf00      	nop
 8001a5c:	bd80      	pop	{r7, pc}
	...

08001a60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a64:	4802      	ldr	r0, [pc, #8]	@ (8001a70 <TIM2_IRQHandler+0x10>)
 8001a66:	f003 f929 	bl	8004cbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	2000014c 	.word	0x2000014c

08001a74 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a78:	4802      	ldr	r0, [pc, #8]	@ (8001a84 <USART1_IRQHandler+0x10>)
 8001a7a:	f003 fd59 	bl	8005530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	200001e4 	.word	0x200001e4

08001a88 <TIM19_IRQHandler>:

/**
  * @brief This function handles TIM19 global interrupt.
  */
void TIM19_IRQHandler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM19_IRQn 0 */

  /* USER CODE END TIM19_IRQn 0 */
  HAL_TIM_IRQHandler(&htim19);
 8001a8c:	4802      	ldr	r0, [pc, #8]	@ (8001a98 <TIM19_IRQHandler+0x10>)
 8001a8e:	f003 f915 	bl	8004cbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM19_IRQn 1 */

  /* USER CODE END TIM19_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000198 	.word	0x20000198

08001a9c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001aa0:	4b06      	ldr	r3, [pc, #24]	@ (8001abc <SystemInit+0x20>)
 8001aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001aa6:	4a05      	ldr	r2, [pc, #20]	@ (8001abc <SystemInit+0x20>)
 8001aa8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001aac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ab0:	bf00      	nop
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	e000ed00 	.word	0xe000ed00

08001ac0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ac0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001af8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ac4:	f7ff ffea 	bl	8001a9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ac8:	480c      	ldr	r0, [pc, #48]	@ (8001afc <LoopForever+0x6>)
  ldr r1, =_edata
 8001aca:	490d      	ldr	r1, [pc, #52]	@ (8001b00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001acc:	4a0d      	ldr	r2, [pc, #52]	@ (8001b04 <LoopForever+0xe>)
  movs r3, #0
 8001ace:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ad0:	e002      	b.n	8001ad8 <LoopCopyDataInit>

08001ad2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ad2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ad4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ad6:	3304      	adds	r3, #4

08001ad8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ad8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ada:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001adc:	d3f9      	bcc.n	8001ad2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ade:	4a0a      	ldr	r2, [pc, #40]	@ (8001b08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ae0:	4c0a      	ldr	r4, [pc, #40]	@ (8001b0c <LoopForever+0x16>)
  movs r3, #0
 8001ae2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ae4:	e001      	b.n	8001aea <LoopFillZerobss>

08001ae6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ae6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ae8:	3204      	adds	r2, #4

08001aea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aec:	d3fb      	bcc.n	8001ae6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001aee:	f004 fe69 	bl	80067c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001af2:	f7ff f927 	bl	8000d44 <main>

08001af6 <LoopForever>:

LoopForever:
    b LoopForever
 8001af6:	e7fe      	b.n	8001af6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001af8:	20006000 	.word	0x20006000
  ldr r0, =_sdata
 8001afc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b00:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001b04:	080068f0 	.word	0x080068f0
  ldr r2, =_sbss
 8001b08:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001b0c:	2000029c 	.word	0x2000029c

08001b10 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b10:	e7fe      	b.n	8001b10 <ADC1_IRQHandler>
	...

08001b14 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b18:	4b08      	ldr	r3, [pc, #32]	@ (8001b3c <HAL_Init+0x28>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a07      	ldr	r2, [pc, #28]	@ (8001b3c <HAL_Init+0x28>)
 8001b1e:	f043 0310 	orr.w	r3, r3, #16
 8001b22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b24:	2003      	movs	r0, #3
 8001b26:	f000 fd6f 	bl	8002608 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b2a:	200f      	movs	r0, #15
 8001b2c:	f000 f808 	bl	8001b40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b30:	f7ff fdf8 	bl	8001724 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40022000 	.word	0x40022000

08001b40 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b48:	4b12      	ldr	r3, [pc, #72]	@ (8001b94 <HAL_InitTick+0x54>)
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	4b12      	ldr	r3, [pc, #72]	@ (8001b98 <HAL_InitTick+0x58>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	4619      	mov	r1, r3
 8001b52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b56:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f000 fd87 	bl	8002672 <HAL_SYSTICK_Config>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e00e      	b.n	8001b8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2b0f      	cmp	r3, #15
 8001b72:	d80a      	bhi.n	8001b8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b74:	2200      	movs	r2, #0
 8001b76:	6879      	ldr	r1, [r7, #4]
 8001b78:	f04f 30ff 	mov.w	r0, #4294967295
 8001b7c:	f000 fd4f 	bl	800261e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b80:	4a06      	ldr	r2, [pc, #24]	@ (8001b9c <HAL_InitTick+0x5c>)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001b86:	2300      	movs	r3, #0
 8001b88:	e000      	b.n	8001b8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3708      	adds	r7, #8
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20000000 	.word	0x20000000
 8001b98:	20000008 	.word	0x20000008
 8001b9c:	20000004 	.word	0x20000004

08001ba0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ba4:	4b06      	ldr	r3, [pc, #24]	@ (8001bc0 <HAL_IncTick+0x20>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	461a      	mov	r2, r3
 8001baa:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <HAL_IncTick+0x24>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4413      	add	r3, r2
 8001bb0:	4a04      	ldr	r2, [pc, #16]	@ (8001bc4 <HAL_IncTick+0x24>)
 8001bb2:	6013      	str	r3, [r2, #0]
}
 8001bb4:	bf00      	nop
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	20000008 	.word	0x20000008
 8001bc4:	20000298 	.word	0x20000298

08001bc8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  return uwTick;  
 8001bcc:	4b03      	ldr	r3, [pc, #12]	@ (8001bdc <HAL_GetTick+0x14>)
 8001bce:	681b      	ldr	r3, [r3, #0]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	20000298 	.word	0x20000298

08001be0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001be8:	f7ff ffee 	bl	8001bc8 <HAL_GetTick>
 8001bec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf8:	d005      	beq.n	8001c06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8001c24 <HAL_Delay+0x44>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	461a      	mov	r2, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	4413      	add	r3, r2
 8001c04:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001c06:	bf00      	nop
 8001c08:	f7ff ffde 	bl	8001bc8 <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d8f7      	bhi.n	8001c08 <HAL_Delay+0x28>
  {
  }
}
 8001c18:	bf00      	nop
 8001c1a:	bf00      	nop
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20000008 	.word	0x20000008

08001c28 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c30:	2300      	movs	r3, #0
 8001c32:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001c34:	2300      	movs	r3, #0
 8001c36:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d101      	bne.n	8001c4a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e0be      	b.n	8001dc8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d109      	bne.n	8001c6c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2200      	movs	r2, #0
 8001c62:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f7ff fd80 	bl	800176c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f000 fbb9 	bl	80023e4 <ADC_ConversionStop_Disable>
 8001c72:	4603      	mov	r3, r0
 8001c74:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c7a:	f003 0310 	and.w	r3, r3, #16
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	f040 8099 	bne.w	8001db6 <HAL_ADC_Init+0x18e>
 8001c84:	7dfb      	ldrb	r3, [r7, #23]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	f040 8095 	bne.w	8001db6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c90:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c94:	f023 0302 	bic.w	r3, r3, #2
 8001c98:	f043 0202 	orr.w	r2, r3, #2
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                             |
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685a      	ldr	r2, [r3, #4]
                hadc->Init.ExternalTrigConv                      |
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                             |
 8001ca8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) );
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	7b1b      	ldrb	r3, [r3, #12]
 8001cae:	005b      	lsls	r3, r3, #1
                hadc->Init.ExternalTrigConv                      |
 8001cb0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                             |
 8001cb2:	68ba      	ldr	r2, [r7, #8]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001cc0:	d003      	beq.n	8001cca <HAL_ADC_Init+0xa2>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d102      	bne.n	8001cd0 <HAL_ADC_Init+0xa8>
 8001cca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cce:	e000      	b.n	8001cd2 <HAL_ADC_Init+0xaa>
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]

    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	7d1b      	ldrb	r3, [r3, #20]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d119      	bne.n	8001d14 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	7b1b      	ldrb	r3, [r3, #12]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d109      	bne.n	8001cfc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
      tmp_cr1 |= (ADC_CR1_DISCEN                                           |
                  ADC_CR1_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion) );
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	3b01      	subs	r3, #1
 8001cee:	035a      	lsls	r2, r3, #13
      tmp_cr1 |= (ADC_CR1_DISCEN                                           |
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001cf8:	613b      	str	r3, [r7, #16]
 8001cfa:	e00b      	b.n	8001d14 <HAL_ADC_Init+0xec>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d00:	f043 0220 	orr.w	r2, r3, #32
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d0c:	f043 0201 	orr.w	r2, r3, #1
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	430a      	orrs	r2, r1
 8001d26:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	689a      	ldr	r2, [r3, #8]
 8001d2e:	4b28      	ldr	r3, [pc, #160]	@ (8001dd0 <HAL_ADC_Init+0x1a8>)
 8001d30:	4013      	ands	r3, r2
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	6812      	ldr	r2, [r2, #0]
 8001d36:	68b9      	ldr	r1, [r7, #8]
 8001d38:	430b      	orrs	r3, r1
 8001d3a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d44:	d003      	beq.n	8001d4e <HAL_ADC_Init+0x126>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d104      	bne.n	8001d58 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	691b      	ldr	r3, [r3, #16]
 8001d52:	3b01      	subs	r3, #1
 8001d54:	051b      	lsls	r3, r3, #20
 8001d56:	60fb      	str	r3, [r7, #12]
    }
    
    MODIFY_REG(hadc->Instance->SQR1,
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d5e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	689a      	ldr	r2, [r3, #8]
 8001d72:	4b18      	ldr	r3, [pc, #96]	@ (8001dd4 <HAL_ADC_Init+0x1ac>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	68ba      	ldr	r2, [r7, #8]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d10b      	bne.n	8001d94 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d86:	f023 0303 	bic.w	r3, r3, #3
 8001d8a:	f043 0201 	orr.w	r2, r3, #1
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d92:	e018      	b.n	8001dc6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d98:	f023 0312 	bic.w	r3, r3, #18
 8001d9c:	f043 0210 	orr.w	r2, r3, #16
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da8:	f043 0201 	orr.w	r2, r3, #1
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001db4:	e007      	b.n	8001dc6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dba:	f043 0210 	orr.w	r2, r3, #16
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001dc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3718      	adds	r7, #24
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	ffe1f7fd 	.word	0xffe1f7fd
 8001dd4:	ff1f0efe 	.word	0xff1f0efe

08001dd8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001de0:	2300      	movs	r3, #0
 8001de2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d101      	bne.n	8001df2 <HAL_ADC_Start+0x1a>
 8001dee:	2302      	movs	r3, #2
 8001df0:	e058      	b.n	8001ea4 <HAL_ADC_Start+0xcc>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 fa98 	bl	8002330 <ADC_Enable>
 8001e00:	4603      	mov	r3, r0
 8001e02:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d14b      	bne.n	8001ea2 <HAL_ADC_Start+0xca>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e12:	f023 0301 	bic.w	r3, r3, #1
 8001e16:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) */
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d007      	beq.n	8001e3c <HAL_ADC_Start+0x64>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e30:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e34:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e48:	d106      	bne.n	8001e58 <HAL_ADC_Start+0x80>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e4e:	f023 0206 	bic.w	r2, r3, #6
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001e56:	e002      	b.n	8001e5e <HAL_ADC_Start+0x86>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f06f 0202 	mvn.w	r2, #2
 8001e6e:	601a      	str	r2, [r3, #0]
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001e7a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001e7e:	d108      	bne.n	8001e92 <HAL_ADC_Start+0xba>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	689a      	ldr	r2, [r3, #8]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001e8e:	609a      	str	r2, [r3, #8]
 8001e90:	e007      	b.n	8001ea2 <HAL_ADC_Start+0xca>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	689a      	ldr	r2, [r3, #8]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001ea0:	609a      	str	r2, [r3, #8]
    }
  }

  /* Return function status */
  return tmp_hal_status;
 8001ea2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3710      	adds	r7, #16
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d101      	bne.n	8001ec6 <HAL_ADC_Stop+0x1a>
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	e01a      	b.n	8001efc <HAL_ADC_Stop+0x50>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2201      	movs	r2, #1
 8001eca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 fa88 	bl	80023e4 <ADC_ConversionStop_Disable>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001ed8:	7bfb      	ldrb	r3, [r7, #15]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d109      	bne.n	8001ef2 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ee2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ee6:	f023 0301 	bic.w	r3, r3, #1
 8001eea:	f043 0201 	orr.w	r2, r3, #1
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3710      	adds	r7, #16
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  
  /* Variables for polling in case of scan mode enabled */
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	613b      	str	r3, [r7, #16]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001f12:	2300      	movs	r3, #0
 8001f14:	617b      	str	r3, [r7, #20]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f24:	d10b      	bne.n	8001f3e <HAL_ADC_PollForConversion+0x3a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f2a:	f043 0220 	orr.w	r2, r3, #32
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e0e9      	b.n	8002112 <HAL_ADC_PollForConversion+0x20e>
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001f3e:	f7ff fe43 	bl	8001bc8 <HAL_GetTick>
 8001f42:	60f8      	str	r0, [r7, #12]
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d131      	bne.n	8001fb6 <HAL_ADC_PollForConversion+0xb2>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f58:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d12a      	bne.n	8001fb6 <HAL_ADC_PollForConversion+0xb2>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001f60:	e021      	b.n	8001fa6 <HAL_ADC_PollForConversion+0xa2>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f68:	d01d      	beq.n	8001fa6 <HAL_ADC_PollForConversion+0xa2>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d007      	beq.n	8001f80 <HAL_ADC_PollForConversion+0x7c>
 8001f70:	f7ff fe2a 	bl	8001bc8 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	683a      	ldr	r2, [r7, #0]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d212      	bcs.n	8001fa6 <HAL_ADC_PollForConversion+0xa2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d10b      	bne.n	8001fa6 <HAL_ADC_PollForConversion+0xa2>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f92:	f043 0204 	orr.w	r2, r3, #4
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e0b5      	b.n	8002112 <HAL_ADC_PollForConversion+0x20e>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d0d6      	beq.n	8001f62 <HAL_ADC_PollForConversion+0x5e>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001fb4:	e083      	b.n	80020be <HAL_ADC_PollForConversion+0x1ba>
  {
    /* Replace polling by wait for maximum conversion time */
    /* Calculation of CPU cycles corresponding to ADC conversion cycles.      */
    /* Retrieve ADC clock prescaler and ADC maximum conversion cycles on all  */
    /* channels.                                                              */
    Conversion_Timeout_CPU_cycles_max = ADC_CLOCK_PRESCALER_RANGE() ;
 8001fb6:	4b59      	ldr	r3, [pc, #356]	@ (800211c <HAL_ADC_PollForConversion+0x218>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d109      	bne.n	8001fd6 <HAL_ADC_PollForConversion+0xd2>
 8001fc2:	4b56      	ldr	r3, [pc, #344]	@ (800211c <HAL_ADC_PollForConversion+0x218>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d101      	bne.n	8001fd2 <HAL_ADC_PollForConversion+0xce>
 8001fce:	2302      	movs	r3, #2
 8001fd0:	e00a      	b.n	8001fe8 <HAL_ADC_PollForConversion+0xe4>
 8001fd2:	2320      	movs	r3, #32
 8001fd4:	e008      	b.n	8001fe8 <HAL_ADC_PollForConversion+0xe4>
 8001fd6:	4b51      	ldr	r3, [pc, #324]	@ (800211c <HAL_ADC_PollForConversion+0x218>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_ADC_PollForConversion+0xe2>
 8001fe2:	2320      	movs	r3, #32
 8001fe4:	e000      	b.n	8001fe8 <HAL_ADC_PollForConversion+0xe4>
 8001fe6:	2380      	movs	r3, #128	@ 0x80
 8001fe8:	613b      	str	r3, [r7, #16]
    Conversion_Timeout_CPU_cycles_max *= ADC_CONVCYCLES_MAX_RANGE(hadc);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	691a      	ldr	r2, [r3, #16]
 8001ff0:	4b4b      	ldr	r3, [pc, #300]	@ (8002120 <HAL_ADC_PollForConversion+0x21c>)
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d118      	bne.n	800202a <HAL_ADC_PollForConversion+0x126>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	68da      	ldr	r2, [r3, #12]
 8001ffe:	4b49      	ldr	r3, [pc, #292]	@ (8002124 <HAL_ADC_PollForConversion+0x220>)
 8002000:	4013      	ands	r3, r2
 8002002:	2b00      	cmp	r3, #0
 8002004:	d111      	bne.n	800202a <HAL_ADC_PollForConversion+0x126>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	691a      	ldr	r2, [r3, #16]
 800200c:	4b46      	ldr	r3, [pc, #280]	@ (8002128 <HAL_ADC_PollForConversion+0x224>)
 800200e:	4013      	ands	r3, r2
 8002010:	2b00      	cmp	r3, #0
 8002012:	d108      	bne.n	8002026 <HAL_ADC_PollForConversion+0x122>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	68da      	ldr	r2, [r3, #12]
 800201a:	4b44      	ldr	r3, [pc, #272]	@ (800212c <HAL_ADC_PollForConversion+0x228>)
 800201c:	4013      	ands	r3, r2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d101      	bne.n	8002026 <HAL_ADC_PollForConversion+0x122>
 8002022:	2314      	movs	r3, #20
 8002024:	e020      	b.n	8002068 <HAL_ADC_PollForConversion+0x164>
 8002026:	2329      	movs	r3, #41	@ 0x29
 8002028:	e01e      	b.n	8002068 <HAL_ADC_PollForConversion+0x164>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	691a      	ldr	r2, [r3, #16]
 8002030:	4b3d      	ldr	r3, [pc, #244]	@ (8002128 <HAL_ADC_PollForConversion+0x224>)
 8002032:	4013      	ands	r3, r2
 8002034:	2b00      	cmp	r3, #0
 8002036:	d106      	bne.n	8002046 <HAL_ADC_PollForConversion+0x142>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68da      	ldr	r2, [r3, #12]
 800203e:	4b3b      	ldr	r3, [pc, #236]	@ (800212c <HAL_ADC_PollForConversion+0x228>)
 8002040:	4013      	ands	r3, r2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d00d      	beq.n	8002062 <HAL_ADC_PollForConversion+0x15e>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	691a      	ldr	r2, [r3, #16]
 800204c:	4b38      	ldr	r3, [pc, #224]	@ (8002130 <HAL_ADC_PollForConversion+0x22c>)
 800204e:	4013      	ands	r3, r2
 8002050:	2b00      	cmp	r3, #0
 8002052:	d108      	bne.n	8002066 <HAL_ADC_PollForConversion+0x162>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68da      	ldr	r2, [r3, #12]
 800205a:	4b35      	ldr	r3, [pc, #212]	@ (8002130 <HAL_ADC_PollForConversion+0x22c>)
 800205c:	4013      	ands	r3, r2
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_ADC_PollForConversion+0x162>
 8002062:	2354      	movs	r3, #84	@ 0x54
 8002064:	e000      	b.n	8002068 <HAL_ADC_PollForConversion+0x164>
 8002066:	23fc      	movs	r3, #252	@ 0xfc
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	fb02 f303 	mul.w	r3, r2, r3
 800206e:	613b      	str	r3, [r7, #16]
    
    /* Poll with maximum conversion time */
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002070:	e021      	b.n	80020b6 <HAL_ADC_PollForConversion+0x1b2>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002078:	d01a      	beq.n	80020b0 <HAL_ADC_PollForConversion+0x1ac>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d007      	beq.n	8002090 <HAL_ADC_PollForConversion+0x18c>
 8002080:	f7ff fda2 	bl	8001bc8 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	429a      	cmp	r2, r3
 800208e:	d20f      	bcs.n	80020b0 <HAL_ADC_PollForConversion+0x1ac>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002090:	697a      	ldr	r2, [r7, #20]
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	429a      	cmp	r2, r3
 8002096:	d20b      	bcs.n	80020b0 <HAL_ADC_PollForConversion+0x1ac>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800209c:	f043 0204 	orr.w	r2, r3, #4
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e030      	b.n	8002112 <HAL_ADC_PollForConversion+0x20e>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	3301      	adds	r3, #1
 80020b4:	617b      	str	r3, [r7, #20]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d3d9      	bcc.n	8002072 <HAL_ADC_PollForConversion+0x16e>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f06f 0212 	mvn.w	r2, #18
 80020c6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020cc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F37x devices, in case of sequencer enabled                 */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80020de:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80020e2:	d115      	bne.n	8002110 <HAL_ADC_PollForConversion+0x20c>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d111      	bne.n	8002110 <HAL_ADC_PollForConversion+0x20c>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d105      	bne.n	8002110 <HAL_ADC_PollForConversion+0x20c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002108:	f043 0201 	orr.w	r2, r3, #1
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3718      	adds	r7, #24
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40021000 	.word	0x40021000
 8002120:	24924924 	.word	0x24924924
 8002124:	00924924 	.word	0x00924924
 8002128:	12492492 	.word	0x12492492
 800212c:	00492492 	.word	0x00492492
 8002130:	00249249 	.word	0x00249249

08002134 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002142:	4618      	mov	r0, r3
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
	...

08002150 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800215a:	2300      	movs	r3, #0
 800215c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800215e:	2300      	movs	r3, #0
 8002160:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002168:	2b01      	cmp	r3, #1
 800216a:	d101      	bne.n	8002170 <HAL_ADC_ConfigChannel+0x20>
 800216c:	2302      	movs	r3, #2
 800216e:	e0d2      	b.n	8002316 <HAL_ADC_ConfigChannel+0x1c6>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2201      	movs	r2, #1
 8002174:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6U */
  if (sConfig->Rank < 7U)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	2b06      	cmp	r3, #6
 800217e:	d81c      	bhi.n	80021ba <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685a      	ldr	r2, [r3, #4]
 800218a:	4613      	mov	r3, r2
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	4413      	add	r3, r2
 8002190:	3b05      	subs	r3, #5
 8002192:	221f      	movs	r2, #31
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	43db      	mvns	r3, r3
 800219a:	4019      	ands	r1, r3
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	6818      	ldr	r0, [r3, #0]
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685a      	ldr	r2, [r3, #4]
 80021a4:	4613      	mov	r3, r2
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	4413      	add	r3, r2
 80021aa:	3b05      	subs	r3, #5
 80021ac:	fa00 f203 	lsl.w	r2, r0, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	430a      	orrs	r2, r1
 80021b6:	635a      	str	r2, [r3, #52]	@ 0x34
 80021b8:	e03c      	b.n	8002234 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12U */
  else if (sConfig->Rank < 13U)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	2b0c      	cmp	r3, #12
 80021c0:	d81c      	bhi.n	80021fc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685a      	ldr	r2, [r3, #4]
 80021cc:	4613      	mov	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	4413      	add	r3, r2
 80021d2:	3b23      	subs	r3, #35	@ 0x23
 80021d4:	221f      	movs	r2, #31
 80021d6:	fa02 f303 	lsl.w	r3, r2, r3
 80021da:	43db      	mvns	r3, r3
 80021dc:	4019      	ands	r1, r3
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	6818      	ldr	r0, [r3, #0]
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685a      	ldr	r2, [r3, #4]
 80021e6:	4613      	mov	r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	4413      	add	r3, r2
 80021ec:	3b23      	subs	r3, #35	@ 0x23
 80021ee:	fa00 f203 	lsl.w	r2, r0, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	430a      	orrs	r2, r1
 80021f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80021fa:	e01b      	b.n	8002234 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16U */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685a      	ldr	r2, [r3, #4]
 8002206:	4613      	mov	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4413      	add	r3, r2
 800220c:	3b41      	subs	r3, #65	@ 0x41
 800220e:	221f      	movs	r2, #31
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	43db      	mvns	r3, r3
 8002216:	4019      	ands	r1, r3
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	6818      	ldr	r0, [r3, #0]
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685a      	ldr	r2, [r3, #4]
 8002220:	4613      	mov	r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	4413      	add	r3, r2
 8002226:	3b41      	subs	r3, #65	@ 0x41
 8002228:	fa00 f203 	lsl.w	r2, r0, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	430a      	orrs	r2, r1
 8002232:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 18U */
  if (sConfig->Channel > ADC_CHANNEL_10)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2b0a      	cmp	r3, #10
 800223a:	d91c      	bls.n	8002276 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68d9      	ldr	r1, [r3, #12]
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	4613      	mov	r3, r2
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	4413      	add	r3, r2
 800224c:	3b1e      	subs	r3, #30
 800224e:	2207      	movs	r2, #7
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	43db      	mvns	r3, r3
 8002256:	4019      	ands	r1, r3
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	6898      	ldr	r0, [r3, #8]
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	4613      	mov	r3, r2
 8002262:	005b      	lsls	r3, r3, #1
 8002264:	4413      	add	r3, r2
 8002266:	3b1e      	subs	r3, #30
 8002268:	fa00 f203 	lsl.w	r2, r0, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	430a      	orrs	r2, r1
 8002272:	60da      	str	r2, [r3, #12]
 8002274:	e019      	b.n	80022aa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else   /* For channels 0 to 9U */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	6919      	ldr	r1, [r3, #16]
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	4613      	mov	r3, r2
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	4413      	add	r3, r2
 8002286:	2207      	movs	r2, #7
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	43db      	mvns	r3, r3
 800228e:	4019      	ands	r1, r3
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	6898      	ldr	r0, [r3, #8]
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	4613      	mov	r3, r2
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	4413      	add	r3, r2
 800229e:	fa00 f203 	lsl.w	r2, r0, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	430a      	orrs	r2, r1
 80022a8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2b10      	cmp	r3, #16
 80022b0:	d003      	beq.n	80022ba <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022b6:	2b11      	cmp	r3, #17
 80022b8:	d11e      	bne.n	80022f8 <HAL_ADC_ConfigChannel+0x1a8>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80022c8:	609a      	str	r2, [r3, #8]
    
    if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2b10      	cmp	r3, #16
 80022d0:	d11c      	bne.n	800230c <HAL_ADC_ConfigChannel+0x1bc>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022d2:	4b14      	ldr	r3, [pc, #80]	@ (8002324 <HAL_ADC_ConfigChannel+0x1d4>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a14      	ldr	r2, [pc, #80]	@ (8002328 <HAL_ADC_ConfigChannel+0x1d8>)
 80022d8:	fba2 2303 	umull	r2, r3, r2, r3
 80022dc:	0c9a      	lsrs	r2, r3, #18
 80022de:	4613      	mov	r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	4413      	add	r3, r2
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0U)
 80022e8:	e002      	b.n	80022f0 <HAL_ADC_ConfigChannel+0x1a0>
      {
        wait_loop_index--;
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	3b01      	subs	r3, #1
 80022ee:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0U)
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d1f9      	bne.n	80022ea <HAL_ADC_ConfigChannel+0x19a>
    if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80022f6:	e009      	b.n	800230c <HAL_ADC_ConfigChannel+0x1bc>
      }
    }
  }
  /* if ADC1 Channel_18 is selected, enable VBAT measurement path */
  else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2b12      	cmp	r3, #18
 80022fe:	d105      	bne.n	800230c <HAL_ADC_ConfigChannel+0x1bc>
  {
    SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_VBAT);
 8002300:	4b0a      	ldr	r3, [pc, #40]	@ (800232c <HAL_ADC_ConfigChannel+0x1dc>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a09      	ldr	r2, [pc, #36]	@ (800232c <HAL_ADC_ConfigChannel+0x1dc>)
 8002306:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800230a:	6013      	str	r3, [r2, #0]
  }

   
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2200      	movs	r2, #0
 8002310:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002314:	7bfb      	ldrb	r3, [r7, #15]
}
 8002316:	4618      	mov	r0, r3
 8002318:	3714      	adds	r7, #20
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	20000000 	.word	0x20000000
 8002328:	431bde83 	.word	0x431bde83
 800232c:	40010000 	.word	0x40010000

08002330 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002338:	2300      	movs	r3, #0
 800233a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800233c:	2300      	movs	r3, #0
 800233e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	2b01      	cmp	r3, #1
 800234c:	d040      	beq.n	80023d0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f042 0201 	orr.w	r2, r2, #1
 800235c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800235e:	4b1f      	ldr	r3, [pc, #124]	@ (80023dc <ADC_Enable+0xac>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a1f      	ldr	r2, [pc, #124]	@ (80023e0 <ADC_Enable+0xb0>)
 8002364:	fba2 2303 	umull	r2, r3, r2, r3
 8002368:	0c9b      	lsrs	r3, r3, #18
 800236a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800236c:	e002      	b.n	8002374 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	3b01      	subs	r3, #1
 8002372:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d1f9      	bne.n	800236e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800237a:	f7ff fc25 	bl	8001bc8 <HAL_GetTick>
 800237e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002380:	e01f      	b.n	80023c2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002382:	f7ff fc21 	bl	8001bc8 <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	2b02      	cmp	r3, #2
 800238e:	d918      	bls.n	80023c2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	2b01      	cmp	r3, #1
 800239c:	d011      	beq.n	80023c2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a2:	f043 0210 	orr.w	r2, r3, #16
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ae:	f043 0201 	orr.w	r2, r3, #1
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e007      	b.n	80023d2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f003 0301 	and.w	r3, r3, #1
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d1d8      	bne.n	8002382 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	20000000 	.word	0x20000000
 80023e0:	431bde83 	.word	0x431bde83

080023e4 <ADC_ConversionStop_Disable>:
  * @brief  Stop ADC conversion and disable the selected ADC
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023ec:	2300      	movs	r3, #0
 80023ee:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f003 0301 	and.w	r3, r3, #1
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d12e      	bne.n	800245c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	689a      	ldr	r2, [r3, #8]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f022 0201 	bic.w	r2, r2, #1
 800240c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800240e:	f7ff fbdb 	bl	8001bc8 <HAL_GetTick>
 8002412:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002414:	e01b      	b.n	800244e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002416:	f7ff fbd7 	bl	8001bc8 <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	2b02      	cmp	r3, #2
 8002422:	d914      	bls.n	800244e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	2b01      	cmp	r3, #1
 8002430:	d10d      	bne.n	800244e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002436:	f043 0210 	orr.w	r2, r3, #16
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002442:	f043 0201 	orr.w	r2, r3, #1
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e007      	b.n	800245e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	2b01      	cmp	r3, #1
 800245a:	d0dc      	beq.n	8002416 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800245c:	2300      	movs	r3, #0
}
 800245e:	4618      	mov	r0, r3
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
	...

08002468 <__NVIC_SetPriorityGrouping>:
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f003 0307 	and.w	r3, r3, #7
 8002476:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002478:	4b0c      	ldr	r3, [pc, #48]	@ (80024ac <__NVIC_SetPriorityGrouping+0x44>)
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800247e:	68ba      	ldr	r2, [r7, #8]
 8002480:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002484:	4013      	ands	r3, r2
 8002486:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002490:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002494:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002498:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800249a:	4a04      	ldr	r2, [pc, #16]	@ (80024ac <__NVIC_SetPriorityGrouping+0x44>)
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	60d3      	str	r3, [r2, #12]
}
 80024a0:	bf00      	nop
 80024a2:	3714      	adds	r7, #20
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <__NVIC_GetPriorityGrouping>:
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024b4:	4b04      	ldr	r3, [pc, #16]	@ (80024c8 <__NVIC_GetPriorityGrouping+0x18>)
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	0a1b      	lsrs	r3, r3, #8
 80024ba:	f003 0307 	and.w	r3, r3, #7
}
 80024be:	4618      	mov	r0, r3
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr
 80024c8:	e000ed00 	.word	0xe000ed00

080024cc <__NVIC_EnableIRQ>:
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	db0b      	blt.n	80024f6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024de:	79fb      	ldrb	r3, [r7, #7]
 80024e0:	f003 021f 	and.w	r2, r3, #31
 80024e4:	4907      	ldr	r1, [pc, #28]	@ (8002504 <__NVIC_EnableIRQ+0x38>)
 80024e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ea:	095b      	lsrs	r3, r3, #5
 80024ec:	2001      	movs	r0, #1
 80024ee:	fa00 f202 	lsl.w	r2, r0, r2
 80024f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80024f6:	bf00      	nop
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	e000e100 	.word	0xe000e100

08002508 <__NVIC_SetPriority>:
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	6039      	str	r1, [r7, #0]
 8002512:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002518:	2b00      	cmp	r3, #0
 800251a:	db0a      	blt.n	8002532 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	b2da      	uxtb	r2, r3
 8002520:	490c      	ldr	r1, [pc, #48]	@ (8002554 <__NVIC_SetPriority+0x4c>)
 8002522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002526:	0112      	lsls	r2, r2, #4
 8002528:	b2d2      	uxtb	r2, r2
 800252a:	440b      	add	r3, r1
 800252c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002530:	e00a      	b.n	8002548 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	b2da      	uxtb	r2, r3
 8002536:	4908      	ldr	r1, [pc, #32]	@ (8002558 <__NVIC_SetPriority+0x50>)
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	f003 030f 	and.w	r3, r3, #15
 800253e:	3b04      	subs	r3, #4
 8002540:	0112      	lsls	r2, r2, #4
 8002542:	b2d2      	uxtb	r2, r2
 8002544:	440b      	add	r3, r1
 8002546:	761a      	strb	r2, [r3, #24]
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr
 8002554:	e000e100 	.word	0xe000e100
 8002558:	e000ed00 	.word	0xe000ed00

0800255c <NVIC_EncodePriority>:
{
 800255c:	b480      	push	{r7}
 800255e:	b089      	sub	sp, #36	@ 0x24
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	f1c3 0307 	rsb	r3, r3, #7
 8002576:	2b04      	cmp	r3, #4
 8002578:	bf28      	it	cs
 800257a:	2304      	movcs	r3, #4
 800257c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	3304      	adds	r3, #4
 8002582:	2b06      	cmp	r3, #6
 8002584:	d902      	bls.n	800258c <NVIC_EncodePriority+0x30>
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	3b03      	subs	r3, #3
 800258a:	e000      	b.n	800258e <NVIC_EncodePriority+0x32>
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002590:	f04f 32ff 	mov.w	r2, #4294967295
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	fa02 f303 	lsl.w	r3, r2, r3
 800259a:	43da      	mvns	r2, r3
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	401a      	ands	r2, r3
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025a4:	f04f 31ff 	mov.w	r1, #4294967295
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	fa01 f303 	lsl.w	r3, r1, r3
 80025ae:	43d9      	mvns	r1, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b4:	4313      	orrs	r3, r2
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3724      	adds	r7, #36	@ 0x24
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
	...

080025c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3b01      	subs	r3, #1
 80025d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025d4:	d301      	bcc.n	80025da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025d6:	2301      	movs	r3, #1
 80025d8:	e00f      	b.n	80025fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025da:	4a0a      	ldr	r2, [pc, #40]	@ (8002604 <SysTick_Config+0x40>)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3b01      	subs	r3, #1
 80025e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025e2:	210f      	movs	r1, #15
 80025e4:	f04f 30ff 	mov.w	r0, #4294967295
 80025e8:	f7ff ff8e 	bl	8002508 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025ec:	4b05      	ldr	r3, [pc, #20]	@ (8002604 <SysTick_Config+0x40>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025f2:	4b04      	ldr	r3, [pc, #16]	@ (8002604 <SysTick_Config+0x40>)
 80025f4:	2207      	movs	r2, #7
 80025f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	e000e010 	.word	0xe000e010

08002608 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f7ff ff29 	bl	8002468 <__NVIC_SetPriorityGrouping>
}
 8002616:	bf00      	nop
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b086      	sub	sp, #24
 8002622:	af00      	add	r7, sp, #0
 8002624:	4603      	mov	r3, r0
 8002626:	60b9      	str	r1, [r7, #8]
 8002628:	607a      	str	r2, [r7, #4]
 800262a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800262c:	2300      	movs	r3, #0
 800262e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002630:	f7ff ff3e 	bl	80024b0 <__NVIC_GetPriorityGrouping>
 8002634:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	68b9      	ldr	r1, [r7, #8]
 800263a:	6978      	ldr	r0, [r7, #20]
 800263c:	f7ff ff8e 	bl	800255c <NVIC_EncodePriority>
 8002640:	4602      	mov	r2, r0
 8002642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002646:	4611      	mov	r1, r2
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff ff5d 	bl	8002508 <__NVIC_SetPriority>
}
 800264e:	bf00      	nop
 8002650:	3718      	adds	r7, #24
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	4603      	mov	r3, r0
 800265e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002664:	4618      	mov	r0, r3
 8002666:	f7ff ff31 	bl	80024cc <__NVIC_EnableIRQ>
}
 800266a:	bf00      	nop
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b082      	sub	sp, #8
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f7ff ffa2 	bl	80025c4 <SysTick_Config>
 8002680:	4603      	mov	r3, r0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b082      	sub	sp, #8
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d101      	bne.n	800269c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e014      	b.n	80026c6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	791b      	ldrb	r3, [r3, #4]
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d105      	bne.n	80026b2 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f7ff f89d 	bl	80017ec <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2202      	movs	r2, #2
 80026b6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2201      	movs	r2, #1
 80026c2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 80026ce:	b480      	push	{r7}
 80026d0:	b087      	sub	sp, #28
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	60f8      	str	r0, [r7, #12]
 80026d6:	60b9      	str	r1, [r7, #8]
 80026d8:	607a      	str	r2, [r7, #4]
 80026da:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
   
  tmp = (uint32_t) (hdac->Instance);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	617b      	str	r3, [r7, #20]

/* DAC 1 has 1 or 2 channels - no DAC2 */
/* DAC 1 has 2 channels 1U & 2U - DAC 2 has one channel 1U */

  if(Channel == DAC_CHANNEL_1)
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d105      	bne.n	80026f8 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80026ec:	697a      	ldr	r2, [r7, #20]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4413      	add	r3, r2
 80026f2:	3308      	adds	r3, #8
 80026f4:	617b      	str	r3, [r7, #20]
 80026f6:	e004      	b.n	8002702 <HAL_DAC_SetValue+0x34>
    defined(STM32F303xC) || defined(STM32F358xx)                         || \
    defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) || \
    defined(STM32F373xC) || defined(STM32F378xx)
  else /* channel = DAC_CHANNEL_2  */
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80026f8:	697a      	ldr	r2, [r7, #20]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4413      	add	r3, r2
 80026fe:	3314      	adds	r3, #20
 8002700:	617b      	str	r3, [r7, #20]
       /* STM32F303xC || STM32F358xx                || */
       /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
       /* STM32F373xC || STM32F378xx                   */

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	461a      	mov	r2, r3
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	371c      	adds	r7, #28
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr

08002718 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 or DAC2 Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	795b      	ldrb	r3, [r3, #5]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d101      	bne.n	800272e <HAL_DAC_Start+0x16>
 800272a:	2302      	movs	r3, #2
 800272c:	e039      	b.n	80027a2 <HAL_DAC_Start+0x8a>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2201      	movs	r2, #1
 8002732:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2202      	movs	r2, #2
 8002738:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6819      	ldr	r1, [r3, #0]
 8002740:	2201      	movs	r2, #1
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	409a      	lsls	r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	430a      	orrs	r2, r1
 800274c:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d10f      	bne.n	8002774 <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800275e:	2b3c      	cmp	r3, #60	@ 0x3c
 8002760:	d118      	bne.n	8002794 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f042 0201 	orr.w	r2, r2, #1
 8002770:	605a      	str	r2, [r3, #4]
 8002772:	e00f      	b.n	8002794 <HAL_DAC_Start+0x7c>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800277e:	f5b3 1f70 	cmp.w	r3, #3932160	@ 0x3c0000
 8002782:	d107      	bne.n	8002794 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	685a      	ldr	r2, [r3, #4]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f042 0202 	orr.w	r2, r2, #2
 8002792:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80027ae:	b480      	push	{r7}
 80027b0:	b087      	sub	sp, #28
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	60f8      	str	r0, [r7, #12]
 80027b6:	60b9      	str	r1, [r7, #8]
 80027b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80027ba:	2300      	movs	r3, #0
 80027bc:	617b      	str	r3, [r7, #20]
 80027be:	2300      	movs	r3, #0
 80027c0:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	795b      	ldrb	r3, [r3, #5]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d101      	bne.n	80027ce <HAL_DAC_ConfigChannel+0x20>
 80027ca:	2302      	movs	r3, #2
 80027cc:	e036      	b.n	800283c <HAL_DAC_ConfigChannel+0x8e>
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2201      	movs	r2, #1
 80027d2:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2202      	movs	r2, #2
 80027d8:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80027e2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	43db      	mvns	r3, r3
 80027ee:	697a      	ldr	r2, [r7, #20]
 80027f0:	4013      	ands	r3, r2
 80027f2:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8002800:	693a      	ldr	r2, [r7, #16]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	697a      	ldr	r2, [r7, #20]
 800280a:	4313      	orrs	r3, r2
 800280c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	697a      	ldr	r2, [r7, #20]
 8002814:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6819      	ldr	r1, [r3, #0]
 800281c:	22c0      	movs	r2, #192	@ 0xc0
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43da      	mvns	r2, r3
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	400a      	ands	r2, r1
 800282c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2201      	movs	r2, #1
 8002832:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2200      	movs	r2, #0
 8002838:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	371c      	adds	r7, #28
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d101      	bne.n	800285a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e02e      	b.n	80028b8 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002860:	2b02      	cmp	r3, #2
 8002862:	d008      	beq.n	8002876 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2204      	movs	r2, #4
 8002868:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e020      	b.n	80028b8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f022 020e 	bic.w	r2, r2, #14
 8002884:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f022 0201 	bic.w	r2, r2, #1
 8002894:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800289e:	2101      	movs	r1, #1
 80028a0:	fa01 f202 	lsl.w	r2, r1, r2
 80028a4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2201      	movs	r2, #1
 80028aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80028b6:	2300      	movs	r3, #0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028cc:	2300      	movs	r3, #0
 80028ce:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d005      	beq.n	80028e6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2204      	movs	r2, #4
 80028de:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	73fb      	strb	r3, [r7, #15]
 80028e4:	e027      	b.n	8002936 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 020e 	bic.w	r2, r2, #14
 80028f4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 0201 	bic.w	r2, r2, #1
 8002904:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800290e:	2101      	movs	r1, #1
 8002910:	fa01 f202 	lsl.w	r2, r1, r2
 8002914:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2201      	movs	r2, #1
 800291a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800292a:	2b00      	cmp	r3, #0
 800292c:	d003      	beq.n	8002936 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	4798      	blx	r3
    }
  }
  return status;
 8002936:	7bfb      	ldrb	r3, [r7, #15]
}
 8002938:	4618      	mov	r0, r3
 800293a:	3710      	adds	r7, #16
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}

08002940 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002940:	b480      	push	{r7}
 8002942:	b087      	sub	sp, #28
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800294a:	2300      	movs	r3, #0
 800294c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800294e:	e154      	b.n	8002bfa <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	2101      	movs	r1, #1
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	fa01 f303 	lsl.w	r3, r1, r3
 800295c:	4013      	ands	r3, r2
 800295e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2b00      	cmp	r3, #0
 8002964:	f000 8146 	beq.w	8002bf4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f003 0303 	and.w	r3, r3, #3
 8002970:	2b01      	cmp	r3, #1
 8002972:	d005      	beq.n	8002980 <HAL_GPIO_Init+0x40>
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f003 0303 	and.w	r3, r3, #3
 800297c:	2b02      	cmp	r3, #2
 800297e:	d130      	bne.n	80029e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	2203      	movs	r2, #3
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	43db      	mvns	r3, r3
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	4013      	ands	r3, r2
 8002996:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	68da      	ldr	r2, [r3, #12]
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	693a      	ldr	r2, [r7, #16]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	693a      	ldr	r2, [r7, #16]
 80029ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029b6:	2201      	movs	r2, #1
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	fa02 f303 	lsl.w	r3, r2, r3
 80029be:	43db      	mvns	r3, r3
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	4013      	ands	r3, r2
 80029c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	091b      	lsrs	r3, r3, #4
 80029cc:	f003 0201 	and.w	r2, r3, #1
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	693a      	ldr	r2, [r7, #16]
 80029d8:	4313      	orrs	r3, r2
 80029da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f003 0303 	and.w	r3, r3, #3
 80029ea:	2b03      	cmp	r3, #3
 80029ec:	d017      	beq.n	8002a1e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	2203      	movs	r2, #3
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	43db      	mvns	r3, r3
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	4013      	ands	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	689a      	ldr	r2, [r3, #8]
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	005b      	lsls	r3, r3, #1
 8002a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	693a      	ldr	r2, [r7, #16]
 8002a1c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f003 0303 	and.w	r3, r3, #3
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d123      	bne.n	8002a72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	08da      	lsrs	r2, r3, #3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	3208      	adds	r2, #8
 8002a32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	f003 0307 	and.w	r3, r3, #7
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	220f      	movs	r2, #15
 8002a42:	fa02 f303 	lsl.w	r3, r2, r3
 8002a46:	43db      	mvns	r3, r3
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	691a      	ldr	r2, [r3, #16]
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	f003 0307 	and.w	r3, r3, #7
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5e:	693a      	ldr	r2, [r7, #16]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	08da      	lsrs	r2, r3, #3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	3208      	adds	r2, #8
 8002a6c:	6939      	ldr	r1, [r7, #16]
 8002a6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	2203      	movs	r2, #3
 8002a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a82:	43db      	mvns	r3, r3
 8002a84:	693a      	ldr	r2, [r7, #16]
 8002a86:	4013      	ands	r3, r2
 8002a88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f003 0203 	and.w	r2, r3, #3
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	005b      	lsls	r3, r3, #1
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	693a      	ldr	r2, [r7, #16]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	693a      	ldr	r2, [r7, #16]
 8002aa4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f000 80a0 	beq.w	8002bf4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ab4:	4b58      	ldr	r3, [pc, #352]	@ (8002c18 <HAL_GPIO_Init+0x2d8>)
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	4a57      	ldr	r2, [pc, #348]	@ (8002c18 <HAL_GPIO_Init+0x2d8>)
 8002aba:	f043 0301 	orr.w	r3, r3, #1
 8002abe:	6193      	str	r3, [r2, #24]
 8002ac0:	4b55      	ldr	r3, [pc, #340]	@ (8002c18 <HAL_GPIO_Init+0x2d8>)
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	60bb      	str	r3, [r7, #8]
 8002aca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002acc:	4a53      	ldr	r2, [pc, #332]	@ (8002c1c <HAL_GPIO_Init+0x2dc>)
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	089b      	lsrs	r3, r3, #2
 8002ad2:	3302      	adds	r3, #2
 8002ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ad8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	f003 0303 	and.w	r3, r3, #3
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	220f      	movs	r2, #15
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	4013      	ands	r3, r2
 8002aee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002af6:	d019      	beq.n	8002b2c <HAL_GPIO_Init+0x1ec>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4a49      	ldr	r2, [pc, #292]	@ (8002c20 <HAL_GPIO_Init+0x2e0>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d013      	beq.n	8002b28 <HAL_GPIO_Init+0x1e8>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	4a48      	ldr	r2, [pc, #288]	@ (8002c24 <HAL_GPIO_Init+0x2e4>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d00d      	beq.n	8002b24 <HAL_GPIO_Init+0x1e4>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	4a47      	ldr	r2, [pc, #284]	@ (8002c28 <HAL_GPIO_Init+0x2e8>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d007      	beq.n	8002b20 <HAL_GPIO_Init+0x1e0>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	4a46      	ldr	r2, [pc, #280]	@ (8002c2c <HAL_GPIO_Init+0x2ec>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d101      	bne.n	8002b1c <HAL_GPIO_Init+0x1dc>
 8002b18:	2304      	movs	r3, #4
 8002b1a:	e008      	b.n	8002b2e <HAL_GPIO_Init+0x1ee>
 8002b1c:	2305      	movs	r3, #5
 8002b1e:	e006      	b.n	8002b2e <HAL_GPIO_Init+0x1ee>
 8002b20:	2303      	movs	r3, #3
 8002b22:	e004      	b.n	8002b2e <HAL_GPIO_Init+0x1ee>
 8002b24:	2302      	movs	r3, #2
 8002b26:	e002      	b.n	8002b2e <HAL_GPIO_Init+0x1ee>
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e000      	b.n	8002b2e <HAL_GPIO_Init+0x1ee>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	697a      	ldr	r2, [r7, #20]
 8002b30:	f002 0203 	and.w	r2, r2, #3
 8002b34:	0092      	lsls	r2, r2, #2
 8002b36:	4093      	lsls	r3, r2
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b3e:	4937      	ldr	r1, [pc, #220]	@ (8002c1c <HAL_GPIO_Init+0x2dc>)
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	089b      	lsrs	r3, r3, #2
 8002b44:	3302      	adds	r3, #2
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b4c:	4b38      	ldr	r3, [pc, #224]	@ (8002c30 <HAL_GPIO_Init+0x2f0>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	43db      	mvns	r3, r3
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d003      	beq.n	8002b70 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002b70:	4a2f      	ldr	r2, [pc, #188]	@ (8002c30 <HAL_GPIO_Init+0x2f0>)
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b76:	4b2e      	ldr	r3, [pc, #184]	@ (8002c30 <HAL_GPIO_Init+0x2f0>)
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	43db      	mvns	r3, r3
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	4013      	ands	r3, r2
 8002b84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d003      	beq.n	8002b9a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002b9a:	4a25      	ldr	r2, [pc, #148]	@ (8002c30 <HAL_GPIO_Init+0x2f0>)
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ba0:	4b23      	ldr	r3, [pc, #140]	@ (8002c30 <HAL_GPIO_Init+0x2f0>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	43db      	mvns	r3, r3
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	4013      	ands	r3, r2
 8002bae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d003      	beq.n	8002bc4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002bbc:	693a      	ldr	r2, [r7, #16]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002bc4:	4a1a      	ldr	r2, [pc, #104]	@ (8002c30 <HAL_GPIO_Init+0x2f0>)
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bca:	4b19      	ldr	r3, [pc, #100]	@ (8002c30 <HAL_GPIO_Init+0x2f0>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	43db      	mvns	r3, r3
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d003      	beq.n	8002bee <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002be6:	693a      	ldr	r2, [r7, #16]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002bee:	4a10      	ldr	r2, [pc, #64]	@ (8002c30 <HAL_GPIO_Init+0x2f0>)
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	fa22 f303 	lsr.w	r3, r2, r3
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f47f aea3 	bne.w	8002950 <HAL_GPIO_Init+0x10>
  }
}
 8002c0a:	bf00      	nop
 8002c0c:	bf00      	nop
 8002c0e:	371c      	adds	r7, #28
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	40010000 	.word	0x40010000
 8002c20:	48000400 	.word	0x48000400
 8002c24:	48000800 	.word	0x48000800
 8002c28:	48000c00 	.word	0x48000c00
 8002c2c:	48001000 	.word	0x48001000
 8002c30:	40010400 	.word	0x40010400

08002c34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	807b      	strh	r3, [r7, #2]
 8002c40:	4613      	mov	r3, r2
 8002c42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c44:	787b      	ldrb	r3, [r7, #1]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d003      	beq.n	8002c52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c4a:	887a      	ldrh	r2, [r7, #2]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c50:	e002      	b.n	8002c58 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c52:	887a      	ldrh	r2, [r7, #2]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002c58:	bf00      	nop
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	460b      	mov	r3, r1
 8002c6e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	695b      	ldr	r3, [r3, #20]
 8002c74:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c76:	887a      	ldrh	r2, [r7, #2]
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	041a      	lsls	r2, r3, #16
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	43d9      	mvns	r1, r3
 8002c82:	887b      	ldrh	r3, [r7, #2]
 8002c84:	400b      	ands	r3, r1
 8002c86:	431a      	orrs	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	619a      	str	r2, [r3, #24]
}
 8002c8c:	bf00      	nop
 8002c8e:	3714      	adds	r7, #20
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr

08002c98 <HAL_PWREx_EnableSDADC>:
  * @param  Analogx specifies the SDADC peripheral instance.
  *   This parameter can be: PWR_SDADC_ANALOG1, PWR_SDADC_ANALOG2 or PWR_SDADC_ANALOG3.
  * @retval None
  */
void HAL_PWREx_EnableSDADC(uint32_t Analogx)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_SDADC_ANALOG(Analogx));

  /* Enable PWR clock interface for SDADC use */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd0 <HAL_PWREx_EnableSDADC+0x38>)
 8002ca2:	69db      	ldr	r3, [r3, #28]
 8002ca4:	4a0a      	ldr	r2, [pc, #40]	@ (8002cd0 <HAL_PWREx_EnableSDADC+0x38>)
 8002ca6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002caa:	61d3      	str	r3, [r2, #28]
 8002cac:	4b08      	ldr	r3, [pc, #32]	@ (8002cd0 <HAL_PWREx_EnableSDADC+0x38>)
 8002cae:	69db      	ldr	r3, [r3, #28]
 8002cb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cb4:	60fb      	str	r3, [r7, #12]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
    
  PWR->CR |= Analogx;
 8002cb8:	4b06      	ldr	r3, [pc, #24]	@ (8002cd4 <HAL_PWREx_EnableSDADC+0x3c>)
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	4905      	ldr	r1, [pc, #20]	@ (8002cd4 <HAL_PWREx_EnableSDADC+0x3c>)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	600b      	str	r3, [r1, #0]
}
 8002cc4:	bf00      	nop
 8002cc6:	3714      	adds	r7, #20
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	40007000 	.word	0x40007000

08002cd8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ce4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ce8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d102      	bne.n	8002cfe <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	f000 bff4 	b.w	8003ce6 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0301 	and.w	r3, r3, #1
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	f000 816d 	beq.w	8002fee <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002d14:	4bb4      	ldr	r3, [pc, #720]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f003 030c 	and.w	r3, r3, #12
 8002d1c:	2b04      	cmp	r3, #4
 8002d1e:	d00c      	beq.n	8002d3a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d20:	4bb1      	ldr	r3, [pc, #708]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f003 030c 	and.w	r3, r3, #12
 8002d28:	2b08      	cmp	r3, #8
 8002d2a:	d157      	bne.n	8002ddc <HAL_RCC_OscConfig+0x104>
 8002d2c:	4bae      	ldr	r3, [pc, #696]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d38:	d150      	bne.n	8002ddc <HAL_RCC_OscConfig+0x104>
 8002d3a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d3e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d42:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002d46:	fa93 f3a3 	rbit	r3, r3
 8002d4a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002d4e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d52:	fab3 f383 	clz	r3, r3
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d5a:	d802      	bhi.n	8002d62 <HAL_RCC_OscConfig+0x8a>
 8002d5c:	4ba2      	ldr	r3, [pc, #648]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	e015      	b.n	8002d8e <HAL_RCC_OscConfig+0xb6>
 8002d62:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d66:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002d6e:	fa93 f3a3 	rbit	r3, r3
 8002d72:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002d76:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d7a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002d7e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002d82:	fa93 f3a3 	rbit	r3, r3
 8002d86:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002d8a:	4b97      	ldr	r3, [pc, #604]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002d92:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002d96:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002d9a:	fa92 f2a2 	rbit	r2, r2
 8002d9e:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002da2:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002da6:	fab2 f282 	clz	r2, r2
 8002daa:	b2d2      	uxtb	r2, r2
 8002dac:	f042 0220 	orr.w	r2, r2, #32
 8002db0:	b2d2      	uxtb	r2, r2
 8002db2:	f002 021f 	and.w	r2, r2, #31
 8002db6:	2101      	movs	r1, #1
 8002db8:	fa01 f202 	lsl.w	r2, r1, r2
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f000 8114 	beq.w	8002fec <HAL_RCC_OscConfig+0x314>
 8002dc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dc8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f040 810b 	bne.w	8002fec <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	f000 bf85 	b.w	8003ce6 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ddc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002de0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dec:	d106      	bne.n	8002dfc <HAL_RCC_OscConfig+0x124>
 8002dee:	4b7e      	ldr	r3, [pc, #504]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a7d      	ldr	r2, [pc, #500]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002df4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002df8:	6013      	str	r3, [r2, #0]
 8002dfa:	e036      	b.n	8002e6a <HAL_RCC_OscConfig+0x192>
 8002dfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e00:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d10c      	bne.n	8002e26 <HAL_RCC_OscConfig+0x14e>
 8002e0c:	4b76      	ldr	r3, [pc, #472]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a75      	ldr	r2, [pc, #468]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002e12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e16:	6013      	str	r3, [r2, #0]
 8002e18:	4b73      	ldr	r3, [pc, #460]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a72      	ldr	r2, [pc, #456]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002e1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e22:	6013      	str	r3, [r2, #0]
 8002e24:	e021      	b.n	8002e6a <HAL_RCC_OscConfig+0x192>
 8002e26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e36:	d10c      	bne.n	8002e52 <HAL_RCC_OscConfig+0x17a>
 8002e38:	4b6b      	ldr	r3, [pc, #428]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a6a      	ldr	r2, [pc, #424]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002e3e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e42:	6013      	str	r3, [r2, #0]
 8002e44:	4b68      	ldr	r3, [pc, #416]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a67      	ldr	r2, [pc, #412]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002e4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e4e:	6013      	str	r3, [r2, #0]
 8002e50:	e00b      	b.n	8002e6a <HAL_RCC_OscConfig+0x192>
 8002e52:	4b65      	ldr	r3, [pc, #404]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a64      	ldr	r2, [pc, #400]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002e58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e5c:	6013      	str	r3, [r2, #0]
 8002e5e:	4b62      	ldr	r3, [pc, #392]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a61      	ldr	r2, [pc, #388]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002e64:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e68:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e6a:	4b5f      	ldr	r3, [pc, #380]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e6e:	f023 020f 	bic.w	r2, r3, #15
 8002e72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e76:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	495a      	ldr	r1, [pc, #360]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002e80:	4313      	orrs	r3, r2
 8002e82:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e88:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d054      	beq.n	8002f3e <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e94:	f7fe fe98 	bl	8001bc8 <HAL_GetTick>
 8002e98:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e9c:	e00a      	b.n	8002eb4 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e9e:	f7fe fe93 	bl	8001bc8 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b64      	cmp	r3, #100	@ 0x64
 8002eac:	d902      	bls.n	8002eb4 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	f000 bf19 	b.w	8003ce6 <HAL_RCC_OscConfig+0x100e>
 8002eb4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002eb8:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ebc:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002ec0:	fa93 f3a3 	rbit	r3, r3
 8002ec4:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002ec8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ecc:	fab3 f383 	clz	r3, r3
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ed4:	d802      	bhi.n	8002edc <HAL_RCC_OscConfig+0x204>
 8002ed6:	4b44      	ldr	r3, [pc, #272]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	e015      	b.n	8002f08 <HAL_RCC_OscConfig+0x230>
 8002edc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ee0:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002ee8:	fa93 f3a3 	rbit	r3, r3
 8002eec:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002ef0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ef4:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002ef8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002efc:	fa93 f3a3 	rbit	r3, r3
 8002f00:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002f04:	4b38      	ldr	r3, [pc, #224]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f08:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002f0c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002f10:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002f14:	fa92 f2a2 	rbit	r2, r2
 8002f18:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002f1c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002f20:	fab2 f282 	clz	r2, r2
 8002f24:	b2d2      	uxtb	r2, r2
 8002f26:	f042 0220 	orr.w	r2, r2, #32
 8002f2a:	b2d2      	uxtb	r2, r2
 8002f2c:	f002 021f 	and.w	r2, r2, #31
 8002f30:	2101      	movs	r1, #1
 8002f32:	fa01 f202 	lsl.w	r2, r1, r2
 8002f36:	4013      	ands	r3, r2
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0b0      	beq.n	8002e9e <HAL_RCC_OscConfig+0x1c6>
 8002f3c:	e057      	b.n	8002fee <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f3e:	f7fe fe43 	bl	8001bc8 <HAL_GetTick>
 8002f42:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f46:	e00a      	b.n	8002f5e <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f48:	f7fe fe3e 	bl	8001bc8 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	2b64      	cmp	r3, #100	@ 0x64
 8002f56:	d902      	bls.n	8002f5e <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	f000 bec4 	b.w	8003ce6 <HAL_RCC_OscConfig+0x100e>
 8002f5e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f62:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f66:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002f6a:	fa93 f3a3 	rbit	r3, r3
 8002f6e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002f72:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f76:	fab3 f383 	clz	r3, r3
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f7e:	d802      	bhi.n	8002f86 <HAL_RCC_OscConfig+0x2ae>
 8002f80:	4b19      	ldr	r3, [pc, #100]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	e015      	b.n	8002fb2 <HAL_RCC_OscConfig+0x2da>
 8002f86:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f8a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f8e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002f92:	fa93 f3a3 	rbit	r3, r3
 8002f96:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002f9a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f9e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002fa2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002fa6:	fa93 f3a3 	rbit	r3, r3
 8002faa:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002fae:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe8 <HAL_RCC_OscConfig+0x310>)
 8002fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002fb6:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002fba:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002fbe:	fa92 f2a2 	rbit	r2, r2
 8002fc2:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002fc6:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002fca:	fab2 f282 	clz	r2, r2
 8002fce:	b2d2      	uxtb	r2, r2
 8002fd0:	f042 0220 	orr.w	r2, r2, #32
 8002fd4:	b2d2      	uxtb	r2, r2
 8002fd6:	f002 021f 	and.w	r2, r2, #31
 8002fda:	2101      	movs	r1, #1
 8002fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1b0      	bne.n	8002f48 <HAL_RCC_OscConfig+0x270>
 8002fe6:	e002      	b.n	8002fee <HAL_RCC_OscConfig+0x316>
 8002fe8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ff2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	f000 816c 	beq.w	80032dc <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003004:	4bcc      	ldr	r3, [pc, #816]	@ (8003338 <HAL_RCC_OscConfig+0x660>)
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f003 030c 	and.w	r3, r3, #12
 800300c:	2b00      	cmp	r3, #0
 800300e:	d00b      	beq.n	8003028 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003010:	4bc9      	ldr	r3, [pc, #804]	@ (8003338 <HAL_RCC_OscConfig+0x660>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f003 030c 	and.w	r3, r3, #12
 8003018:	2b08      	cmp	r3, #8
 800301a:	d16d      	bne.n	80030f8 <HAL_RCC_OscConfig+0x420>
 800301c:	4bc6      	ldr	r3, [pc, #792]	@ (8003338 <HAL_RCC_OscConfig+0x660>)
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d167      	bne.n	80030f8 <HAL_RCC_OscConfig+0x420>
 8003028:	2302      	movs	r3, #2
 800302a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800302e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8003032:	fa93 f3a3 	rbit	r3, r3
 8003036:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800303a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800303e:	fab3 f383 	clz	r3, r3
 8003042:	b2db      	uxtb	r3, r3
 8003044:	2b3f      	cmp	r3, #63	@ 0x3f
 8003046:	d802      	bhi.n	800304e <HAL_RCC_OscConfig+0x376>
 8003048:	4bbb      	ldr	r3, [pc, #748]	@ (8003338 <HAL_RCC_OscConfig+0x660>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	e013      	b.n	8003076 <HAL_RCC_OscConfig+0x39e>
 800304e:	2302      	movs	r3, #2
 8003050:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003054:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8003058:	fa93 f3a3 	rbit	r3, r3
 800305c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003060:	2302      	movs	r3, #2
 8003062:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003066:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800306a:	fa93 f3a3 	rbit	r3, r3
 800306e:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003072:	4bb1      	ldr	r3, [pc, #708]	@ (8003338 <HAL_RCC_OscConfig+0x660>)
 8003074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003076:	2202      	movs	r2, #2
 8003078:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 800307c:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003080:	fa92 f2a2 	rbit	r2, r2
 8003084:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003088:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800308c:	fab2 f282 	clz	r2, r2
 8003090:	b2d2      	uxtb	r2, r2
 8003092:	f042 0220 	orr.w	r2, r2, #32
 8003096:	b2d2      	uxtb	r2, r2
 8003098:	f002 021f 	and.w	r2, r2, #31
 800309c:	2101      	movs	r1, #1
 800309e:	fa01 f202 	lsl.w	r2, r1, r2
 80030a2:	4013      	ands	r3, r2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00a      	beq.n	80030be <HAL_RCC_OscConfig+0x3e6>
 80030a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	691b      	ldr	r3, [r3, #16]
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d002      	beq.n	80030be <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	f000 be14 	b.w	8003ce6 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030be:	4b9e      	ldr	r3, [pc, #632]	@ (8003338 <HAL_RCC_OscConfig+0x660>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	21f8      	movs	r1, #248	@ 0xf8
 80030d4:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d8:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80030dc:	fa91 f1a1 	rbit	r1, r1
 80030e0:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80030e4:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80030e8:	fab1 f181 	clz	r1, r1
 80030ec:	b2c9      	uxtb	r1, r1
 80030ee:	408b      	lsls	r3, r1
 80030f0:	4991      	ldr	r1, [pc, #580]	@ (8003338 <HAL_RCC_OscConfig+0x660>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030f6:	e0f1      	b.n	80032dc <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030fc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	691b      	ldr	r3, [r3, #16]
 8003104:	2b00      	cmp	r3, #0
 8003106:	f000 8083 	beq.w	8003210 <HAL_RCC_OscConfig+0x538>
 800310a:	2301      	movs	r3, #1
 800310c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003110:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003114:	fa93 f3a3 	rbit	r3, r3
 8003118:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 800311c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003120:	fab3 f383 	clz	r3, r3
 8003124:	b2db      	uxtb	r3, r3
 8003126:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800312a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	461a      	mov	r2, r3
 8003132:	2301      	movs	r3, #1
 8003134:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003136:	f7fe fd47 	bl	8001bc8 <HAL_GetTick>
 800313a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800313e:	e00a      	b.n	8003156 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003140:	f7fe fd42 	bl	8001bc8 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d902      	bls.n	8003156 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	f000 bdc8 	b.w	8003ce6 <HAL_RCC_OscConfig+0x100e>
 8003156:	2302      	movs	r3, #2
 8003158:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003160:	fa93 f3a3 	rbit	r3, r3
 8003164:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003168:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800316c:	fab3 f383 	clz	r3, r3
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b3f      	cmp	r3, #63	@ 0x3f
 8003174:	d802      	bhi.n	800317c <HAL_RCC_OscConfig+0x4a4>
 8003176:	4b70      	ldr	r3, [pc, #448]	@ (8003338 <HAL_RCC_OscConfig+0x660>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	e013      	b.n	80031a4 <HAL_RCC_OscConfig+0x4cc>
 800317c:	2302      	movs	r3, #2
 800317e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003182:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003186:	fa93 f3a3 	rbit	r3, r3
 800318a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800318e:	2302      	movs	r3, #2
 8003190:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003194:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003198:	fa93 f3a3 	rbit	r3, r3
 800319c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80031a0:	4b65      	ldr	r3, [pc, #404]	@ (8003338 <HAL_RCC_OscConfig+0x660>)
 80031a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a4:	2202      	movs	r2, #2
 80031a6:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80031aa:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80031ae:	fa92 f2a2 	rbit	r2, r2
 80031b2:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80031b6:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80031ba:	fab2 f282 	clz	r2, r2
 80031be:	b2d2      	uxtb	r2, r2
 80031c0:	f042 0220 	orr.w	r2, r2, #32
 80031c4:	b2d2      	uxtb	r2, r2
 80031c6:	f002 021f 	and.w	r2, r2, #31
 80031ca:	2101      	movs	r1, #1
 80031cc:	fa01 f202 	lsl.w	r2, r1, r2
 80031d0:	4013      	ands	r3, r2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d0b4      	beq.n	8003140 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031d6:	4b58      	ldr	r3, [pc, #352]	@ (8003338 <HAL_RCC_OscConfig+0x660>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	21f8      	movs	r1, #248	@ 0xf8
 80031ec:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f0:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80031f4:	fa91 f1a1 	rbit	r1, r1
 80031f8:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80031fc:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003200:	fab1 f181 	clz	r1, r1
 8003204:	b2c9      	uxtb	r1, r1
 8003206:	408b      	lsls	r3, r1
 8003208:	494b      	ldr	r1, [pc, #300]	@ (8003338 <HAL_RCC_OscConfig+0x660>)
 800320a:	4313      	orrs	r3, r2
 800320c:	600b      	str	r3, [r1, #0]
 800320e:	e065      	b.n	80032dc <HAL_RCC_OscConfig+0x604>
 8003210:	2301      	movs	r3, #1
 8003212:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003216:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800321a:	fa93 f3a3 	rbit	r3, r3
 800321e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003222:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003226:	fab3 f383 	clz	r3, r3
 800322a:	b2db      	uxtb	r3, r3
 800322c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003230:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	461a      	mov	r2, r3
 8003238:	2300      	movs	r3, #0
 800323a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800323c:	f7fe fcc4 	bl	8001bc8 <HAL_GetTick>
 8003240:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003244:	e00a      	b.n	800325c <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003246:	f7fe fcbf 	bl	8001bc8 <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d902      	bls.n	800325c <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	f000 bd45 	b.w	8003ce6 <HAL_RCC_OscConfig+0x100e>
 800325c:	2302      	movs	r3, #2
 800325e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003262:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003266:	fa93 f3a3 	rbit	r3, r3
 800326a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800326e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003272:	fab3 f383 	clz	r3, r3
 8003276:	b2db      	uxtb	r3, r3
 8003278:	2b3f      	cmp	r3, #63	@ 0x3f
 800327a:	d802      	bhi.n	8003282 <HAL_RCC_OscConfig+0x5aa>
 800327c:	4b2e      	ldr	r3, [pc, #184]	@ (8003338 <HAL_RCC_OscConfig+0x660>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	e013      	b.n	80032aa <HAL_RCC_OscConfig+0x5d2>
 8003282:	2302      	movs	r3, #2
 8003284:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003288:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800328c:	fa93 f3a3 	rbit	r3, r3
 8003290:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003294:	2302      	movs	r3, #2
 8003296:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800329a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800329e:	fa93 f3a3 	rbit	r3, r3
 80032a2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80032a6:	4b24      	ldr	r3, [pc, #144]	@ (8003338 <HAL_RCC_OscConfig+0x660>)
 80032a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032aa:	2202      	movs	r2, #2
 80032ac:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80032b0:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80032b4:	fa92 f2a2 	rbit	r2, r2
 80032b8:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80032bc:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80032c0:	fab2 f282 	clz	r2, r2
 80032c4:	b2d2      	uxtb	r2, r2
 80032c6:	f042 0220 	orr.w	r2, r2, #32
 80032ca:	b2d2      	uxtb	r2, r2
 80032cc:	f002 021f 	and.w	r2, r2, #31
 80032d0:	2101      	movs	r1, #1
 80032d2:	fa01 f202 	lsl.w	r2, r1, r2
 80032d6:	4013      	ands	r3, r2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d1b4      	bne.n	8003246 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0308 	and.w	r3, r3, #8
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	f000 8115 	beq.w	800351c <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d07e      	beq.n	8003400 <HAL_RCC_OscConfig+0x728>
 8003302:	2301      	movs	r3, #1
 8003304:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003308:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800330c:	fa93 f3a3 	rbit	r3, r3
 8003310:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003314:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003318:	fab3 f383 	clz	r3, r3
 800331c:	b2db      	uxtb	r3, r3
 800331e:	461a      	mov	r2, r3
 8003320:	4b06      	ldr	r3, [pc, #24]	@ (800333c <HAL_RCC_OscConfig+0x664>)
 8003322:	4413      	add	r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	461a      	mov	r2, r3
 8003328:	2301      	movs	r3, #1
 800332a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800332c:	f7fe fc4c 	bl	8001bc8 <HAL_GetTick>
 8003330:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003334:	e00f      	b.n	8003356 <HAL_RCC_OscConfig+0x67e>
 8003336:	bf00      	nop
 8003338:	40021000 	.word	0x40021000
 800333c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003340:	f7fe fc42 	bl	8001bc8 <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d902      	bls.n	8003356 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	f000 bcc8 	b.w	8003ce6 <HAL_RCC_OscConfig+0x100e>
 8003356:	2302      	movs	r3, #2
 8003358:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800335c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003360:	fa93 f3a3 	rbit	r3, r3
 8003364:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003368:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800336c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003370:	2202      	movs	r2, #2
 8003372:	601a      	str	r2, [r3, #0]
 8003374:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003378:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	fa93 f2a3 	rbit	r2, r3
 8003382:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003386:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800338a:	601a      	str	r2, [r3, #0]
 800338c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003390:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003394:	2202      	movs	r2, #2
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800339c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	fa93 f2a3 	rbit	r2, r3
 80033a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033aa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80033ae:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033b0:	4bb0      	ldr	r3, [pc, #704]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 80033b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033b8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80033bc:	2102      	movs	r1, #2
 80033be:	6019      	str	r1, [r3, #0]
 80033c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033c4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	fa93 f1a3 	rbit	r1, r3
 80033ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033d2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80033d6:	6019      	str	r1, [r3, #0]
  return result;
 80033d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033dc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	fab3 f383 	clz	r3, r3
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	f003 031f 	and.w	r3, r3, #31
 80033f2:	2101      	movs	r1, #1
 80033f4:	fa01 f303 	lsl.w	r3, r1, r3
 80033f8:	4013      	ands	r3, r2
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d0a0      	beq.n	8003340 <HAL_RCC_OscConfig+0x668>
 80033fe:	e08d      	b.n	800351c <HAL_RCC_OscConfig+0x844>
 8003400:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003404:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003408:	2201      	movs	r2, #1
 800340a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003410:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	fa93 f2a3 	rbit	r2, r3
 800341a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800341e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003422:	601a      	str	r2, [r3, #0]
  return result;
 8003424:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003428:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800342c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800342e:	fab3 f383 	clz	r3, r3
 8003432:	b2db      	uxtb	r3, r3
 8003434:	461a      	mov	r2, r3
 8003436:	4b90      	ldr	r3, [pc, #576]	@ (8003678 <HAL_RCC_OscConfig+0x9a0>)
 8003438:	4413      	add	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	461a      	mov	r2, r3
 800343e:	2300      	movs	r3, #0
 8003440:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003442:	f7fe fbc1 	bl	8001bc8 <HAL_GetTick>
 8003446:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800344a:	e00a      	b.n	8003462 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800344c:	f7fe fbbc 	bl	8001bc8 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d902      	bls.n	8003462 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	f000 bc42 	b.w	8003ce6 <HAL_RCC_OscConfig+0x100e>
 8003462:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003466:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800346a:	2202      	movs	r2, #2
 800346c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800346e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003472:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	fa93 f2a3 	rbit	r2, r3
 800347c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003480:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003484:	601a      	str	r2, [r3, #0]
 8003486:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800348a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800348e:	2202      	movs	r2, #2
 8003490:	601a      	str	r2, [r3, #0]
 8003492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003496:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	fa93 f2a3 	rbit	r2, r3
 80034a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80034a8:	601a      	str	r2, [r3, #0]
 80034aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ae:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80034b2:	2202      	movs	r2, #2
 80034b4:	601a      	str	r2, [r3, #0]
 80034b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ba:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	fa93 f2a3 	rbit	r2, r3
 80034c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034c8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80034cc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034ce:	4b69      	ldr	r3, [pc, #420]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 80034d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80034d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034d6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80034da:	2102      	movs	r1, #2
 80034dc:	6019      	str	r1, [r3, #0]
 80034de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034e2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	fa93 f1a3 	rbit	r1, r3
 80034ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034f0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80034f4:	6019      	str	r1, [r3, #0]
  return result;
 80034f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034fa:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	fab3 f383 	clz	r3, r3
 8003504:	b2db      	uxtb	r3, r3
 8003506:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800350a:	b2db      	uxtb	r3, r3
 800350c:	f003 031f 	and.w	r3, r3, #31
 8003510:	2101      	movs	r1, #1
 8003512:	fa01 f303 	lsl.w	r3, r1, r3
 8003516:	4013      	ands	r3, r2
 8003518:	2b00      	cmp	r3, #0
 800351a:	d197      	bne.n	800344c <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800351c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003520:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0304 	and.w	r3, r3, #4
 800352c:	2b00      	cmp	r3, #0
 800352e:	f000 819e 	beq.w	800386e <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003532:	2300      	movs	r3, #0
 8003534:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003538:	4b4e      	ldr	r3, [pc, #312]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 800353a:	69db      	ldr	r3, [r3, #28]
 800353c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d116      	bne.n	8003572 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003544:	4b4b      	ldr	r3, [pc, #300]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 8003546:	69db      	ldr	r3, [r3, #28]
 8003548:	4a4a      	ldr	r2, [pc, #296]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 800354a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800354e:	61d3      	str	r3, [r2, #28]
 8003550:	4b48      	ldr	r3, [pc, #288]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 8003552:	69db      	ldr	r3, [r3, #28]
 8003554:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003558:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800355c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003560:	601a      	str	r2, [r3, #0]
 8003562:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003566:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800356a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800356c:	2301      	movs	r3, #1
 800356e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003572:	4b42      	ldr	r3, [pc, #264]	@ (800367c <HAL_RCC_OscConfig+0x9a4>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800357a:	2b00      	cmp	r3, #0
 800357c:	d11a      	bne.n	80035b4 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800357e:	4b3f      	ldr	r3, [pc, #252]	@ (800367c <HAL_RCC_OscConfig+0x9a4>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a3e      	ldr	r2, [pc, #248]	@ (800367c <HAL_RCC_OscConfig+0x9a4>)
 8003584:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003588:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800358a:	f7fe fb1d 	bl	8001bc8 <HAL_GetTick>
 800358e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003592:	e009      	b.n	80035a8 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003594:	f7fe fb18 	bl	8001bc8 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	2b64      	cmp	r3, #100	@ 0x64
 80035a2:	d901      	bls.n	80035a8 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e39e      	b.n	8003ce6 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035a8:	4b34      	ldr	r3, [pc, #208]	@ (800367c <HAL_RCC_OscConfig+0x9a4>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d0ef      	beq.n	8003594 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d106      	bne.n	80035d2 <HAL_RCC_OscConfig+0x8fa>
 80035c4:	4b2b      	ldr	r3, [pc, #172]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 80035c6:	6a1b      	ldr	r3, [r3, #32]
 80035c8:	4a2a      	ldr	r2, [pc, #168]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 80035ca:	f043 0301 	orr.w	r3, r3, #1
 80035ce:	6213      	str	r3, [r2, #32]
 80035d0:	e035      	b.n	800363e <HAL_RCC_OscConfig+0x966>
 80035d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035d6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d10c      	bne.n	80035fc <HAL_RCC_OscConfig+0x924>
 80035e2:	4b24      	ldr	r3, [pc, #144]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 80035e4:	6a1b      	ldr	r3, [r3, #32]
 80035e6:	4a23      	ldr	r2, [pc, #140]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 80035e8:	f023 0301 	bic.w	r3, r3, #1
 80035ec:	6213      	str	r3, [r2, #32]
 80035ee:	4b21      	ldr	r3, [pc, #132]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	4a20      	ldr	r2, [pc, #128]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 80035f4:	f023 0304 	bic.w	r3, r3, #4
 80035f8:	6213      	str	r3, [r2, #32]
 80035fa:	e020      	b.n	800363e <HAL_RCC_OscConfig+0x966>
 80035fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003600:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	2b05      	cmp	r3, #5
 800360a:	d10c      	bne.n	8003626 <HAL_RCC_OscConfig+0x94e>
 800360c:	4b19      	ldr	r3, [pc, #100]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 800360e:	6a1b      	ldr	r3, [r3, #32]
 8003610:	4a18      	ldr	r2, [pc, #96]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 8003612:	f043 0304 	orr.w	r3, r3, #4
 8003616:	6213      	str	r3, [r2, #32]
 8003618:	4b16      	ldr	r3, [pc, #88]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 800361a:	6a1b      	ldr	r3, [r3, #32]
 800361c:	4a15      	ldr	r2, [pc, #84]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 800361e:	f043 0301 	orr.w	r3, r3, #1
 8003622:	6213      	str	r3, [r2, #32]
 8003624:	e00b      	b.n	800363e <HAL_RCC_OscConfig+0x966>
 8003626:	4b13      	ldr	r3, [pc, #76]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 8003628:	6a1b      	ldr	r3, [r3, #32]
 800362a:	4a12      	ldr	r2, [pc, #72]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 800362c:	f023 0301 	bic.w	r3, r3, #1
 8003630:	6213      	str	r3, [r2, #32]
 8003632:	4b10      	ldr	r3, [pc, #64]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 8003634:	6a1b      	ldr	r3, [r3, #32]
 8003636:	4a0f      	ldr	r2, [pc, #60]	@ (8003674 <HAL_RCC_OscConfig+0x99c>)
 8003638:	f023 0304 	bic.w	r3, r3, #4
 800363c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800363e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003642:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	2b00      	cmp	r3, #0
 800364c:	f000 8087 	beq.w	800375e <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003650:	f7fe faba 	bl	8001bc8 <HAL_GetTick>
 8003654:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003658:	e012      	b.n	8003680 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800365a:	f7fe fab5 	bl	8001bc8 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	f241 3288 	movw	r2, #5000	@ 0x1388
 800366a:	4293      	cmp	r3, r2
 800366c:	d908      	bls.n	8003680 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e339      	b.n	8003ce6 <HAL_RCC_OscConfig+0x100e>
 8003672:	bf00      	nop
 8003674:	40021000 	.word	0x40021000
 8003678:	10908120 	.word	0x10908120
 800367c:	40007000 	.word	0x40007000
 8003680:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003684:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003688:	2202      	movs	r2, #2
 800368a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003690:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	fa93 f2a3 	rbit	r2, r3
 800369a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800369e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80036a2:	601a      	str	r2, [r3, #0]
 80036a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036a8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80036ac:	2202      	movs	r2, #2
 80036ae:	601a      	str	r2, [r3, #0]
 80036b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036b4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	fa93 f2a3 	rbit	r2, r3
 80036be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036c2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80036c6:	601a      	str	r2, [r3, #0]
  return result;
 80036c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036cc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80036d0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d2:	fab3 f383 	clz	r3, r3
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d102      	bne.n	80036e8 <HAL_RCC_OscConfig+0xa10>
 80036e2:	4b98      	ldr	r3, [pc, #608]	@ (8003944 <HAL_RCC_OscConfig+0xc6c>)
 80036e4:	6a1b      	ldr	r3, [r3, #32]
 80036e6:	e013      	b.n	8003710 <HAL_RCC_OscConfig+0xa38>
 80036e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036ec:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80036f0:	2202      	movs	r2, #2
 80036f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036f8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	fa93 f2a3 	rbit	r2, r3
 8003702:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003706:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800370a:	601a      	str	r2, [r3, #0]
 800370c:	4b8d      	ldr	r3, [pc, #564]	@ (8003944 <HAL_RCC_OscConfig+0xc6c>)
 800370e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003710:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003714:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003718:	2102      	movs	r1, #2
 800371a:	6011      	str	r1, [r2, #0]
 800371c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003720:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003724:	6812      	ldr	r2, [r2, #0]
 8003726:	fa92 f1a2 	rbit	r1, r2
 800372a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800372e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003732:	6011      	str	r1, [r2, #0]
  return result;
 8003734:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003738:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800373c:	6812      	ldr	r2, [r2, #0]
 800373e:	fab2 f282 	clz	r2, r2
 8003742:	b2d2      	uxtb	r2, r2
 8003744:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003748:	b2d2      	uxtb	r2, r2
 800374a:	f002 021f 	and.w	r2, r2, #31
 800374e:	2101      	movs	r1, #1
 8003750:	fa01 f202 	lsl.w	r2, r1, r2
 8003754:	4013      	ands	r3, r2
 8003756:	2b00      	cmp	r3, #0
 8003758:	f43f af7f 	beq.w	800365a <HAL_RCC_OscConfig+0x982>
 800375c:	e07d      	b.n	800385a <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800375e:	f7fe fa33 	bl	8001bc8 <HAL_GetTick>
 8003762:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003766:	e00b      	b.n	8003780 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003768:	f7fe fa2e 	bl	8001bc8 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003778:	4293      	cmp	r3, r2
 800377a:	d901      	bls.n	8003780 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e2b2      	b.n	8003ce6 <HAL_RCC_OscConfig+0x100e>
 8003780:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003784:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003788:	2202      	movs	r2, #2
 800378a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800378c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003790:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	fa93 f2a3 	rbit	r2, r3
 800379a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800379e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037a8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80037ac:	2202      	movs	r2, #2
 80037ae:	601a      	str	r2, [r3, #0]
 80037b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	fa93 f2a3 	rbit	r2, r3
 80037be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037c2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80037c6:	601a      	str	r2, [r3, #0]
  return result;
 80037c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037cc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80037d0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037d2:	fab3 f383 	clz	r3, r3
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d102      	bne.n	80037e8 <HAL_RCC_OscConfig+0xb10>
 80037e2:	4b58      	ldr	r3, [pc, #352]	@ (8003944 <HAL_RCC_OscConfig+0xc6c>)
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	e013      	b.n	8003810 <HAL_RCC_OscConfig+0xb38>
 80037e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ec:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80037f0:	2202      	movs	r2, #2
 80037f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037f8:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	fa93 f2a3 	rbit	r2, r3
 8003802:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003806:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	4b4d      	ldr	r3, [pc, #308]	@ (8003944 <HAL_RCC_OscConfig+0xc6c>)
 800380e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003810:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003814:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003818:	2102      	movs	r1, #2
 800381a:	6011      	str	r1, [r2, #0]
 800381c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003820:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003824:	6812      	ldr	r2, [r2, #0]
 8003826:	fa92 f1a2 	rbit	r1, r2
 800382a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800382e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003832:	6011      	str	r1, [r2, #0]
  return result;
 8003834:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003838:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800383c:	6812      	ldr	r2, [r2, #0]
 800383e:	fab2 f282 	clz	r2, r2
 8003842:	b2d2      	uxtb	r2, r2
 8003844:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003848:	b2d2      	uxtb	r2, r2
 800384a:	f002 021f 	and.w	r2, r2, #31
 800384e:	2101      	movs	r1, #1
 8003850:	fa01 f202 	lsl.w	r2, r1, r2
 8003854:	4013      	ands	r3, r2
 8003856:	2b00      	cmp	r3, #0
 8003858:	d186      	bne.n	8003768 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800385a:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800385e:	2b01      	cmp	r3, #1
 8003860:	d105      	bne.n	800386e <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003862:	4b38      	ldr	r3, [pc, #224]	@ (8003944 <HAL_RCC_OscConfig+0xc6c>)
 8003864:	69db      	ldr	r3, [r3, #28]
 8003866:	4a37      	ldr	r2, [pc, #220]	@ (8003944 <HAL_RCC_OscConfig+0xc6c>)
 8003868:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800386c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800386e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003872:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	69db      	ldr	r3, [r3, #28]
 800387a:	2b00      	cmp	r3, #0
 800387c:	f000 8232 	beq.w	8003ce4 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003880:	4b30      	ldr	r3, [pc, #192]	@ (8003944 <HAL_RCC_OscConfig+0xc6c>)
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f003 030c 	and.w	r3, r3, #12
 8003888:	2b08      	cmp	r3, #8
 800388a:	f000 8201 	beq.w	8003c90 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800388e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003892:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	69db      	ldr	r3, [r3, #28]
 800389a:	2b02      	cmp	r3, #2
 800389c:	f040 8157 	bne.w	8003b4e <HAL_RCC_OscConfig+0xe76>
 80038a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038a4:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80038a8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80038ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038b2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	fa93 f2a3 	rbit	r2, r3
 80038bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038c0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80038c4:	601a      	str	r2, [r3, #0]
  return result;
 80038c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ca:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80038ce:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038d0:	fab3 f383 	clz	r3, r3
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80038da:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	461a      	mov	r2, r3
 80038e2:	2300      	movs	r3, #0
 80038e4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e6:	f7fe f96f 	bl	8001bc8 <HAL_GetTick>
 80038ea:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038ee:	e009      	b.n	8003904 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038f0:	f7fe f96a 	bl	8001bc8 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d901      	bls.n	8003904 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e1f0      	b.n	8003ce6 <HAL_RCC_OscConfig+0x100e>
 8003904:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003908:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800390c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003910:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003912:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003916:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	fa93 f2a3 	rbit	r2, r3
 8003920:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003924:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003928:	601a      	str	r2, [r3, #0]
  return result;
 800392a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800392e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003932:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003934:	fab3 f383 	clz	r3, r3
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b3f      	cmp	r3, #63	@ 0x3f
 800393c:	d804      	bhi.n	8003948 <HAL_RCC_OscConfig+0xc70>
 800393e:	4b01      	ldr	r3, [pc, #4]	@ (8003944 <HAL_RCC_OscConfig+0xc6c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	e029      	b.n	8003998 <HAL_RCC_OscConfig+0xcc0>
 8003944:	40021000 	.word	0x40021000
 8003948:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800394c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003950:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003954:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003956:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800395a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	fa93 f2a3 	rbit	r2, r3
 8003964:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003968:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800396c:	601a      	str	r2, [r3, #0]
 800396e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003972:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003976:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003980:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	fa93 f2a3 	rbit	r2, r3
 800398a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800398e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003992:	601a      	str	r2, [r3, #0]
 8003994:	4bc3      	ldr	r3, [pc, #780]	@ (8003ca4 <HAL_RCC_OscConfig+0xfcc>)
 8003996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003998:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800399c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80039a0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80039a4:	6011      	str	r1, [r2, #0]
 80039a6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039aa:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80039ae:	6812      	ldr	r2, [r2, #0]
 80039b0:	fa92 f1a2 	rbit	r1, r2
 80039b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039b8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80039bc:	6011      	str	r1, [r2, #0]
  return result;
 80039be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039c2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80039c6:	6812      	ldr	r2, [r2, #0]
 80039c8:	fab2 f282 	clz	r2, r2
 80039cc:	b2d2      	uxtb	r2, r2
 80039ce:	f042 0220 	orr.w	r2, r2, #32
 80039d2:	b2d2      	uxtb	r2, r2
 80039d4:	f002 021f 	and.w	r2, r2, #31
 80039d8:	2101      	movs	r1, #1
 80039da:	fa01 f202 	lsl.w	r2, r1, r2
 80039de:	4013      	ands	r3, r2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d185      	bne.n	80038f0 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039e4:	4baf      	ldr	r3, [pc, #700]	@ (8003ca4 <HAL_RCC_OscConfig+0xfcc>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80039ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80039f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039fc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	6a1b      	ldr	r3, [r3, #32]
 8003a04:	430b      	orrs	r3, r1
 8003a06:	49a7      	ldr	r1, [pc, #668]	@ (8003ca4 <HAL_RCC_OscConfig+0xfcc>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	604b      	str	r3, [r1, #4]
 8003a0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a10:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003a14:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003a18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a1e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	fa93 f2a3 	rbit	r2, r3
 8003a28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a2c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003a30:	601a      	str	r2, [r3, #0]
  return result;
 8003a32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a36:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003a3a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a3c:	fab3 f383 	clz	r3, r3
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003a46:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	2301      	movs	r3, #1
 8003a50:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a52:	f7fe f8b9 	bl	8001bc8 <HAL_GetTick>
 8003a56:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a5a:	e009      	b.n	8003a70 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a5c:	f7fe f8b4 	bl	8001bc8 <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d901      	bls.n	8003a70 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e13a      	b.n	8003ce6 <HAL_RCC_OscConfig+0x100e>
 8003a70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a74:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003a78:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003a7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a82:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	fa93 f2a3 	rbit	r2, r3
 8003a8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a90:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003a94:	601a      	str	r2, [r3, #0]
  return result;
 8003a96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a9a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003a9e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003aa0:	fab3 f383 	clz	r3, r3
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2b3f      	cmp	r3, #63	@ 0x3f
 8003aa8:	d802      	bhi.n	8003ab0 <HAL_RCC_OscConfig+0xdd8>
 8003aaa:	4b7e      	ldr	r3, [pc, #504]	@ (8003ca4 <HAL_RCC_OscConfig+0xfcc>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	e027      	b.n	8003b00 <HAL_RCC_OscConfig+0xe28>
 8003ab0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ab4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003ab8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003abc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003abe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ac2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	fa93 f2a3 	rbit	r2, r3
 8003acc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ad0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ada:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003ade:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ae2:	601a      	str	r2, [r3, #0]
 8003ae4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ae8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	fa93 f2a3 	rbit	r2, r3
 8003af2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003af6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003afa:	601a      	str	r2, [r3, #0]
 8003afc:	4b69      	ldr	r3, [pc, #420]	@ (8003ca4 <HAL_RCC_OscConfig+0xfcc>)
 8003afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b00:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b04:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003b08:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003b0c:	6011      	str	r1, [r2, #0]
 8003b0e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b12:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003b16:	6812      	ldr	r2, [r2, #0]
 8003b18:	fa92 f1a2 	rbit	r1, r2
 8003b1c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b20:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003b24:	6011      	str	r1, [r2, #0]
  return result;
 8003b26:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b2a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003b2e:	6812      	ldr	r2, [r2, #0]
 8003b30:	fab2 f282 	clz	r2, r2
 8003b34:	b2d2      	uxtb	r2, r2
 8003b36:	f042 0220 	orr.w	r2, r2, #32
 8003b3a:	b2d2      	uxtb	r2, r2
 8003b3c:	f002 021f 	and.w	r2, r2, #31
 8003b40:	2101      	movs	r1, #1
 8003b42:	fa01 f202 	lsl.w	r2, r1, r2
 8003b46:	4013      	ands	r3, r2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d087      	beq.n	8003a5c <HAL_RCC_OscConfig+0xd84>
 8003b4c:	e0ca      	b.n	8003ce4 <HAL_RCC_OscConfig+0x100c>
 8003b4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b52:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003b56:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003b5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b60:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	fa93 f2a3 	rbit	r2, r3
 8003b6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b6e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003b72:	601a      	str	r2, [r3, #0]
  return result;
 8003b74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b78:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003b7c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b7e:	fab3 f383 	clz	r3, r3
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003b88:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	461a      	mov	r2, r3
 8003b90:	2300      	movs	r3, #0
 8003b92:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b94:	f7fe f818 	bl	8001bc8 <HAL_GetTick>
 8003b98:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b9c:	e009      	b.n	8003bb2 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b9e:	f7fe f813 	bl	8001bc8 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e099      	b.n	8003ce6 <HAL_RCC_OscConfig+0x100e>
 8003bb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bb6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003bba:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003bbe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bc4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	fa93 f2a3 	rbit	r2, r3
 8003bce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bd2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003bd6:	601a      	str	r2, [r3, #0]
  return result;
 8003bd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bdc:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003be0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003be2:	fab3 f383 	clz	r3, r3
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	2b3f      	cmp	r3, #63	@ 0x3f
 8003bea:	d802      	bhi.n	8003bf2 <HAL_RCC_OscConfig+0xf1a>
 8003bec:	4b2d      	ldr	r3, [pc, #180]	@ (8003ca4 <HAL_RCC_OscConfig+0xfcc>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	e027      	b.n	8003c42 <HAL_RCC_OscConfig+0xf6a>
 8003bf2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bf6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003bfa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003bfe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c04:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	fa93 f2a3 	rbit	r2, r3
 8003c0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c12:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003c16:	601a      	str	r2, [r3, #0]
 8003c18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c1c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003c20:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003c24:	601a      	str	r2, [r3, #0]
 8003c26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c2a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	fa93 f2a3 	rbit	r2, r3
 8003c34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c38:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003c3c:	601a      	str	r2, [r3, #0]
 8003c3e:	4b19      	ldr	r3, [pc, #100]	@ (8003ca4 <HAL_RCC_OscConfig+0xfcc>)
 8003c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c42:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c46:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003c4a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003c4e:	6011      	str	r1, [r2, #0]
 8003c50:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c54:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003c58:	6812      	ldr	r2, [r2, #0]
 8003c5a:	fa92 f1a2 	rbit	r1, r2
 8003c5e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c62:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003c66:	6011      	str	r1, [r2, #0]
  return result;
 8003c68:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c6c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003c70:	6812      	ldr	r2, [r2, #0]
 8003c72:	fab2 f282 	clz	r2, r2
 8003c76:	b2d2      	uxtb	r2, r2
 8003c78:	f042 0220 	orr.w	r2, r2, #32
 8003c7c:	b2d2      	uxtb	r2, r2
 8003c7e:	f002 021f 	and.w	r2, r2, #31
 8003c82:	2101      	movs	r1, #1
 8003c84:	fa01 f202 	lsl.w	r2, r1, r2
 8003c88:	4013      	ands	r3, r2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d187      	bne.n	8003b9e <HAL_RCC_OscConfig+0xec6>
 8003c8e:	e029      	b.n	8003ce4 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	69db      	ldr	r3, [r3, #28]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d103      	bne.n	8003ca8 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e020      	b.n	8003ce6 <HAL_RCC_OscConfig+0x100e>
 8003ca4:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ca8:	4b11      	ldr	r3, [pc, #68]	@ (8003cf0 <HAL_RCC_OscConfig+0x1018>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003cb0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003cb4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003cb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cbc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	6a1b      	ldr	r3, [r3, #32]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d10b      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003cc8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003ccc:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003cd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cd4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d001      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e000      	b.n	8003ce6 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8003ce4:	2300      	movs	r3, #0
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	40021000 	.word	0x40021000

08003cf4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b09e      	sub	sp, #120	@ 0x78
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d101      	bne.n	8003d0c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e154      	b.n	8003fb6 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d0c:	4b89      	ldr	r3, [pc, #548]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0307 	and.w	r3, r3, #7
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d910      	bls.n	8003d3c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d1a:	4b86      	ldr	r3, [pc, #536]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f023 0207 	bic.w	r2, r3, #7
 8003d22:	4984      	ldr	r1, [pc, #528]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d2a:	4b82      	ldr	r3, [pc, #520]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0307 	and.w	r3, r3, #7
 8003d32:	683a      	ldr	r2, [r7, #0]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d001      	beq.n	8003d3c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e13c      	b.n	8003fb6 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d008      	beq.n	8003d5a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d48:	4b7b      	ldr	r3, [pc, #492]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	4978      	ldr	r1, [pc, #480]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	f000 80cd 	beq.w	8003f02 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d137      	bne.n	8003de0 <HAL_RCC_ClockConfig+0xec>
 8003d70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003d74:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d78:	fa93 f3a3 	rbit	r3, r3
 8003d7c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003d7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d80:	fab3 f383 	clz	r3, r3
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b3f      	cmp	r3, #63	@ 0x3f
 8003d88:	d802      	bhi.n	8003d90 <HAL_RCC_ClockConfig+0x9c>
 8003d8a:	4b6b      	ldr	r3, [pc, #428]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	e00f      	b.n	8003db0 <HAL_RCC_ClockConfig+0xbc>
 8003d90:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003d94:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d96:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003d98:	fa93 f3a3 	rbit	r3, r3
 8003d9c:	667b      	str	r3, [r7, #100]	@ 0x64
 8003d9e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003da2:	663b      	str	r3, [r7, #96]	@ 0x60
 8003da4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003da6:	fa93 f3a3 	rbit	r3, r3
 8003daa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003dac:	4b62      	ldr	r3, [pc, #392]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003db4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003db6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003db8:	fa92 f2a2 	rbit	r2, r2
 8003dbc:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003dbe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003dc0:	fab2 f282 	clz	r2, r2
 8003dc4:	b2d2      	uxtb	r2, r2
 8003dc6:	f042 0220 	orr.w	r2, r2, #32
 8003dca:	b2d2      	uxtb	r2, r2
 8003dcc:	f002 021f 	and.w	r2, r2, #31
 8003dd0:	2101      	movs	r1, #1
 8003dd2:	fa01 f202 	lsl.w	r2, r1, r2
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d171      	bne.n	8003ec0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e0ea      	b.n	8003fb6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d137      	bne.n	8003e58 <HAL_RCC_ClockConfig+0x164>
 8003de8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003dec:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003df0:	fa93 f3a3 	rbit	r3, r3
 8003df4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003df6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003df8:	fab3 f383 	clz	r3, r3
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	2b3f      	cmp	r3, #63	@ 0x3f
 8003e00:	d802      	bhi.n	8003e08 <HAL_RCC_ClockConfig+0x114>
 8003e02:	4b4d      	ldr	r3, [pc, #308]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	e00f      	b.n	8003e28 <HAL_RCC_ClockConfig+0x134>
 8003e08:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e10:	fa93 f3a3 	rbit	r3, r3
 8003e14:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e1a:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e1e:	fa93 f3a3 	rbit	r3, r3
 8003e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e24:	4b44      	ldr	r3, [pc, #272]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e28:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003e2c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003e2e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003e30:	fa92 f2a2 	rbit	r2, r2
 8003e34:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003e36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003e38:	fab2 f282 	clz	r2, r2
 8003e3c:	b2d2      	uxtb	r2, r2
 8003e3e:	f042 0220 	orr.w	r2, r2, #32
 8003e42:	b2d2      	uxtb	r2, r2
 8003e44:	f002 021f 	and.w	r2, r2, #31
 8003e48:	2101      	movs	r1, #1
 8003e4a:	fa01 f202 	lsl.w	r2, r1, r2
 8003e4e:	4013      	ands	r3, r2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d135      	bne.n	8003ec0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e0ae      	b.n	8003fb6 <HAL_RCC_ClockConfig+0x2c2>
 8003e58:	2302      	movs	r3, #2
 8003e5a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e5e:	fa93 f3a3 	rbit	r3, r3
 8003e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e66:	fab3 f383 	clz	r3, r3
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	2b3f      	cmp	r3, #63	@ 0x3f
 8003e6e:	d802      	bhi.n	8003e76 <HAL_RCC_ClockConfig+0x182>
 8003e70:	4b31      	ldr	r3, [pc, #196]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	e00d      	b.n	8003e92 <HAL_RCC_ClockConfig+0x19e>
 8003e76:	2302      	movs	r3, #2
 8003e78:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e7c:	fa93 f3a3 	rbit	r3, r3
 8003e80:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e82:	2302      	movs	r3, #2
 8003e84:	623b      	str	r3, [r7, #32]
 8003e86:	6a3b      	ldr	r3, [r7, #32]
 8003e88:	fa93 f3a3 	rbit	r3, r3
 8003e8c:	61fb      	str	r3, [r7, #28]
 8003e8e:	4b2a      	ldr	r3, [pc, #168]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e92:	2202      	movs	r2, #2
 8003e94:	61ba      	str	r2, [r7, #24]
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	fa92 f2a2 	rbit	r2, r2
 8003e9c:	617a      	str	r2, [r7, #20]
  return result;
 8003e9e:	697a      	ldr	r2, [r7, #20]
 8003ea0:	fab2 f282 	clz	r2, r2
 8003ea4:	b2d2      	uxtb	r2, r2
 8003ea6:	f042 0220 	orr.w	r2, r2, #32
 8003eaa:	b2d2      	uxtb	r2, r2
 8003eac:	f002 021f 	and.w	r2, r2, #31
 8003eb0:	2101      	movs	r1, #1
 8003eb2:	fa01 f202 	lsl.w	r2, r1, r2
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d101      	bne.n	8003ec0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e07a      	b.n	8003fb6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ec0:	4b1d      	ldr	r3, [pc, #116]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f023 0203 	bic.w	r2, r3, #3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	491a      	ldr	r1, [pc, #104]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ed2:	f7fd fe79 	bl	8001bc8 <HAL_GetTick>
 8003ed6:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ed8:	e00a      	b.n	8003ef0 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eda:	f7fd fe75 	bl	8001bc8 <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d901      	bls.n	8003ef0 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003eec:	2303      	movs	r3, #3
 8003eee:	e062      	b.n	8003fb6 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ef0:	4b11      	ldr	r3, [pc, #68]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f003 020c 	and.w	r2, r3, #12
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	009b      	lsls	r3, r3, #2
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d1eb      	bne.n	8003eda <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f02:	4b0c      	ldr	r3, [pc, #48]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0307 	and.w	r3, r3, #7
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d215      	bcs.n	8003f3c <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f10:	4b08      	ldr	r3, [pc, #32]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f023 0207 	bic.w	r2, r3, #7
 8003f18:	4906      	ldr	r1, [pc, #24]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f20:	4b04      	ldr	r3, [pc, #16]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0307 	and.w	r3, r3, #7
 8003f28:	683a      	ldr	r2, [r7, #0]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d006      	beq.n	8003f3c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e041      	b.n	8003fb6 <HAL_RCC_ClockConfig+0x2c2>
 8003f32:	bf00      	nop
 8003f34:	40022000 	.word	0x40022000
 8003f38:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0304 	and.w	r3, r3, #4
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d008      	beq.n	8003f5a <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f48:	4b1d      	ldr	r3, [pc, #116]	@ (8003fc0 <HAL_RCC_ClockConfig+0x2cc>)
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	491a      	ldr	r1, [pc, #104]	@ (8003fc0 <HAL_RCC_ClockConfig+0x2cc>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0308 	and.w	r3, r3, #8
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d009      	beq.n	8003f7a <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f66:	4b16      	ldr	r3, [pc, #88]	@ (8003fc0 <HAL_RCC_ClockConfig+0x2cc>)
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	00db      	lsls	r3, r3, #3
 8003f74:	4912      	ldr	r1, [pc, #72]	@ (8003fc0 <HAL_RCC_ClockConfig+0x2cc>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003f7a:	f000 f829 	bl	8003fd0 <HAL_RCC_GetSysClockFreq>
 8003f7e:	4601      	mov	r1, r0
 8003f80:	4b0f      	ldr	r3, [pc, #60]	@ (8003fc0 <HAL_RCC_ClockConfig+0x2cc>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f88:	22f0      	movs	r2, #240	@ 0xf0
 8003f8a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f8c:	693a      	ldr	r2, [r7, #16]
 8003f8e:	fa92 f2a2 	rbit	r2, r2
 8003f92:	60fa      	str	r2, [r7, #12]
  return result;
 8003f94:	68fa      	ldr	r2, [r7, #12]
 8003f96:	fab2 f282 	clz	r2, r2
 8003f9a:	b2d2      	uxtb	r2, r2
 8003f9c:	40d3      	lsrs	r3, r2
 8003f9e:	4a09      	ldr	r2, [pc, #36]	@ (8003fc4 <HAL_RCC_ClockConfig+0x2d0>)
 8003fa0:	5cd3      	ldrb	r3, [r2, r3]
 8003fa2:	fa21 f303 	lsr.w	r3, r1, r3
 8003fa6:	4a08      	ldr	r2, [pc, #32]	@ (8003fc8 <HAL_RCC_ClockConfig+0x2d4>)
 8003fa8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003faa:	4b08      	ldr	r3, [pc, #32]	@ (8003fcc <HAL_RCC_ClockConfig+0x2d8>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7fd fdc6 	bl	8001b40 <HAL_InitTick>
  
  return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3778      	adds	r7, #120	@ 0x78
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	40021000 	.word	0x40021000
 8003fc4:	080068a8 	.word	0x080068a8
 8003fc8:	20000000 	.word	0x20000000
 8003fcc:	20000004 	.word	0x20000004

08003fd0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b087      	sub	sp, #28
 8003fd4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	60fb      	str	r3, [r7, #12]
 8003fda:	2300      	movs	r3, #0
 8003fdc:	60bb      	str	r3, [r7, #8]
 8003fde:	2300      	movs	r3, #0
 8003fe0:	617b      	str	r3, [r7, #20]
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003fea:	4b1e      	ldr	r3, [pc, #120]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x94>)
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f003 030c 	and.w	r3, r3, #12
 8003ff6:	2b04      	cmp	r3, #4
 8003ff8:	d002      	beq.n	8004000 <HAL_RCC_GetSysClockFreq+0x30>
 8003ffa:	2b08      	cmp	r3, #8
 8003ffc:	d003      	beq.n	8004006 <HAL_RCC_GetSysClockFreq+0x36>
 8003ffe:	e026      	b.n	800404e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004000:	4b19      	ldr	r3, [pc, #100]	@ (8004068 <HAL_RCC_GetSysClockFreq+0x98>)
 8004002:	613b      	str	r3, [r7, #16]
      break;
 8004004:	e026      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	0c9b      	lsrs	r3, r3, #18
 800400a:	f003 030f 	and.w	r3, r3, #15
 800400e:	4a17      	ldr	r2, [pc, #92]	@ (800406c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004010:	5cd3      	ldrb	r3, [r2, r3]
 8004012:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004014:	4b13      	ldr	r3, [pc, #76]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x94>)
 8004016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004018:	f003 030f 	and.w	r3, r3, #15
 800401c:	4a14      	ldr	r2, [pc, #80]	@ (8004070 <HAL_RCC_GetSysClockFreq+0xa0>)
 800401e:	5cd3      	ldrb	r3, [r2, r3]
 8004020:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d008      	beq.n	800403e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800402c:	4a0e      	ldr	r2, [pc, #56]	@ (8004068 <HAL_RCC_GetSysClockFreq+0x98>)
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	fbb2 f2f3 	udiv	r2, r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	fb02 f303 	mul.w	r3, r2, r3
 800403a:	617b      	str	r3, [r7, #20]
 800403c:	e004      	b.n	8004048 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a0c      	ldr	r2, [pc, #48]	@ (8004074 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004042:	fb02 f303 	mul.w	r3, r2, r3
 8004046:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	613b      	str	r3, [r7, #16]
      break;
 800404c:	e002      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800404e:	4b06      	ldr	r3, [pc, #24]	@ (8004068 <HAL_RCC_GetSysClockFreq+0x98>)
 8004050:	613b      	str	r3, [r7, #16]
      break;
 8004052:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004054:	693b      	ldr	r3, [r7, #16]
}
 8004056:	4618      	mov	r0, r3
 8004058:	371c      	adds	r7, #28
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	40021000 	.word	0x40021000
 8004068:	007a1200 	.word	0x007a1200
 800406c:	080068c0 	.word	0x080068c0
 8004070:	080068d0 	.word	0x080068d0
 8004074:	003d0900 	.word	0x003d0900

08004078 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004078:	b480      	push	{r7}
 800407a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800407c:	4b03      	ldr	r3, [pc, #12]	@ (800408c <HAL_RCC_GetHCLKFreq+0x14>)
 800407e:	681b      	ldr	r3, [r3, #0]
}
 8004080:	4618      	mov	r0, r3
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr
 800408a:	bf00      	nop
 800408c:	20000000 	.word	0x20000000

08004090 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004096:	f7ff ffef 	bl	8004078 <HAL_RCC_GetHCLKFreq>
 800409a:	4601      	mov	r1, r0
 800409c:	4b0b      	ldr	r3, [pc, #44]	@ (80040cc <HAL_RCC_GetPCLK1Freq+0x3c>)
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80040a4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80040a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	fa92 f2a2 	rbit	r2, r2
 80040b0:	603a      	str	r2, [r7, #0]
  return result;
 80040b2:	683a      	ldr	r2, [r7, #0]
 80040b4:	fab2 f282 	clz	r2, r2
 80040b8:	b2d2      	uxtb	r2, r2
 80040ba:	40d3      	lsrs	r3, r2
 80040bc:	4a04      	ldr	r2, [pc, #16]	@ (80040d0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80040be:	5cd3      	ldrb	r3, [r2, r3]
 80040c0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80040c4:	4618      	mov	r0, r3
 80040c6:	3708      	adds	r7, #8
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	40021000 	.word	0x40021000
 80040d0:	080068b8 	.word	0x080068b8

080040d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80040da:	f7ff ffcd 	bl	8004078 <HAL_RCC_GetHCLKFreq>
 80040de:	4601      	mov	r1, r0
 80040e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004110 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80040e8:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80040ec:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	fa92 f2a2 	rbit	r2, r2
 80040f4:	603a      	str	r2, [r7, #0]
  return result;
 80040f6:	683a      	ldr	r2, [r7, #0]
 80040f8:	fab2 f282 	clz	r2, r2
 80040fc:	b2d2      	uxtb	r2, r2
 80040fe:	40d3      	lsrs	r3, r2
 8004100:	4a04      	ldr	r2, [pc, #16]	@ (8004114 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004102:	5cd3      	ldrb	r3, [r2, r3]
 8004104:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004108:	4618      	mov	r0, r3
 800410a:	3708      	adds	r7, #8
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	40021000 	.word	0x40021000
 8004114:	080068b8 	.word	0x080068b8

08004118 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b092      	sub	sp, #72	@ 0x48
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004120:	2300      	movs	r3, #0
 8004122:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004124:	2300      	movs	r3, #0
 8004126:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004128:	2300      	movs	r3, #0
 800412a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 80d2 	beq.w	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800413c:	4b4d      	ldr	r3, [pc, #308]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800413e:	69db      	ldr	r3, [r3, #28]
 8004140:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d10e      	bne.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004148:	4b4a      	ldr	r3, [pc, #296]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800414a:	69db      	ldr	r3, [r3, #28]
 800414c:	4a49      	ldr	r2, [pc, #292]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800414e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004152:	61d3      	str	r3, [r2, #28]
 8004154:	4b47      	ldr	r3, [pc, #284]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004156:	69db      	ldr	r3, [r3, #28]
 8004158:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800415c:	60bb      	str	r3, [r7, #8]
 800415e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004160:	2301      	movs	r3, #1
 8004162:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004166:	4b44      	ldr	r3, [pc, #272]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800416e:	2b00      	cmp	r3, #0
 8004170:	d118      	bne.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004172:	4b41      	ldr	r3, [pc, #260]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a40      	ldr	r2, [pc, #256]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004178:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800417c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800417e:	f7fd fd23 	bl	8001bc8 <HAL_GetTick>
 8004182:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004184:	e008      	b.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004186:	f7fd fd1f 	bl	8001bc8 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	2b64      	cmp	r3, #100	@ 0x64
 8004192:	d901      	bls.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e12b      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004198:	4b37      	ldr	r3, [pc, #220]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0f0      	beq.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041a4:	4b33      	ldr	r3, [pc, #204]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80041a6:	6a1b      	ldr	r3, [r3, #32]
 80041a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	f000 8082 	beq.w	80042ba <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d07a      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041c4:	4b2b      	ldr	r3, [pc, #172]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80041c6:	6a1b      	ldr	r3, [r3, #32]
 80041c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80041d2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041d6:	fa93 f3a3 	rbit	r3, r3
 80041da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80041dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041de:	fab3 f383 	clz	r3, r3
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	461a      	mov	r2, r3
 80041e6:	4b25      	ldr	r3, [pc, #148]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041e8:	4413      	add	r3, r2
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	461a      	mov	r2, r3
 80041ee:	2301      	movs	r3, #1
 80041f0:	6013      	str	r3, [r2, #0]
 80041f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80041f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041fa:	fa93 f3a3 	rbit	r3, r3
 80041fe:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004202:	fab3 f383 	clz	r3, r3
 8004206:	b2db      	uxtb	r3, r3
 8004208:	461a      	mov	r2, r3
 800420a:	4b1c      	ldr	r3, [pc, #112]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800420c:	4413      	add	r3, r2
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	461a      	mov	r2, r3
 8004212:	2300      	movs	r3, #0
 8004214:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004216:	4a17      	ldr	r2, [pc, #92]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004218:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800421a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800421c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800421e:	f003 0301 	and.w	r3, r3, #1
 8004222:	2b00      	cmp	r3, #0
 8004224:	d049      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004226:	f7fd fccf 	bl	8001bc8 <HAL_GetTick>
 800422a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800422c:	e00a      	b.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800422e:	f7fd fccb 	bl	8001bc8 <HAL_GetTick>
 8004232:	4602      	mov	r2, r0
 8004234:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	f241 3288 	movw	r2, #5000	@ 0x1388
 800423c:	4293      	cmp	r3, r2
 800423e:	d901      	bls.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004240:	2303      	movs	r3, #3
 8004242:	e0d5      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8004244:	2302      	movs	r3, #2
 8004246:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800424a:	fa93 f3a3 	rbit	r3, r3
 800424e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004250:	2302      	movs	r3, #2
 8004252:	623b      	str	r3, [r7, #32]
 8004254:	6a3b      	ldr	r3, [r7, #32]
 8004256:	fa93 f3a3 	rbit	r3, r3
 800425a:	61fb      	str	r3, [r7, #28]
  return result;
 800425c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800425e:	fab3 f383 	clz	r3, r3
 8004262:	b2db      	uxtb	r3, r3
 8004264:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	d108      	bne.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800426e:	4b01      	ldr	r3, [pc, #4]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	e00d      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8004274:	40021000 	.word	0x40021000
 8004278:	40007000 	.word	0x40007000
 800427c:	10908100 	.word	0x10908100
 8004280:	2302      	movs	r3, #2
 8004282:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004284:	69bb      	ldr	r3, [r7, #24]
 8004286:	fa93 f3a3 	rbit	r3, r3
 800428a:	617b      	str	r3, [r7, #20]
 800428c:	4b5a      	ldr	r3, [pc, #360]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800428e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004290:	2202      	movs	r2, #2
 8004292:	613a      	str	r2, [r7, #16]
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	fa92 f2a2 	rbit	r2, r2
 800429a:	60fa      	str	r2, [r7, #12]
  return result;
 800429c:	68fa      	ldr	r2, [r7, #12]
 800429e:	fab2 f282 	clz	r2, r2
 80042a2:	b2d2      	uxtb	r2, r2
 80042a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042a8:	b2d2      	uxtb	r2, r2
 80042aa:	f002 021f 	and.w	r2, r2, #31
 80042ae:	2101      	movs	r1, #1
 80042b0:	fa01 f202 	lsl.w	r2, r1, r2
 80042b4:	4013      	ands	r3, r2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d0b9      	beq.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80042ba:	4b4f      	ldr	r3, [pc, #316]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80042bc:	6a1b      	ldr	r3, [r3, #32]
 80042be:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	494c      	ldr	r1, [pc, #304]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80042cc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d105      	bne.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042d4:	4b48      	ldr	r3, [pc, #288]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80042d6:	69db      	ldr	r3, [r3, #28]
 80042d8:	4a47      	ldr	r2, [pc, #284]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80042da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042de:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0301 	and.w	r3, r3, #1
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d008      	beq.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042ec:	4b42      	ldr	r3, [pc, #264]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80042ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f0:	f023 0203 	bic.w	r2, r3, #3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	493f      	ldr	r1, [pc, #252]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0302 	and.w	r3, r3, #2
 8004306:	2b00      	cmp	r3, #0
 8004308:	d008      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800430a:	4b3b      	ldr	r3, [pc, #236]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800430c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	4938      	ldr	r1, [pc, #224]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004318:	4313      	orrs	r3, r2
 800431a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0304 	and.w	r3, r3, #4
 8004324:	2b00      	cmp	r3, #0
 8004326:	d008      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004328:	4b33      	ldr	r3, [pc, #204]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800432a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800432c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	691b      	ldr	r3, [r3, #16]
 8004334:	4930      	ldr	r1, [pc, #192]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004336:	4313      	orrs	r3, r2
 8004338:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0320 	and.w	r3, r3, #32
 8004342:	2b00      	cmp	r3, #0
 8004344:	d008      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004346:	4b2c      	ldr	r3, [pc, #176]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800434a:	f023 0210 	bic.w	r2, r3, #16
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	695b      	ldr	r3, [r3, #20]
 8004352:	4929      	ldr	r1, [pc, #164]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004354:	4313      	orrs	r3, r2
 8004356:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004360:	2b00      	cmp	r3, #0
 8004362:	d008      	beq.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004364:	4b24      	ldr	r3, [pc, #144]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004370:	4921      	ldr	r1, [pc, #132]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004372:	4313      	orrs	r3, r2
 8004374:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800437e:	2b00      	cmp	r3, #0
 8004380:	d008      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004382:	4b1d      	ldr	r3, [pc, #116]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004386:	f023 0220 	bic.w	r2, r3, #32
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	699b      	ldr	r3, [r3, #24]
 800438e:	491a      	ldr	r1, [pc, #104]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004390:	4313      	orrs	r3, r2
 8004392:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F373xC) || defined(STM32F378xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800439c:	2b00      	cmp	r3, #0
 800439e:	d008      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PCLK2_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 80043a0:	4b15      	ldr	r3, [pc, #84]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	69db      	ldr	r3, [r3, #28]
 80043ac:	4912      	ldr	r1, [pc, #72]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	604b      	str	r3, [r1, #4]
#endif /* STM32F334x8 */

#if defined(STM32F373xC) || defined(STM32F378xx)
  
  /*------------------------------ SDADC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDADC) == RCC_PERIPHCLK_SDADC)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d008      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDADCSYSCLK_DIV(PeriphClkInit->SdadcClockSelection));
    
    /* Configure the SDADC clock prescaler */
    __HAL_RCC_SDADC_CONFIG(PeriphClkInit->SdadcClockSelection);
 80043be:	4b0e      	ldr	r3, [pc, #56]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a1b      	ldr	r3, [r3, #32]
 80043ca:	490b      	ldr	r1, [pc, #44]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80043cc:	4313      	orrs	r3, r2
 80043ce:	604b      	str	r3, [r1, #4]
  }

  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d008      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80043dc:	4b06      	ldr	r3, [pc, #24]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80043de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e8:	4903      	ldr	r1, [pc, #12]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80043ee:	2300      	movs	r3, #0
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3748      	adds	r7, #72	@ 0x48
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	40021000 	.word	0x40021000

080043fc <HAL_SDADC_Init>:
  *         the common reference voltage.
  * @param  hsdadc SDADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_SDADC_Init(SDADC_HandleTypeDef* hsdadc)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check SDADC handle */
  if(hsdadc == NULL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <HAL_SDADC_Init+0x12>
  {
    return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e07f      	b.n	800450e <HAL_SDADC_Init+0x112>
  assert_param(IS_SDADC_FAST_CONV_MODE(hsdadc->Init.FastConversionMode));
  assert_param(IS_SDADC_SLOW_CLOCK_MODE(hsdadc->Init.SlowClockMode));
  assert_param(IS_SDADC_VREF(hsdadc->Init.ReferenceVoltage));

  /* Initialize SDADC variables with default values */
  hsdadc->RegularContMode     = SDADC_CONTINUOUS_CONV_OFF;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	619a      	str	r2, [r3, #24]
  hsdadc->InjectedContMode    = SDADC_CONTINUOUS_CONV_OFF;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	61da      	str	r2, [r3, #28]
  hsdadc->InjectedChannelsNbr = 1U;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	621a      	str	r2, [r3, #32]
  hsdadc->InjConvRemaining    = 1U;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdadc->RegularTrigger      = SDADC_SOFTWARE_TRIGGER;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsdadc->InjectedTrigger     = SDADC_SOFTWARE_TRIGGER;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsdadc->ExtTriggerEdge      = SDADC_EXT_TRIG_RISING_EDGE;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004438:	631a      	str	r2, [r3, #48]	@ 0x30
  hsdadc->RegularMultimode    = SDADC_MULTIMODE_SDADC1_SDADC2;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsdadc->InjectedMultimode   = SDADC_MULTIMODE_SDADC1_SDADC2;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	639a      	str	r2, [r3, #56]	@ 0x38
  hsdadc->ErrorCode           = SDADC_ERROR_NONE;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Init the low level hardware */
  hsdadc->MspInitCallback(hsdadc);
#else
  /* Init the low level hardware */
  HAL_SDADC_MspInit(hsdadc);
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f7fd fa0b 	bl	8001868 <HAL_SDADC_MspInit>
#endif /* USE_HAL_SDADC_REGISTER_CALLBACKS */

  /* Set idle low power and slow clock modes */
  hsdadc->Instance->CR1 &= ~(SDADC_CR1_SBI|SDADC_CR1_PDI|SDADC_CR1_SLOWCK);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8004460:	601a      	str	r2, [r3, #0]
  hsdadc->Instance->CR1 |= (hsdadc->Init.IdleLowPowerMode | \
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	6819      	ldr	r1, [r3, #0]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685a      	ldr	r2, [r3, #4]
                            hsdadc->Init.SlowClockMode);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	68db      	ldr	r3, [r3, #12]
  hsdadc->Instance->CR1 |= (hsdadc->Init.IdleLowPowerMode | \
 8004470:	431a      	orrs	r2, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	430a      	orrs	r2, r1
 8004478:	601a      	str	r2, [r3, #0]

  /* Set fast conversion mode */
  hsdadc->Instance->CR2 &= ~(SDADC_CR2_FAST);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	685a      	ldr	r2, [r3, #4]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8004488:	605a      	str	r2, [r3, #4]
  hsdadc->Instance->CR2 |= hsdadc->Init.FastConversionMode;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	6859      	ldr	r1, [r3, #4]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	689a      	ldr	r2, [r3, #8]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	430a      	orrs	r2, r1
 800449a:	605a      	str	r2, [r3, #4]

  /* Set reference voltage common to all SDADC instances */
  /* Update this parameter only if needed to avoid unnecessary settling time */
  if((SDADC1->CR1 & SDADC_CR1_REFV) != hsdadc->Init.ReferenceVoltage)
 800449c:	4b1e      	ldr	r3, [pc, #120]	@ (8004518 <HAL_SDADC_Init+0x11c>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	691b      	ldr	r3, [r3, #16]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d00f      	beq.n	80044cc <HAL_SDADC_Init+0xd0>
  {
    /* Voltage reference bits are common to all SADC instances but are        */
    /* present in SDADC1 register.                                            */
    SDADC1->CR1 &= ~(SDADC_CR1_REFV);
 80044ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004518 <HAL_SDADC_Init+0x11c>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a19      	ldr	r2, [pc, #100]	@ (8004518 <HAL_SDADC_Init+0x11c>)
 80044b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044b6:	6013      	str	r3, [r2, #0]
    SDADC1->CR1 |= hsdadc->Init.ReferenceVoltage;
 80044b8:	4b17      	ldr	r3, [pc, #92]	@ (8004518 <HAL_SDADC_Init+0x11c>)
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	691b      	ldr	r3, [r3, #16]
 80044c0:	4915      	ldr	r1, [pc, #84]	@ (8004518 <HAL_SDADC_Init+0x11c>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	600b      	str	r3, [r1, #0]

    /* Wait at least 2ms before setting ADON */
    HAL_Delay(2U);
 80044c6:	2002      	movs	r0, #2
 80044c8:	f7fd fb8a 	bl	8001be0 <HAL_Delay>
  }

  /* Enable SDADC */
  hsdadc->Instance->CR2 |= SDADC_CR2_ADON;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	685a      	ldr	r2, [r3, #4]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f042 0201 	orr.w	r2, r2, #1
 80044da:	605a      	str	r2, [r3, #4]

  /* Wait end of stabilization */
  tickstart = HAL_GetTick();
 80044dc:	f7fd fb74 	bl	8001bc8 <HAL_GetTick>
 80044e0:	60f8      	str	r0, [r7, #12]
  while((hsdadc->Instance->ISR & SDADC_ISR_STABIP) != 0UL)
 80044e2:	e008      	b.n	80044f6 <HAL_SDADC_Init+0xfa>
  {
    if((HAL_GetTick()-tickstart) > SDADC_TIMEOUT)
 80044e4:	f7fd fb70 	bl	8001bc8 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2bc8      	cmp	r3, #200	@ 0xc8
 80044f0:	d901      	bls.n	80044f6 <HAL_SDADC_Init+0xfa>
    {
      return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e00b      	b.n	800450e <HAL_SDADC_Init+0x112>
  while((hsdadc->Instance->ISR & SDADC_ISR_STABIP) != 0UL)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d1ef      	bne.n	80044e4 <HAL_SDADC_Init+0xe8>
    }
  }

  /* Set SDADC to ready state */
  hsdadc->State = HAL_SDADC_STATE_READY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return HAL status */
  return HAL_OK;
 800450c:	2300      	movs	r3, #0
}
 800450e:	4618      	mov	r0, r3
 8004510:	3710      	adds	r7, #16
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	40016000 	.word	0x40016000

0800451c <HAL_SDADC_PrepareChannelConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_PrepareChannelConfig(SDADC_HandleTypeDef *hsdadc,
                                                 uint32_t ConfIndex,
                                                 SDADC_ConfParamTypeDef* ConfParamStruct)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b086      	sub	sp, #24
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004528:	2300      	movs	r3, #0
 800452a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_SDADC_GAIN(ConfParamStruct->Gain));
  assert_param(IS_SDADC_COMMON_MODE(ConfParamStruct->CommonMode));
  assert_param(IS_SDADC_OFFSET_VALUE(ConfParamStruct->Offset));

  /* Check SDADC state is ready */
  if(hsdadc->State != HAL_SDADC_STATE_READY)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004532:	2b01      	cmp	r3, #1
 8004534:	d002      	beq.n	800453c <HAL_SDADC_PrepareChannelConfig+0x20>
  {
    status = HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	75fb      	strb	r3, [r7, #23]
 800453a:	e025      	b.n	8004588 <HAL_SDADC_PrepareChannelConfig+0x6c>
  }
  else
  {
    /* Enter init mode */
    if(SDADC_EnterInitMode(hsdadc) != HAL_OK)
 800453c:	68f8      	ldr	r0, [r7, #12]
 800453e:	f000 f9df 	bl	8004900 <SDADC_EnterInitMode>
 8004542:	4603      	mov	r3, r0
 8004544:	2b00      	cmp	r3, #0
 8004546:	d006      	beq.n	8004556 <HAL_SDADC_PrepareChannelConfig+0x3a>
    {
      /* Set SDADC in error state */
      hsdadc->State = HAL_SDADC_STATE_ERROR;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	22ff      	movs	r2, #255	@ 0xff
 800454c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      status = HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	75fb      	strb	r3, [r7, #23]
 8004554:	e018      	b.n	8004588 <HAL_SDADC_PrepareChannelConfig+0x6c>
    }
    else
    {
      /* Program configuration register with parameters */
      tmp = (uint32_t)((uint32_t)(hsdadc->Instance) + \
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	461a      	mov	r2, r3
                       SDADC_CONFREG_OFFSET + \
                       (uint32_t)(ConfIndex << 2UL));
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	009b      	lsls	r3, r3, #2
      tmp = (uint32_t)((uint32_t)(hsdadc->Instance) + \
 8004560:	4413      	add	r3, r2
 8004562:	3320      	adds	r3, #32
 8004564:	613b      	str	r3, [r7, #16]
      *(__IO uint32_t *) (tmp) = (uint32_t) (ConfParamStruct->InputMode | \
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681a      	ldr	r2, [r3, #0]
                                             ConfParamStruct->Gain | \
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
      *(__IO uint32_t *) (tmp) = (uint32_t) (ConfParamStruct->InputMode | \
 800456e:	431a      	orrs	r2, r3
                                             ConfParamStruct->CommonMode | \
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	689b      	ldr	r3, [r3, #8]
                                             ConfParamStruct->Gain | \
 8004574:	ea42 0103 	orr.w	r1, r2, r3
                                             ConfParamStruct->Offset);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	68da      	ldr	r2, [r3, #12]
      *(__IO uint32_t *) (tmp) = (uint32_t) (ConfParamStruct->InputMode | \
 800457c:	693b      	ldr	r3, [r7, #16]
                                             ConfParamStruct->CommonMode | \
 800457e:	430a      	orrs	r2, r1
      *(__IO uint32_t *) (tmp) = (uint32_t) (ConfParamStruct->InputMode | \
 8004580:	601a      	str	r2, [r3, #0]
      /* Exit init mode */
      SDADC_ExitInitMode(hsdadc);
 8004582:	68f8      	ldr	r0, [r7, #12]
 8004584:	f000 f9df 	bl	8004946 <SDADC_ExitInitMode>
    }
  }
  /* Return function status */
  return status;
 8004588:	7dfb      	ldrb	r3, [r7, #23]
}
 800458a:	4618      	mov	r0, r3
 800458c:	3718      	adds	r7, #24
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
	...

08004594 <HAL_SDADC_AssociateChannelConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_AssociateChannelConfig(SDADC_HandleTypeDef *hsdadc,
                                                   uint32_t Channel,
                                                   uint32_t ConfIndex)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b086      	sub	sp, #24
 8004598:	af00      	add	r7, sp, #0
 800459a:	60f8      	str	r0, [r7, #12]
 800459c:	60b9      	str	r1, [r7, #8]
 800459e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045a0:	2300      	movs	r3, #0
 80045a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));
  assert_param(IS_SDADC_REGULAR_CHANNEL(Channel));
  assert_param(IS_SDADC_CONF_INDEX(ConfIndex));

  /* Check SDADC state is ready */
  if(hsdadc->State != HAL_SDADC_STATE_READY)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d002      	beq.n	80045b4 <HAL_SDADC_AssociateChannelConfig+0x20>
  {
    status = HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	75fb      	strb	r3, [r7, #23]
 80045b2:	e037      	b.n	8004624 <HAL_SDADC_AssociateChannelConfig+0x90>
  }
  else
  {
    /* Enter init mode */
    if(SDADC_EnterInitMode(hsdadc) != HAL_OK)
 80045b4:	68f8      	ldr	r0, [r7, #12]
 80045b6:	f000 f9a3 	bl	8004900 <SDADC_EnterInitMode>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d006      	beq.n	80045ce <HAL_SDADC_AssociateChannelConfig+0x3a>
    {
      /* Set SDADC in error state */
      hsdadc->State = HAL_SDADC_STATE_ERROR;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	22ff      	movs	r2, #255	@ 0xff
 80045c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      status = HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	75fb      	strb	r3, [r7, #23]
 80045cc:	e02a      	b.n	8004624 <HAL_SDADC_AssociateChannelConfig+0x90>
    }
    else
    {
      /* Program channel configuration register according parameters */
      if(Channel != SDADC_CHANNEL_8)
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	4a17      	ldr	r2, [pc, #92]	@ (8004630 <HAL_SDADC_AssociateChannelConfig+0x9c>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d01f      	beq.n	8004616 <HAL_SDADC_AssociateChannelConfig+0x82>
      {
        /* Get channel number */
        channelnum = (uint32_t)(Channel>>16UL);
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	0c1b      	lsrs	r3, r3, #16
 80045da:	613b      	str	r3, [r7, #16]

        /* Set the channel configuration */
        hsdadc->Instance->CONFCHR1 &= (uint32_t) ~((uint32_t)SDADC_CONFCHR1_CONFCH0 << ((channelnum << 2UL) & 0x1FUL));
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	f003 031f 	and.w	r3, r3, #31
 80045ea:	2203      	movs	r2, #3
 80045ec:	fa02 f303 	lsl.w	r3, r2, r3
 80045f0:	43da      	mvns	r2, r3
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	400a      	ands	r2, r1
 80045f8:	641a      	str	r2, [r3, #64]	@ 0x40
        hsdadc->Instance->CONFCHR1 |= (uint32_t) (ConfIndex << ((channelnum << 2UL) & 0x1FUL));
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	f003 031f 	and.w	r3, r3, #31
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	409a      	lsls	r2, r3
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	641a      	str	r2, [r3, #64]	@ 0x40
 8004614:	e003      	b.n	800461e <HAL_SDADC_AssociateChannelConfig+0x8a>
      }
      else
      {
        hsdadc->Instance->CONFCHR2 = (uint32_t) (ConfIndex);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      /* Exit init mode */
      SDADC_ExitInitMode(hsdadc);
 800461e:	68f8      	ldr	r0, [r7, #12]
 8004620:	f000 f991 	bl	8004946 <SDADC_ExitInitMode>
    }
  }
  /* Return function status */
  return status;
 8004624:	7dfb      	ldrb	r3, [r7, #23]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3718      	adds	r7, #24
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	00080100 	.word	0x00080100

08004634 <HAL_SDADC_InjectedConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_InjectedConfigChannel(SDADC_HandleTypeDef *hsdadc,
                                                  uint32_t Channel,
                                                  uint32_t ContinuousMode)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b086      	sub	sp, #24
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004640:	2300      	movs	r3, #0
 8004642:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));
  assert_param(IS_SDADC_INJECTED_CHANNEL(Channel));
  assert_param(IS_SDADC_CONTINUOUS_MODE(ContinuousMode));

  /* Check SDADC state */
  if((hsdadc->State != HAL_SDADC_STATE_RESET) && (hsdadc->State != HAL_SDADC_STATE_ERROR))
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800464a:	2b00      	cmp	r3, #0
 800464c:	d027      	beq.n	800469e <HAL_SDADC_InjectedConfigChannel+0x6a>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004654:	2bff      	cmp	r3, #255	@ 0xff
 8004656:	d022      	beq.n	800469e <HAL_SDADC_InjectedConfigChannel+0x6a>
  {
    /* Set JCHG[8:0] bits in SDADC_JCHG */
    hsdadc->Instance->JCHGR = (uint32_t) (Channel & SDADC_LSB_MASK);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	68ba      	ldr	r2, [r7, #8]
 800465e:	b292      	uxth	r2, r2
 8004660:	615a      	str	r2, [r3, #20]
    /* Set or clear JCONT bit in SDADC_CR2 */
    if(ContinuousMode == SDADC_CONTINUOUS_CONV_ON)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d108      	bne.n	800467a <HAL_SDADC_InjectedConfigChannel+0x46>
    {
      hsdadc->Instance->CR2 |= SDADC_CR2_JCONT;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f042 0220 	orr.w	r2, r2, #32
 8004676:	605a      	str	r2, [r3, #4]
 8004678:	e007      	b.n	800468a <HAL_SDADC_InjectedConfigChannel+0x56>
    }
    else
    {
      hsdadc->Instance->CR2 &= ~(SDADC_CR2_JCONT);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	685a      	ldr	r2, [r3, #4]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f022 0220 	bic.w	r2, r2, #32
 8004688:	605a      	str	r2, [r3, #4]
    }
    /* Store continuous mode information */
    hsdadc->InjectedContMode = ContinuousMode;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	61da      	str	r2, [r3, #28]
    /* Store number of injected channels */
    hsdadc->InjectedChannelsNbr = SDADC_GetInjChannelsNbr(Channel);
 8004690:	68b8      	ldr	r0, [r7, #8]
 8004692:	f000 f96a 	bl	800496a <SDADC_GetInjChannelsNbr>
 8004696:	4602      	mov	r2, r0
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	621a      	str	r2, [r3, #32]
 800469c:	e001      	b.n	80046a2 <HAL_SDADC_InjectedConfigChannel+0x6e>
  }
  else
  {
    status = HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 80046a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3718      	adds	r7, #24
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <HAL_SDADC_SelectInjectedTrigger>:
  *            @arg SDADC_SYNCHRONOUS_TRIGGER : Synchronous with SDADC1 (only for SDADC2 and SDADC3).
  *            @arg SDADC_EXTERNAL_TRIGGER : External trigger.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_SelectInjectedTrigger(SDADC_HandleTypeDef *hsdadc, uint32_t Trigger)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b085      	sub	sp, #20
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046b6:	2300      	movs	r3, #0
 80046b8:	73fb      	strb	r3, [r7, #15]
  /* Check parameters */
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));
  assert_param(IS_SDADC_INJECTED_TRIGGER(Trigger));

  /* Check parameters compatibility */
  if((hsdadc->Instance == SDADC1) && (Trigger == SDADC_SYNCHRONOUS_TRIGGER))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a12      	ldr	r2, [pc, #72]	@ (8004708 <HAL_SDADC_SelectInjectedTrigger+0x5c>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d105      	bne.n	80046d0 <HAL_SDADC_SelectInjectedTrigger+0x24>
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d102      	bne.n	80046d0 <HAL_SDADC_SelectInjectedTrigger+0x24>
  {
    status = HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	73fb      	strb	r3, [r7, #15]
 80046ce:	e014      	b.n	80046fa <HAL_SDADC_SelectInjectedTrigger+0x4e>
  }
  /* Check SDADC state */
  else if((hsdadc->State == HAL_SDADC_STATE_READY) || \
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d009      	beq.n	80046ee <HAL_SDADC_SelectInjectedTrigger+0x42>
          (hsdadc->State == HAL_SDADC_STATE_CALIB) || \
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
  else if((hsdadc->State == HAL_SDADC_STATE_READY) || \
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d004      	beq.n	80046ee <HAL_SDADC_SelectInjectedTrigger+0x42>
          (hsdadc->State == HAL_SDADC_STATE_REG))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
          (hsdadc->State == HAL_SDADC_STATE_CALIB) || \
 80046ea:	2b03      	cmp	r3, #3
 80046ec:	d103      	bne.n	80046f6 <HAL_SDADC_SelectInjectedTrigger+0x4a>
  {
    /* Store regular trigger information */
    hsdadc->InjectedTrigger = Trigger;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	683a      	ldr	r2, [r7, #0]
 80046f2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80046f4:	e001      	b.n	80046fa <HAL_SDADC_SelectInjectedTrigger+0x4e>
  }
  else
  {
    status = HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return function status */
  return status;
 80046fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3714      	adds	r7, #20
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	40016000 	.word	0x40016000

0800470c <HAL_SDADC_SelectInjectedDelay>:
  *         This parameter can be a value of @ref SDADC_InjectedDelay.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_SelectInjectedDelay(SDADC_HandleTypeDef *hsdadc,
                                                uint32_t InjectedDelay)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004716:	2300      	movs	r3, #0
 8004718:	73fb      	strb	r3, [r7, #15]
  /* Check parameters */
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));
  assert_param(IS_SDADC_INJECTED_DELAY(InjectedDelay));

  /* Check SDADC state */
  if(hsdadc->State == HAL_SDADC_STATE_READY)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004720:	2b01      	cmp	r3, #1
 8004722:	d120      	bne.n	8004766 <HAL_SDADC_SelectInjectedDelay+0x5a>
  {
    /* Enter init mode */
    if(SDADC_EnterInitMode(hsdadc) != HAL_OK)
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 f8eb 	bl	8004900 <SDADC_EnterInitMode>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d006      	beq.n	800473e <HAL_SDADC_SelectInjectedDelay+0x32>
    {
      /* Set SDADC in error state */
      hsdadc->State = HAL_SDADC_STATE_ERROR;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	22ff      	movs	r2, #255	@ 0xff
 8004734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      status = HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	73fb      	strb	r3, [r7, #15]
 800473c:	e015      	b.n	800476a <HAL_SDADC_SelectInjectedDelay+0x5e>
    }
    else
    {
      /* Set JDS bit in SDADC_CR2 register */
      hsdadc->Instance->CR2 &= ~(SDADC_CR2_JDS);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800474c:	605a      	str	r2, [r3, #4]
      hsdadc->Instance->CR2 |= InjectedDelay;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	6859      	ldr	r1, [r3, #4]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	683a      	ldr	r2, [r7, #0]
 800475a:	430a      	orrs	r2, r1
 800475c:	605a      	str	r2, [r3, #4]

      /* Exit init mode */
      SDADC_ExitInitMode(hsdadc);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 f8f1 	bl	8004946 <SDADC_ExitInitMode>
 8004764:	e001      	b.n	800476a <HAL_SDADC_SelectInjectedDelay+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	73fb      	strb	r3, [r7, #15]
  }
  /* Return function status */
  return status;
 800476a:	7bfb      	ldrb	r3, [r7, #15]
}
 800476c:	4618      	mov	r0, r3
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <HAL_SDADC_InjectedStart>:
  *         or if regular conversion is ongoing.
  * @param  hsdadc SDADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_InjectedStart(SDADC_HandleTypeDef *hsdadc)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));

  /* Check SDADC state */
  if((hsdadc->State == HAL_SDADC_STATE_READY) || \
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004782:	2b01      	cmp	r3, #1
 8004784:	d004      	beq.n	8004790 <HAL_SDADC_InjectedStart+0x1c>
     (hsdadc->State == HAL_SDADC_STATE_REG))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
  if((hsdadc->State == HAL_SDADC_STATE_READY) || \
 800478c:	2b03      	cmp	r3, #3
 800478e:	d105      	bne.n	800479c <HAL_SDADC_InjectedStart+0x28>
  {
    /* Start injected conversion */
    status = SDADC_InjConvStart(hsdadc);
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f000 f90e 	bl	80049b2 <SDADC_InjConvStart>
 8004796:	4603      	mov	r3, r0
 8004798:	73fb      	strb	r3, [r7, #15]
 800479a:	e001      	b.n	80047a0 <HAL_SDADC_InjectedStart+0x2c>
  }
  else
  {
    status = HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return function status */
  return status;
 80047a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}

080047aa <HAL_SDADC_PollForInjectedConversion>:
  * @param  Timeout Timeout value in milliseconds.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_PollForInjectedConversion(SDADC_HandleTypeDef* hsdadc,
                                                      uint32_t Timeout)
{
 80047aa:	b580      	push	{r7, lr}
 80047ac:	b084      	sub	sp, #16
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]
 80047b2:	6039      	str	r1, [r7, #0]

  /* Check parameters */
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));

  /* Check SDADC state */
  if((hsdadc->State != HAL_SDADC_STATE_INJ) && \
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047ba:	2b04      	cmp	r3, #4
 80047bc:	d006      	beq.n	80047cc <HAL_SDADC_PollForInjectedConversion+0x22>
     (hsdadc->State != HAL_SDADC_STATE_REG_INJ))
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
  if((hsdadc->State != HAL_SDADC_STATE_INJ) && \
 80047c4:	2b05      	cmp	r3, #5
 80047c6:	d001      	beq.n	80047cc <HAL_SDADC_PollForInjectedConversion+0x22>
  {
    /* Return error status */
    return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e057      	b.n	800487c <HAL_SDADC_PollForInjectedConversion+0xd2>
  }
  else
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80047cc:	f7fd f9fc 	bl	8001bc8 <HAL_GetTick>
 80047d0:	60f8      	str	r0, [r7, #12]

    /* Wait JEOCF bit in SDADC_ISR register */
    while((hsdadc->Instance->ISR & SDADC_ISR_JEOCF) != SDADC_ISR_JEOCF)
 80047d2:	e010      	b.n	80047f6 <HAL_SDADC_PollForInjectedConversion+0x4c>
    {
      /* Check the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047da:	d00c      	beq.n	80047f6 <HAL_SDADC_PollForInjectedConversion+0x4c>
      {
        if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0UL))
 80047dc:	f7fd f9f4 	bl	8001bc8 <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	683a      	ldr	r2, [r7, #0]
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d302      	bcc.n	80047f2 <HAL_SDADC_PollForInjectedConversion+0x48>
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d101      	bne.n	80047f6 <HAL_SDADC_PollForInjectedConversion+0x4c>
        {
          /* Return timeout status */
          return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e042      	b.n	800487c <HAL_SDADC_PollForInjectedConversion+0xd2>
    while((hsdadc->Instance->ISR & SDADC_ISR_JEOCF) != SDADC_ISR_JEOCF)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	f003 0302 	and.w	r3, r3, #2
 8004800:	2b02      	cmp	r3, #2
 8004802:	d1e7      	bne.n	80047d4 <HAL_SDADC_PollForInjectedConversion+0x2a>
        }
      }
    }
    /* Check if overrun occurs */
    if((hsdadc->Instance->ISR & SDADC_ISR_JOVRF) == SDADC_ISR_JOVRF)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f003 0304 	and.w	r3, r3, #4
 800480e:	2b04      	cmp	r3, #4
 8004810:	d10d      	bne.n	800482e <HAL_SDADC_PollForInjectedConversion+0x84>
    {
      /* Update error code and call error callback */
      hsdadc->ErrorCode = SDADC_ERROR_INJECTED_OVERRUN;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2202      	movs	r2, #2
 8004816:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_SDADC_REGISTER_CALLBACKS == 1)
      hsdadc->ErrorCallback(hsdadc);
#else
      HAL_SDADC_ErrorCallback(hsdadc);
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f000 f867 	bl	80048ec <HAL_SDADC_ErrorCallback>
#endif /* USE_HAL_SDADC_REGISTER_CALLBACKS */

      /* Set CLRJOVRF bit in SDADC_CLRISR register */
      hsdadc->Instance->CLRISR |= SDADC_ISR_CLRJOVRF;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68da      	ldr	r2, [r3, #12]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f042 0204 	orr.w	r2, r2, #4
 800482c:	60da      	str	r2, [r3, #12]
    }
    /* Update remaining injected conversions */
    hsdadc->InjConvRemaining--;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004832:	1e5a      	subs	r2, r3, #1
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	625a      	str	r2, [r3, #36]	@ 0x24
    if(hsdadc->InjConvRemaining == 0UL)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483c:	2b00      	cmp	r3, #0
 800483e:	d103      	bne.n	8004848 <HAL_SDADC_PollForInjectedConversion+0x9e>
    {
      /* end of injected sequence, reset the value */
      hsdadc->InjConvRemaining = hsdadc->InjectedChannelsNbr;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6a1a      	ldr	r2, [r3, #32]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Update SDADC state only if not continuous conversion, SW trigger */
    /* and end of injected sequence */
    if((hsdadc->InjectedContMode == SDADC_CONTINUOUS_CONV_OFF) && \
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	69db      	ldr	r3, [r3, #28]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d114      	bne.n	800487a <HAL_SDADC_PollForInjectedConversion+0xd0>
       (hsdadc->InjectedTrigger == SDADC_SOFTWARE_TRIGGER) && \
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    if((hsdadc->InjectedContMode == SDADC_CONTINUOUS_CONV_OFF) && \
 8004854:	2b00      	cmp	r3, #0
 8004856:	d110      	bne.n	800487a <HAL_SDADC_PollForInjectedConversion+0xd0>
       (hsdadc->InjConvRemaining == hsdadc->InjectedChannelsNbr))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a1b      	ldr	r3, [r3, #32]
       (hsdadc->InjectedTrigger == SDADC_SOFTWARE_TRIGGER) && \
 8004860:	429a      	cmp	r2, r3
 8004862:	d10a      	bne.n	800487a <HAL_SDADC_PollForInjectedConversion+0xd0>
    {
      hsdadc->State = (hsdadc->State == HAL_SDADC_STATE_INJ) ? \
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
                      HAL_SDADC_STATE_READY : HAL_SDADC_STATE_REG;
 800486a:	2b04      	cmp	r3, #4
 800486c:	d101      	bne.n	8004872 <HAL_SDADC_PollForInjectedConversion+0xc8>
 800486e:	2201      	movs	r2, #1
 8004870:	e000      	b.n	8004874 <HAL_SDADC_PollForInjectedConversion+0xca>
 8004872:	2203      	movs	r2, #3
      hsdadc->State = (hsdadc->State == HAL_SDADC_STATE_INJ) ? \
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Return function status */
    return HAL_OK;
 800487a:	2300      	movs	r3, #0
  }
}
 800487c:	4618      	mov	r0, r3
 800487e:	3710      	adds	r7, #16
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <HAL_SDADC_InjectedStop>:
  * @note   This function should be called only if injected conversion is ongoing.
  * @param  hsdadc SDADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDADC_InjectedStop(SDADC_HandleTypeDef *hsdadc)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b084      	sub	sp, #16
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));

  /* Check SDADC state */
  if((hsdadc->State != HAL_SDADC_STATE_INJ) && \
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004892:	2b04      	cmp	r3, #4
 8004894:	d007      	beq.n	80048a6 <HAL_SDADC_InjectedStop+0x22>
     (hsdadc->State != HAL_SDADC_STATE_REG_INJ))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
  if((hsdadc->State != HAL_SDADC_STATE_INJ) && \
 800489c:	2b05      	cmp	r3, #5
 800489e:	d002      	beq.n	80048a6 <HAL_SDADC_InjectedStop+0x22>
  {
    /* Return error status */
    status = HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	73fb      	strb	r3, [r7, #15]
 80048a4:	e004      	b.n	80048b0 <HAL_SDADC_InjectedStop+0x2c>
  }
  else
  {
    /* Stop injected conversion */
    status = SDADC_InjConvStop(hsdadc);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 f8d3 	bl	8004a52 <SDADC_InjConvStop>
 80048ac:	4603      	mov	r3, r0
 80048ae:	73fb      	strb	r3, [r7, #15]
  }
  /* Return function status */
  return status;
 80048b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3710      	adds	r7, #16
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}

080048ba <HAL_SDADC_InjectedGetValue>:
  * @param  hsdadc SDADC handle.
  * @param  Channel Corresponding channel of injected conversion.
  * @retval Injected conversion value
  */
uint32_t HAL_SDADC_InjectedGetValue(SDADC_HandleTypeDef *hsdadc, uint32_t* Channel)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b085      	sub	sp, #20
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
 80048c2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_SDADC_ALL_INSTANCE(hsdadc->Instance));
  assert_param(Channel != ((void*) 0));

  /* Read SDADC_JDATAR register and extract channel and conversion value */
  value = hsdadc->Instance->JDATAR;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048ca:	60fb      	str	r3, [r7, #12]
  *Channel = ((value & SDADC_JDATAR_JDATACH) >> SDADC_JDATAR_CH_OFFSET);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	0e1b      	lsrs	r3, r3, #24
 80048d0:	f003 020f 	and.w	r2, r3, #15
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	601a      	str	r2, [r3, #0]
  value &= SDADC_JDATAR_JDATA;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	b29b      	uxth	r3, r3
 80048dc:	60fb      	str	r3, [r7, #12]

  /* Return injected conversion value */
  return value;
 80048de:	68fb      	ldr	r3, [r7, #12]
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3714      	adds	r7, #20
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <HAL_SDADC_ErrorCallback>:
  * @brief  Error callback.
  * @param  hsdadc SDADC handle.
  * @retval None
  */
__weak void HAL_SDADC_ErrorCallback(SDADC_HandleTypeDef* hsdadc)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  UNUSED(hsdadc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDADC_ErrorCallback could be implemented in the user file.
   */
}
 80048f4:	bf00      	nop
 80048f6:	370c      	adds	r7, #12
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <SDADC_EnterInitMode>:
  * @brief  This function allows to enter in init mode for SDADC instance.
  * @param  hsdadc SDADC handle.
  * @retval HAL status.
  */
static HAL_StatusTypeDef SDADC_EnterInitMode(SDADC_HandleTypeDef* hsdadc)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Set INIT bit on SDADC_CR1 register */
  hsdadc->Instance->CR1 |= SDADC_CR1_INIT;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004916:	601a      	str	r2, [r3, #0]

  /* Wait INITRDY bit on SDADC_ISR */
  tickstart = HAL_GetTick();
 8004918:	f7fd f956 	bl	8001bc8 <HAL_GetTick>
 800491c:	60f8      	str	r0, [r7, #12]
  while((hsdadc->Instance->ISR & SDADC_ISR_INITRDY) == (uint32_t)RESET)
 800491e:	e008      	b.n	8004932 <SDADC_EnterInitMode+0x32>
  {
    if((HAL_GetTick()-tickstart) > SDADC_TIMEOUT)
 8004920:	f7fd f952 	bl	8001bc8 <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	2bc8      	cmp	r3, #200	@ 0xc8
 800492c:	d901      	bls.n	8004932 <SDADC_EnterInitMode+0x32>
    {
      return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e005      	b.n	800493e <SDADC_EnterInitMode+0x3e>
  while((hsdadc->Instance->ISR & SDADC_ISR_INITRDY) == (uint32_t)RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	2b00      	cmp	r3, #0
 800493a:	daf1      	bge.n	8004920 <SDADC_EnterInitMode+0x20>
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}

08004946 <SDADC_ExitInitMode>:
  * @brief  This function allows to exit from init mode for SDADC instance.
  * @param  hsdadc SDADC handle.
  * @retval None.
  */
static void SDADC_ExitInitMode(SDADC_HandleTypeDef* hsdadc)
{
 8004946:	b480      	push	{r7}
 8004948:	b083      	sub	sp, #12
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
  /* Reset INIT bit in SDADC_CR1 register */
  hsdadc->Instance->CR1 &= ~(SDADC_CR1_INIT);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800495c:	601a      	str	r2, [r3, #0]
}
 800495e:	bf00      	nop
 8004960:	370c      	adds	r7, #12
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr

0800496a <SDADC_GetInjChannelsNbr>:
  * @brief  This function allows to get the number of injected channels.
  * @param  Channels bitfield of injected channels.
  * @retval Number of injected channels.
  */
static uint32_t SDADC_GetInjChannelsNbr(uint32_t Channels)
{
 800496a:	b480      	push	{r7}
 800496c:	b087      	sub	sp, #28
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
  uint32_t nbChannels = 0UL;
 8004972:	2300      	movs	r3, #0
 8004974:	617b      	str	r3, [r7, #20]
  uint32_t tmp,i;

  /* Get the number of channels from bitfield */
  tmp = (uint32_t) (Channels & SDADC_LSB_MASK);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	b29b      	uxth	r3, r3
 800497a:	613b      	str	r3, [r7, #16]
  for(i = 0UL ; i < 9UL ; i++)
 800497c:	2300      	movs	r3, #0
 800497e:	60fb      	str	r3, [r7, #12]
 8004980:	e00d      	b.n	800499e <SDADC_GetInjChannelsNbr+0x34>
  {
    if((tmp & 0x00000001UL) != 0UL)
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	f003 0301 	and.w	r3, r3, #1
 8004988:	2b00      	cmp	r3, #0
 800498a:	d002      	beq.n	8004992 <SDADC_GetInjChannelsNbr+0x28>
    {
      nbChannels++;
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	3301      	adds	r3, #1
 8004990:	617b      	str	r3, [r7, #20]
    }
    tmp = (uint32_t) (tmp >> 1UL);
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	085b      	lsrs	r3, r3, #1
 8004996:	613b      	str	r3, [r7, #16]
  for(i = 0UL ; i < 9UL ; i++)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	3301      	adds	r3, #1
 800499c:	60fb      	str	r3, [r7, #12]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2b08      	cmp	r3, #8
 80049a2:	d9ee      	bls.n	8004982 <SDADC_GetInjChannelsNbr+0x18>
  }
  return nbChannels;
 80049a4:	697b      	ldr	r3, [r7, #20]
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	371c      	adds	r7, #28
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr

080049b2 <SDADC_InjConvStart>:
  * @brief  This function allows to really start injected conversion.
  * @param  hsdadc SDADC handle.
  * @retval HAL status.
  */
static HAL_StatusTypeDef SDADC_InjConvStart(SDADC_HandleTypeDef* hsdadc)
{
 80049b2:	b580      	push	{r7, lr}
 80049b4:	b084      	sub	sp, #16
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049ba:	2300      	movs	r3, #0
 80049bc:	73fb      	strb	r3, [r7, #15]

  /* Initialize number of injected conversions remaining */
  hsdadc->InjConvRemaining = hsdadc->InjectedChannelsNbr;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a1a      	ldr	r2, [r3, #32]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check injected trigger */
  if(hsdadc->InjectedTrigger == SDADC_SOFTWARE_TRIGGER)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d108      	bne.n	80049e0 <SDADC_InjConvStart+0x2e>
  {
    /* Set JSWSTART bit in SDADC_CR2 register */
    hsdadc->Instance->CR2 |= SDADC_CR2_JSWSTART;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	685a      	ldr	r2, [r3, #4]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049dc:	605a      	str	r2, [r3, #4]
 80049de:	e025      	b.n	8004a2c <SDADC_InjConvStart+0x7a>
  }
  else /* external or synchronous trigger */
  {
    /* Enter init mode */
    if(SDADC_EnterInitMode(hsdadc) != HAL_OK)
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f7ff ff8d 	bl	8004900 <SDADC_EnterInitMode>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d006      	beq.n	80049fa <SDADC_InjConvStart+0x48>
    {
      /* Set SDADC in error state */
      hsdadc->State = HAL_SDADC_STATE_ERROR;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	22ff      	movs	r2, #255	@ 0xff
 80049f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      status = HAL_TIMEOUT;
 80049f4:	2303      	movs	r3, #3
 80049f6:	73fb      	strb	r3, [r7, #15]
 80049f8:	e018      	b.n	8004a2c <SDADC_InjConvStart+0x7a>
    }
    else
    {
      if(hsdadc->InjectedTrigger == SDADC_SYNCHRONOUS_TRIGGER)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d108      	bne.n	8004a14 <SDADC_InjConvStart+0x62>
      {
        /* Set JSYNC bit in SDADC_CR1 register */
        hsdadc->Instance->CR1 |= SDADC_CR1_JSYNC;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a10:	601a      	str	r2, [r3, #0]
 8004a12:	e008      	b.n	8004a26 <SDADC_InjConvStart+0x74>
      }
      else /* external trigger */
      {
        /* Set JEXTEN[1:0] bits in SDADC_CR2 register */
        hsdadc->Instance->CR2 |= hsdadc->ExtTriggerEdge;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	6859      	ldr	r1, [r3, #4]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	430a      	orrs	r2, r1
 8004a24:	605a      	str	r2, [r3, #4]
      }
      /* Exit init mode */
      SDADC_ExitInitMode(hsdadc);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f7ff ff8d 	bl	8004946 <SDADC_ExitInitMode>
    }
  }
  /* Update SDADC state only if status is OK */
  if(status == HAL_OK)
 8004a2c:	7bfb      	ldrb	r3, [r7, #15]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d10a      	bne.n	8004a48 <SDADC_InjConvStart+0x96>
  {
    hsdadc->State = (hsdadc->State == HAL_SDADC_STATE_READY) ? \
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
                    HAL_SDADC_STATE_INJ : HAL_SDADC_STATE_REG_INJ;
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d101      	bne.n	8004a40 <SDADC_InjConvStart+0x8e>
 8004a3c:	2204      	movs	r2, #4
 8004a3e:	e000      	b.n	8004a42 <SDADC_InjConvStart+0x90>
 8004a40:	2205      	movs	r2, #5
    hsdadc->State = (hsdadc->State == HAL_SDADC_STATE_READY) ? \
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  /* Return function status */
  return status;
 8004a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3710      	adds	r7, #16
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}

08004a52 <SDADC_InjConvStop>:
  * @brief  This function allows to really stop injected conversion.
  * @param  hsdadc SDADC handle.
  * @retval HAL status.
  */
static HAL_StatusTypeDef SDADC_InjConvStop(SDADC_HandleTypeDef* hsdadc)
{
 8004a52:	b580      	push	{r7, lr}
 8004a54:	b084      	sub	sp, #16
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t dummy_read_for_register_reset;

  /* Check continuous mode */
  if(hsdadc->InjectedContMode == SDADC_CONTINUOUS_CONV_ON)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	69db      	ldr	r3, [r3, #28]
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d10c      	bne.n	8004a7c <SDADC_InjConvStop+0x2a>
  {
    /* Clear JEOCF by reading SDADC_JDATAR register */
    dummy_read_for_register_reset =  hsdadc->Instance->JDATAR;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a68:	60bb      	str	r3, [r7, #8]
    UNUSED(dummy_read_for_register_reset);
 8004a6a:	68bb      	ldr	r3, [r7, #8]

    /* Clear JCONT bit in SDADC_CR2 register */
    hsdadc->Instance->CR2 &= ~(SDADC_CR2_JCONT);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	685a      	ldr	r2, [r3, #4]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 0220 	bic.w	r2, r2, #32
 8004a7a:	605a      	str	r2, [r3, #4]
  }
  /* Wait for the end of injected conversion */
  tickstart = HAL_GetTick();
 8004a7c:	f7fd f8a4 	bl	8001bc8 <HAL_GetTick>
 8004a80:	60f8      	str	r0, [r7, #12]
  while((hsdadc->Instance->ISR & SDADC_ISR_JCIP) != 0UL)
 8004a82:	e00c      	b.n	8004a9e <SDADC_InjConvStop+0x4c>
  {
    if((HAL_GetTick()-tickstart) > SDADC_TIMEOUT)
 8004a84:	f7fd f8a0 	bl	8001bc8 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	2bc8      	cmp	r3, #200	@ 0xc8
 8004a90:	d905      	bls.n	8004a9e <SDADC_InjConvStop+0x4c>
    {
      /* Set SDADC in error state and return timeout status */
      hsdadc->State = HAL_SDADC_STATE_ERROR;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	22ff      	movs	r2, #255	@ 0xff
 8004a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e053      	b.n	8004b46 <SDADC_InjConvStop+0xf4>
  while((hsdadc->Instance->ISR & SDADC_ISR_JCIP) != 0UL)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d1eb      	bne.n	8004a84 <SDADC_InjConvStop+0x32>
    }
  }
  /* Check if trigger is not software */
  if(hsdadc->InjectedTrigger != SDADC_SOFTWARE_TRIGGER)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d023      	beq.n	8004afc <SDADC_InjConvStop+0xaa>
  {
    /* Enter init mode */
    if(SDADC_EnterInitMode(hsdadc) != HAL_OK)
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f7ff ff23 	bl	8004900 <SDADC_EnterInitMode>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d005      	beq.n	8004acc <SDADC_InjConvStop+0x7a>
    {
      /* Set SDADC in error state and return timeout status */
      hsdadc->State = HAL_SDADC_STATE_ERROR;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	22ff      	movs	r2, #255	@ 0xff
 8004ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e03c      	b.n	8004b46 <SDADC_InjConvStop+0xf4>
    }
    else
    {
      /* Check if trigger is synchronous */
      if(hsdadc->InjectedTrigger == SDADC_SYNCHRONOUS_TRIGGER)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d108      	bne.n	8004ae6 <SDADC_InjConvStop+0x94>
      {
        /* Clear JSYNC bit in SDADC_CR1 register */
        hsdadc->Instance->CR1 &= ~(SDADC_CR1_JSYNC);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004ae2:	601a      	str	r2, [r3, #0]
 8004ae4:	e007      	b.n	8004af6 <SDADC_InjConvStop+0xa4>
      }
      else /* external trigger */
      {
        /* Clear JEXTEN[1:0] bits in SDADC_CR2 register */
        hsdadc->Instance->CR2 &= ~(SDADC_CR2_JEXTEN);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	685a      	ldr	r2, [r3, #4]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8004af4:	605a      	str	r2, [r3, #4]
      }
      /* Exit init mode */
      SDADC_ExitInitMode(hsdadc);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f7ff ff25 	bl	8004946 <SDADC_ExitInitMode>
    }
  }
  /* Check if continuous mode */
  if(hsdadc->InjectedContMode == SDADC_CONTINUOUS_CONV_ON)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	69db      	ldr	r3, [r3, #28]
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d107      	bne.n	8004b14 <SDADC_InjConvStop+0xc2>
  {
    /* Restore JCONT bit in SDADC_CR2 register */
    hsdadc->Instance->CR2 |= SDADC_CR2_JCONT;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	685a      	ldr	r2, [r3, #4]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f042 0220 	orr.w	r2, r2, #32
 8004b12:	605a      	str	r2, [r3, #4]
  }
  /* Clear JEOCF by reading SDADC_JDATAR register */
  dummy_read_for_register_reset = hsdadc->Instance->JDATAR;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b1a:	60bb      	str	r3, [r7, #8]
  UNUSED(dummy_read_for_register_reset);
 8004b1c:	68bb      	ldr	r3, [r7, #8]

  /* Set CLRJOVRF bit in SDADC_CLRISR register */
  hsdadc->Instance->CLRISR |= SDADC_ISR_CLRJOVRF;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68da      	ldr	r2, [r3, #12]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f042 0204 	orr.w	r2, r2, #4
 8004b2c:	60da      	str	r2, [r3, #12]

  /* Update SDADC state */
  hsdadc->State = (hsdadc->State == HAL_SDADC_STATE_INJ) ? \
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
                  HAL_SDADC_STATE_READY : HAL_SDADC_STATE_REG;
 8004b34:	2b04      	cmp	r3, #4
 8004b36:	d101      	bne.n	8004b3c <SDADC_InjConvStop+0xea>
 8004b38:	2201      	movs	r2, #1
 8004b3a:	e000      	b.n	8004b3e <SDADC_InjConvStop+0xec>
 8004b3c:	2203      	movs	r2, #3
  hsdadc->State = (hsdadc->State == HAL_SDADC_STATE_INJ) ? \
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b082      	sub	sp, #8
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d101      	bne.n	8004b60 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e041      	b.n	8004be4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d106      	bne.n	8004b7a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f7fc feb7 	bl	80018e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2202      	movs	r2, #2
 8004b7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	3304      	adds	r3, #4
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	4610      	mov	r0, r2
 8004b8e:	f000 fa75 	bl	800507c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004be2:	2300      	movs	r3, #0
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3708      	adds	r7, #8
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d001      	beq.n	8004c04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e049      	b.n	8004c98 <HAL_TIM_Base_Start_IT+0xac>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2202      	movs	r2, #2
 8004c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	68da      	ldr	r2, [r3, #12]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f042 0201 	orr.w	r2, r2, #1
 8004c1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c24:	d01d      	beq.n	8004c62 <HAL_TIM_Base_Start_IT+0x76>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a1e      	ldr	r2, [pc, #120]	@ (8004ca4 <HAL_TIM_Base_Start_IT+0xb8>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d018      	beq.n	8004c62 <HAL_TIM_Base_Start_IT+0x76>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a1c      	ldr	r2, [pc, #112]	@ (8004ca8 <HAL_TIM_Base_Start_IT+0xbc>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d013      	beq.n	8004c62 <HAL_TIM_Base_Start_IT+0x76>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a1b      	ldr	r2, [pc, #108]	@ (8004cac <HAL_TIM_Base_Start_IT+0xc0>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d00e      	beq.n	8004c62 <HAL_TIM_Base_Start_IT+0x76>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a19      	ldr	r2, [pc, #100]	@ (8004cb0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d009      	beq.n	8004c62 <HAL_TIM_Base_Start_IT+0x76>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a18      	ldr	r2, [pc, #96]	@ (8004cb4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d004      	beq.n	8004c62 <HAL_TIM_Base_Start_IT+0x76>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a16      	ldr	r2, [pc, #88]	@ (8004cb8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d111      	bne.n	8004c86 <HAL_TIM_Base_Start_IT+0x9a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	f003 0307 	and.w	r3, r3, #7
 8004c6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2b06      	cmp	r3, #6
 8004c72:	d010      	beq.n	8004c96 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f042 0201 	orr.w	r2, r2, #1
 8004c82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c84:	e007      	b.n	8004c96 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f042 0201 	orr.w	r2, r2, #1
 8004c94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3714      	adds	r7, #20
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr
 8004ca4:	40000400 	.word	0x40000400
 8004ca8:	40000800 	.word	0x40000800
 8004cac:	40000c00 	.word	0x40000c00
 8004cb0:	40001800 	.word	0x40001800
 8004cb4:	40014000 	.word	0x40014000
 8004cb8:	40015c00 	.word	0x40015c00

08004cbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	691b      	ldr	r3, [r3, #16]
 8004cd2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	f003 0302 	and.w	r3, r3, #2
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d020      	beq.n	8004d20 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	f003 0302 	and.w	r3, r3, #2
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d01b      	beq.n	8004d20 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f06f 0202 	mvn.w	r2, #2
 8004cf0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	f003 0303 	and.w	r3, r3, #3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d003      	beq.n	8004d0e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 f999 	bl	800503e <HAL_TIM_IC_CaptureCallback>
 8004d0c:	e005      	b.n	8004d1a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 f98b 	bl	800502a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 f99c 	bl	8005052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	f003 0304 	and.w	r3, r3, #4
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d020      	beq.n	8004d6c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	f003 0304 	and.w	r3, r3, #4
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d01b      	beq.n	8004d6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f06f 0204 	mvn.w	r2, #4
 8004d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2202      	movs	r2, #2
 8004d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d003      	beq.n	8004d5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 f973 	bl	800503e <HAL_TIM_IC_CaptureCallback>
 8004d58:	e005      	b.n	8004d66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 f965 	bl	800502a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 f976 	bl	8005052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	f003 0308 	and.w	r3, r3, #8
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d020      	beq.n	8004db8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f003 0308 	and.w	r3, r3, #8
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d01b      	beq.n	8004db8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f06f 0208 	mvn.w	r2, #8
 8004d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2204      	movs	r2, #4
 8004d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	69db      	ldr	r3, [r3, #28]
 8004d96:	f003 0303 	and.w	r3, r3, #3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d003      	beq.n	8004da6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f000 f94d 	bl	800503e <HAL_TIM_IC_CaptureCallback>
 8004da4:	e005      	b.n	8004db2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f000 f93f 	bl	800502a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f000 f950 	bl	8005052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	f003 0310 	and.w	r3, r3, #16
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d020      	beq.n	8004e04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f003 0310 	and.w	r3, r3, #16
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d01b      	beq.n	8004e04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f06f 0210 	mvn.w	r2, #16
 8004dd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2208      	movs	r2, #8
 8004dda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	69db      	ldr	r3, [r3, #28]
 8004de2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d003      	beq.n	8004df2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 f927 	bl	800503e <HAL_TIM_IC_CaptureCallback>
 8004df0:	e005      	b.n	8004dfe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f000 f919 	bl	800502a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f000 f92a 	bl	8005052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	f003 0301 	and.w	r3, r3, #1
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d00c      	beq.n	8004e28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	f003 0301 	and.w	r3, r3, #1
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d007      	beq.n	8004e28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f06f 0201 	mvn.w	r2, #1
 8004e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f7fc fa4c 	bl	80012c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d00c      	beq.n	8004e4c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d007      	beq.n	8004e4c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f000 fad6 	bl	80053f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00c      	beq.n	8004e70 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d007      	beq.n	8004e70 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004e68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f000 f8fb 	bl	8005066 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	f003 0320 	and.w	r3, r3, #32
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d00c      	beq.n	8004e94 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f003 0320 	and.w	r3, r3, #32
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d007      	beq.n	8004e94 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f06f 0220 	mvn.w	r2, #32
 8004e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f000 faa8 	bl	80053e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e94:	bf00      	nop
 8004e96:	3710      	adds	r7, #16
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b084      	sub	sp, #16
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d101      	bne.n	8004eb8 <HAL_TIM_ConfigClockSource+0x1c>
 8004eb4:	2302      	movs	r3, #2
 8004eb6:	e0b4      	b.n	8005022 <HAL_TIM_ConfigClockSource+0x186>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2202      	movs	r2, #2
 8004ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004ed6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ede:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68ba      	ldr	r2, [r7, #8]
 8004ee6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ef0:	d03e      	beq.n	8004f70 <HAL_TIM_ConfigClockSource+0xd4>
 8004ef2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ef6:	f200 8087 	bhi.w	8005008 <HAL_TIM_ConfigClockSource+0x16c>
 8004efa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004efe:	f000 8086 	beq.w	800500e <HAL_TIM_ConfigClockSource+0x172>
 8004f02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f06:	d87f      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x16c>
 8004f08:	2b70      	cmp	r3, #112	@ 0x70
 8004f0a:	d01a      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0xa6>
 8004f0c:	2b70      	cmp	r3, #112	@ 0x70
 8004f0e:	d87b      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x16c>
 8004f10:	2b60      	cmp	r3, #96	@ 0x60
 8004f12:	d050      	beq.n	8004fb6 <HAL_TIM_ConfigClockSource+0x11a>
 8004f14:	2b60      	cmp	r3, #96	@ 0x60
 8004f16:	d877      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x16c>
 8004f18:	2b50      	cmp	r3, #80	@ 0x50
 8004f1a:	d03c      	beq.n	8004f96 <HAL_TIM_ConfigClockSource+0xfa>
 8004f1c:	2b50      	cmp	r3, #80	@ 0x50
 8004f1e:	d873      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x16c>
 8004f20:	2b40      	cmp	r3, #64	@ 0x40
 8004f22:	d058      	beq.n	8004fd6 <HAL_TIM_ConfigClockSource+0x13a>
 8004f24:	2b40      	cmp	r3, #64	@ 0x40
 8004f26:	d86f      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x16c>
 8004f28:	2b30      	cmp	r3, #48	@ 0x30
 8004f2a:	d064      	beq.n	8004ff6 <HAL_TIM_ConfigClockSource+0x15a>
 8004f2c:	2b30      	cmp	r3, #48	@ 0x30
 8004f2e:	d86b      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x16c>
 8004f30:	2b20      	cmp	r3, #32
 8004f32:	d060      	beq.n	8004ff6 <HAL_TIM_ConfigClockSource+0x15a>
 8004f34:	2b20      	cmp	r3, #32
 8004f36:	d867      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x16c>
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d05c      	beq.n	8004ff6 <HAL_TIM_ConfigClockSource+0x15a>
 8004f3c:	2b10      	cmp	r3, #16
 8004f3e:	d05a      	beq.n	8004ff6 <HAL_TIM_ConfigClockSource+0x15a>
 8004f40:	e062      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f52:	f000 f9b3 	bl	80052bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004f64:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68ba      	ldr	r2, [r7, #8]
 8004f6c:	609a      	str	r2, [r3, #8]
      break;
 8004f6e:	e04f      	b.n	8005010 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f80:	f000 f99c 	bl	80052bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	689a      	ldr	r2, [r3, #8]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f92:	609a      	str	r2, [r3, #8]
      break;
 8004f94:	e03c      	b.n	8005010 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	f000 f910 	bl	80051c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2150      	movs	r1, #80	@ 0x50
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f000 f969 	bl	8005286 <TIM_ITRx_SetConfig>
      break;
 8004fb4:	e02c      	b.n	8005010 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	f000 f92f 	bl	8005226 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2160      	movs	r1, #96	@ 0x60
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f000 f959 	bl	8005286 <TIM_ITRx_SetConfig>
      break;
 8004fd4:	e01c      	b.n	8005010 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	f000 f8f0 	bl	80051c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2140      	movs	r1, #64	@ 0x40
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f000 f949 	bl	8005286 <TIM_ITRx_SetConfig>
      break;
 8004ff4:	e00c      	b.n	8005010 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4619      	mov	r1, r3
 8005000:	4610      	mov	r0, r2
 8005002:	f000 f940 	bl	8005286 <TIM_ITRx_SetConfig>
      break;
 8005006:	e003      	b.n	8005010 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	73fb      	strb	r3, [r7, #15]
      break;
 800500c:	e000      	b.n	8005010 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800500e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005020:	7bfb      	ldrb	r3, [r7, #15]
}
 8005022:	4618      	mov	r0, r3
 8005024:	3710      	adds	r7, #16
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}

0800502a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800502a:	b480      	push	{r7}
 800502c:	b083      	sub	sp, #12
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005032:	bf00      	nop
 8005034:	370c      	adds	r7, #12
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr

0800503e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800503e:	b480      	push	{r7}
 8005040:	b083      	sub	sp, #12
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005046:	bf00      	nop
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005052:	b480      	push	{r7}
 8005054:	b083      	sub	sp, #12
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800505a:	bf00      	nop
 800505c:	370c      	adds	r7, #12
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr

08005066 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005066:	b480      	push	{r7}
 8005068:	b083      	sub	sp, #12
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800506e:	bf00      	nop
 8005070:	370c      	adds	r7, #12
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
	...

0800507c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800507c:	b480      	push	{r7}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005092:	d00f      	beq.n	80050b4 <TIM_Base_SetConfig+0x38>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	4a42      	ldr	r2, [pc, #264]	@ (80051a0 <TIM_Base_SetConfig+0x124>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d00b      	beq.n	80050b4 <TIM_Base_SetConfig+0x38>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a41      	ldr	r2, [pc, #260]	@ (80051a4 <TIM_Base_SetConfig+0x128>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d007      	beq.n	80050b4 <TIM_Base_SetConfig+0x38>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a40      	ldr	r2, [pc, #256]	@ (80051a8 <TIM_Base_SetConfig+0x12c>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d003      	beq.n	80050b4 <TIM_Base_SetConfig+0x38>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	4a3f      	ldr	r2, [pc, #252]	@ (80051ac <TIM_Base_SetConfig+0x130>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d108      	bne.n	80050c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050cc:	d027      	beq.n	800511e <TIM_Base_SetConfig+0xa2>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a33      	ldr	r2, [pc, #204]	@ (80051a0 <TIM_Base_SetConfig+0x124>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d023      	beq.n	800511e <TIM_Base_SetConfig+0xa2>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a32      	ldr	r2, [pc, #200]	@ (80051a4 <TIM_Base_SetConfig+0x128>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d01f      	beq.n	800511e <TIM_Base_SetConfig+0xa2>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a31      	ldr	r2, [pc, #196]	@ (80051a8 <TIM_Base_SetConfig+0x12c>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d01b      	beq.n	800511e <TIM_Base_SetConfig+0xa2>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a31      	ldr	r2, [pc, #196]	@ (80051b0 <TIM_Base_SetConfig+0x134>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d017      	beq.n	800511e <TIM_Base_SetConfig+0xa2>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a30      	ldr	r2, [pc, #192]	@ (80051b4 <TIM_Base_SetConfig+0x138>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d013      	beq.n	800511e <TIM_Base_SetConfig+0xa2>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	4a2f      	ldr	r2, [pc, #188]	@ (80051b8 <TIM_Base_SetConfig+0x13c>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d00f      	beq.n	800511e <TIM_Base_SetConfig+0xa2>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a2e      	ldr	r2, [pc, #184]	@ (80051bc <TIM_Base_SetConfig+0x140>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d00b      	beq.n	800511e <TIM_Base_SetConfig+0xa2>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4a2d      	ldr	r2, [pc, #180]	@ (80051c0 <TIM_Base_SetConfig+0x144>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d007      	beq.n	800511e <TIM_Base_SetConfig+0xa2>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a2c      	ldr	r2, [pc, #176]	@ (80051c4 <TIM_Base_SetConfig+0x148>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d003      	beq.n	800511e <TIM_Base_SetConfig+0xa2>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a24      	ldr	r2, [pc, #144]	@ (80051ac <TIM_Base_SetConfig+0x130>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d108      	bne.n	8005130 <TIM_Base_SetConfig+0xb4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005124:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	68db      	ldr	r3, [r3, #12]
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	4313      	orrs	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	4313      	orrs	r3, r2
 800513c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	689a      	ldr	r2, [r3, #8]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a19      	ldr	r2, [pc, #100]	@ (80051bc <TIM_Base_SetConfig+0x140>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d007      	beq.n	800516c <TIM_Base_SetConfig+0xf0>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4a18      	ldr	r2, [pc, #96]	@ (80051c0 <TIM_Base_SetConfig+0x144>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d003      	beq.n	800516c <TIM_Base_SetConfig+0xf0>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a17      	ldr	r2, [pc, #92]	@ (80051c4 <TIM_Base_SetConfig+0x148>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d103      	bne.n	8005174 <TIM_Base_SetConfig+0xf8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	691a      	ldr	r2, [r3, #16]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	691b      	ldr	r3, [r3, #16]
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	2b01      	cmp	r3, #1
 8005184:	d105      	bne.n	8005192 <TIM_Base_SetConfig+0x116>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	691b      	ldr	r3, [r3, #16]
 800518a:	f023 0201 	bic.w	r2, r3, #1
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	611a      	str	r2, [r3, #16]
  }
}
 8005192:	bf00      	nop
 8005194:	3714      	adds	r7, #20
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr
 800519e:	bf00      	nop
 80051a0:	40000400 	.word	0x40000400
 80051a4:	40000800 	.word	0x40000800
 80051a8:	40000c00 	.word	0x40000c00
 80051ac:	40015c00 	.word	0x40015c00
 80051b0:	40001800 	.word	0x40001800
 80051b4:	40001c00 	.word	0x40001c00
 80051b8:	40002000 	.word	0x40002000
 80051bc:	40014000 	.word	0x40014000
 80051c0:	40014400 	.word	0x40014400
 80051c4:	40014800 	.word	0x40014800

080051c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b087      	sub	sp, #28
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6a1b      	ldr	r3, [r3, #32]
 80051d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6a1b      	ldr	r3, [r3, #32]
 80051de:	f023 0201 	bic.w	r2, r3, #1
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80051f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	011b      	lsls	r3, r3, #4
 80051f8:	693a      	ldr	r2, [r7, #16]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f023 030a 	bic.w	r3, r3, #10
 8005204:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005206:	697a      	ldr	r2, [r7, #20]
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	4313      	orrs	r3, r2
 800520c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	697a      	ldr	r2, [r7, #20]
 8005218:	621a      	str	r2, [r3, #32]
}
 800521a:	bf00      	nop
 800521c:	371c      	adds	r7, #28
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr

08005226 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005226:	b480      	push	{r7}
 8005228:	b087      	sub	sp, #28
 800522a:	af00      	add	r7, sp, #0
 800522c:	60f8      	str	r0, [r7, #12]
 800522e:	60b9      	str	r1, [r7, #8]
 8005230:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6a1b      	ldr	r3, [r3, #32]
 800523c:	f023 0210 	bic.w	r2, r3, #16
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	699b      	ldr	r3, [r3, #24]
 8005248:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005250:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	031b      	lsls	r3, r3, #12
 8005256:	693a      	ldr	r2, [r7, #16]
 8005258:	4313      	orrs	r3, r2
 800525a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005262:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	011b      	lsls	r3, r3, #4
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	4313      	orrs	r3, r2
 800526c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	693a      	ldr	r2, [r7, #16]
 8005272:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	621a      	str	r2, [r3, #32]
}
 800527a:	bf00      	nop
 800527c:	371c      	adds	r7, #28
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr

08005286 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005286:	b480      	push	{r7}
 8005288:	b085      	sub	sp, #20
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
 800528e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800529c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800529e:	683a      	ldr	r2, [r7, #0]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	f043 0307 	orr.w	r3, r3, #7
 80052a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	68fa      	ldr	r2, [r7, #12]
 80052ae:	609a      	str	r2, [r3, #8]
}
 80052b0:	bf00      	nop
 80052b2:	3714      	adds	r7, #20
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052bc:	b480      	push	{r7}
 80052be:	b087      	sub	sp, #28
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]
 80052c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80052d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	021a      	lsls	r2, r3, #8
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	431a      	orrs	r2, r3
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	697a      	ldr	r2, [r7, #20]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	697a      	ldr	r2, [r7, #20]
 80052ee:	609a      	str	r2, [r3, #8]
}
 80052f0:	bf00      	nop
 80052f2:	371c      	adds	r7, #28
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b085      	sub	sp, #20
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800530c:	2b01      	cmp	r3, #1
 800530e:	d101      	bne.n	8005314 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005310:	2302      	movs	r3, #2
 8005312:	e055      	b.n	80053c0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2202      	movs	r2, #2
 8005320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	60bb      	str	r3, [r7, #8]
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800533a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	68fa      	ldr	r2, [r7, #12]
 8005342:	4313      	orrs	r3, r2
 8005344:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	68fa      	ldr	r2, [r7, #12]
 800534c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005356:	d01d      	beq.n	8005394 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a1b      	ldr	r2, [pc, #108]	@ (80053cc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d018      	beq.n	8005394 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a1a      	ldr	r2, [pc, #104]	@ (80053d0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d013      	beq.n	8005394 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a18      	ldr	r2, [pc, #96]	@ (80053d4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d00e      	beq.n	8005394 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a17      	ldr	r2, [pc, #92]	@ (80053d8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d009      	beq.n	8005394 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a15      	ldr	r2, [pc, #84]	@ (80053dc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d004      	beq.n	8005394 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a14      	ldr	r2, [pc, #80]	@ (80053e0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d10c      	bne.n	80053ae <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800539a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	68ba      	ldr	r2, [r7, #8]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68ba      	ldr	r2, [r7, #8]
 80053ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2201      	movs	r2, #1
 80053b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80053be:	2300      	movs	r3, #0
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3714      	adds	r7, #20
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr
 80053cc:	40000400 	.word	0x40000400
 80053d0:	40000800 	.word	0x40000800
 80053d4:	40000c00 	.word	0x40000c00
 80053d8:	40001800 	.word	0x40001800
 80053dc:	40014000 	.word	0x40014000
 80053e0:	40015c00 	.word	0x40015c00

080053e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053ec:	bf00      	nop
 80053ee:	370c      	adds	r7, #12
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr

080053f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005400:	bf00      	nop
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b082      	sub	sp, #8
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d101      	bne.n	800541e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e040      	b.n	80054a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005422:	2b00      	cmp	r3, #0
 8005424:	d106      	bne.n	8005434 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f7fc fa9a 	bl	8001968 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2224      	movs	r2, #36	@ 0x24
 8005438:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f022 0201 	bic.w	r2, r2, #1
 8005448:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800544e:	2b00      	cmp	r3, #0
 8005450:	d002      	beq.n	8005458 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 fcec 	bl	8005e30 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f000 fb6f 	bl	8005b3c <UART_SetConfig>
 800545e:	4603      	mov	r3, r0
 8005460:	2b01      	cmp	r3, #1
 8005462:	d101      	bne.n	8005468 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	e01b      	b.n	80054a0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	685a      	ldr	r2, [r3, #4]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005476:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	689a      	ldr	r2, [r3, #8]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005486:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f042 0201 	orr.w	r2, r2, #1
 8005496:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f000 fd6b 	bl	8005f74 <UART_CheckIdleState>
 800549e:	4603      	mov	r3, r0
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3708      	adds	r7, #8
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b08a      	sub	sp, #40	@ 0x28
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	60f8      	str	r0, [r7, #12]
 80054b0:	60b9      	str	r1, [r7, #8]
 80054b2:	4613      	mov	r3, r2
 80054b4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054bc:	2b20      	cmp	r3, #32
 80054be:	d132      	bne.n	8005526 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d002      	beq.n	80054cc <HAL_UART_Receive_IT+0x24>
 80054c6:	88fb      	ldrh	r3, [r7, #6]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d101      	bne.n	80054d0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e02b      	b.n	8005528 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d018      	beq.n	8005516 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	e853 3f00 	ldrex	r3, [r3]
 80054f0:	613b      	str	r3, [r7, #16]
   return(result);
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80054f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	461a      	mov	r2, r3
 8005500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005502:	623b      	str	r3, [r7, #32]
 8005504:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005506:	69f9      	ldr	r1, [r7, #28]
 8005508:	6a3a      	ldr	r2, [r7, #32]
 800550a:	e841 2300 	strex	r3, r2, [r1]
 800550e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005510:	69bb      	ldr	r3, [r7, #24]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1e6      	bne.n	80054e4 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005516:	88fb      	ldrh	r3, [r7, #6]
 8005518:	461a      	mov	r2, r3
 800551a:	68b9      	ldr	r1, [r7, #8]
 800551c:	68f8      	ldr	r0, [r7, #12]
 800551e:	f000 fe3f 	bl	80061a0 <UART_Start_Receive_IT>
 8005522:	4603      	mov	r3, r0
 8005524:	e000      	b.n	8005528 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8005526:	2302      	movs	r3, #2
  }
}
 8005528:	4618      	mov	r0, r3
 800552a:	3728      	adds	r7, #40	@ 0x28
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}

08005530 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b0ba      	sub	sp, #232	@ 0xe8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	69db      	ldr	r3, [r3, #28]
 800553e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005556:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800555a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800555e:	4013      	ands	r3, r2
 8005560:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005564:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005568:	2b00      	cmp	r3, #0
 800556a:	d115      	bne.n	8005598 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800556c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005570:	f003 0320 	and.w	r3, r3, #32
 8005574:	2b00      	cmp	r3, #0
 8005576:	d00f      	beq.n	8005598 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005578:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800557c:	f003 0320 	and.w	r3, r3, #32
 8005580:	2b00      	cmp	r3, #0
 8005582:	d009      	beq.n	8005598 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005588:	2b00      	cmp	r3, #0
 800558a:	f000 82ab 	beq.w	8005ae4 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	4798      	blx	r3
      }
      return;
 8005596:	e2a5      	b.n	8005ae4 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005598:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800559c:	2b00      	cmp	r3, #0
 800559e:	f000 8117 	beq.w	80057d0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80055a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055a6:	f003 0301 	and.w	r3, r3, #1
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d106      	bne.n	80055bc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80055ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80055b2:	4b85      	ldr	r3, [pc, #532]	@ (80057c8 <HAL_UART_IRQHandler+0x298>)
 80055b4:	4013      	ands	r3, r2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	f000 810a 	beq.w	80057d0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80055bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055c0:	f003 0301 	and.w	r3, r3, #1
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d011      	beq.n	80055ec <HAL_UART_IRQHandler+0xbc>
 80055c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d00b      	beq.n	80055ec <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2201      	movs	r2, #1
 80055da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055e2:	f043 0201 	orr.w	r2, r3, #1
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055f0:	f003 0302 	and.w	r3, r3, #2
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d011      	beq.n	800561c <HAL_UART_IRQHandler+0xec>
 80055f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055fc:	f003 0301 	and.w	r3, r3, #1
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00b      	beq.n	800561c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2202      	movs	r2, #2
 800560a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005612:	f043 0204 	orr.w	r2, r3, #4
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800561c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005620:	f003 0304 	and.w	r3, r3, #4
 8005624:	2b00      	cmp	r3, #0
 8005626:	d011      	beq.n	800564c <HAL_UART_IRQHandler+0x11c>
 8005628:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800562c:	f003 0301 	and.w	r3, r3, #1
 8005630:	2b00      	cmp	r3, #0
 8005632:	d00b      	beq.n	800564c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	2204      	movs	r2, #4
 800563a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005642:	f043 0202 	orr.w	r2, r3, #2
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800564c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005650:	f003 0308 	and.w	r3, r3, #8
 8005654:	2b00      	cmp	r3, #0
 8005656:	d017      	beq.n	8005688 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005658:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800565c:	f003 0320 	and.w	r3, r3, #32
 8005660:	2b00      	cmp	r3, #0
 8005662:	d105      	bne.n	8005670 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005664:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005668:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800566c:	2b00      	cmp	r3, #0
 800566e:	d00b      	beq.n	8005688 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2208      	movs	r2, #8
 8005676:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800567e:	f043 0208 	orr.w	r2, r3, #8
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005688:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800568c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005690:	2b00      	cmp	r3, #0
 8005692:	d012      	beq.n	80056ba <HAL_UART_IRQHandler+0x18a>
 8005694:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005698:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00c      	beq.n	80056ba <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80056a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80056b0:	f043 0220 	orr.w	r2, r3, #32
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f000 8211 	beq.w	8005ae8 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80056c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056ca:	f003 0320 	and.w	r3, r3, #32
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d00d      	beq.n	80056ee <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80056d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056d6:	f003 0320 	and.w	r3, r3, #32
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d007      	beq.n	80056ee <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d003      	beq.n	80056ee <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80056f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005702:	2b40      	cmp	r3, #64	@ 0x40
 8005704:	d005      	beq.n	8005712 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005706:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800570a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800570e:	2b00      	cmp	r3, #0
 8005710:	d04f      	beq.n	80057b2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 fdf8 	bl	8006308 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005722:	2b40      	cmp	r3, #64	@ 0x40
 8005724:	d141      	bne.n	80057aa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3308      	adds	r3, #8
 800572c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005730:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005734:	e853 3f00 	ldrex	r3, [r3]
 8005738:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800573c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005740:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005744:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	3308      	adds	r3, #8
 800574e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005752:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005756:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800575e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005762:	e841 2300 	strex	r3, r2, [r1]
 8005766:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800576a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d1d9      	bne.n	8005726 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005776:	2b00      	cmp	r3, #0
 8005778:	d013      	beq.n	80057a2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800577e:	4a13      	ldr	r2, [pc, #76]	@ (80057cc <HAL_UART_IRQHandler+0x29c>)
 8005780:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005786:	4618      	mov	r0, r3
 8005788:	f7fd f89c 	bl	80028c4 <HAL_DMA_Abort_IT>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d017      	beq.n	80057c2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005796:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800579c:	4610      	mov	r0, r2
 800579e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057a0:	e00f      	b.n	80057c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f9b4 	bl	8005b10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057a8:	e00b      	b.n	80057c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 f9b0 	bl	8005b10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057b0:	e007      	b.n	80057c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 f9ac 	bl	8005b10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80057c0:	e192      	b.n	8005ae8 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057c2:	bf00      	nop
    return;
 80057c4:	e190      	b.n	8005ae8 <HAL_UART_IRQHandler+0x5b8>
 80057c6:	bf00      	nop
 80057c8:	04000120 	.word	0x04000120
 80057cc:	080063d1 	.word	0x080063d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	f040 814b 	bne.w	8005a70 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80057da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057de:	f003 0310 	and.w	r3, r3, #16
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	f000 8144 	beq.w	8005a70 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80057e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057ec:	f003 0310 	and.w	r3, r3, #16
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	f000 813d 	beq.w	8005a70 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2210      	movs	r2, #16
 80057fc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005808:	2b40      	cmp	r3, #64	@ 0x40
 800580a:	f040 80b5 	bne.w	8005978 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800581a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800581e:	2b00      	cmp	r3, #0
 8005820:	f000 8164 	beq.w	8005aec <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800582a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800582e:	429a      	cmp	r2, r3
 8005830:	f080 815c 	bcs.w	8005aec <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800583a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005842:	699b      	ldr	r3, [r3, #24]
 8005844:	2b20      	cmp	r3, #32
 8005846:	f000 8086 	beq.w	8005956 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005852:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005856:	e853 3f00 	ldrex	r3, [r3]
 800585a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800585e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005862:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005866:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	461a      	mov	r2, r3
 8005870:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005874:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005878:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005880:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005884:	e841 2300 	strex	r3, r2, [r1]
 8005888:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800588c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1da      	bne.n	800584a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	3308      	adds	r3, #8
 800589a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800589e:	e853 3f00 	ldrex	r3, [r3]
 80058a2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80058a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80058a6:	f023 0301 	bic.w	r3, r3, #1
 80058aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	3308      	adds	r3, #8
 80058b4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80058b8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80058bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058be:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80058c0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80058c4:	e841 2300 	strex	r3, r2, [r1]
 80058c8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80058ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d1e1      	bne.n	8005894 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	3308      	adds	r3, #8
 80058d6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058da:	e853 3f00 	ldrex	r3, [r3]
 80058de:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80058e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	3308      	adds	r3, #8
 80058f0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80058f4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80058f6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80058fa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80058fc:	e841 2300 	strex	r3, r2, [r1]
 8005900:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005902:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005904:	2b00      	cmp	r3, #0
 8005906:	d1e3      	bne.n	80058d0 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2220      	movs	r2, #32
 800590c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800591e:	e853 3f00 	ldrex	r3, [r3]
 8005922:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005924:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005926:	f023 0310 	bic.w	r3, r3, #16
 800592a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	461a      	mov	r2, r3
 8005934:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005938:	65bb      	str	r3, [r7, #88]	@ 0x58
 800593a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800593e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005940:	e841 2300 	strex	r3, r2, [r1]
 8005944:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005946:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005948:	2b00      	cmp	r3, #0
 800594a:	d1e4      	bne.n	8005916 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005950:	4618      	mov	r0, r3
 8005952:	f7fc ff79 	bl	8002848 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2202      	movs	r2, #2
 800595a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005968:	b29b      	uxth	r3, r3
 800596a:	1ad3      	subs	r3, r2, r3
 800596c:	b29b      	uxth	r3, r3
 800596e:	4619      	mov	r1, r3
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f000 f8d7 	bl	8005b24 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005976:	e0b9      	b.n	8005aec <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005984:	b29b      	uxth	r3, r3
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005992:	b29b      	uxth	r3, r3
 8005994:	2b00      	cmp	r3, #0
 8005996:	f000 80ab 	beq.w	8005af0 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800599a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800599e:	2b00      	cmp	r3, #0
 80059a0:	f000 80a6 	beq.w	8005af0 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ac:	e853 3f00 	ldrex	r3, [r3]
 80059b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80059b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	461a      	mov	r2, r3
 80059c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80059c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80059c8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80059cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059ce:	e841 2300 	strex	r3, r2, [r1]
 80059d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80059d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1e4      	bne.n	80059a4 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	3308      	adds	r3, #8
 80059e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e4:	e853 3f00 	ldrex	r3, [r3]
 80059e8:	623b      	str	r3, [r7, #32]
   return(result);
 80059ea:	6a3b      	ldr	r3, [r7, #32]
 80059ec:	f023 0301 	bic.w	r3, r3, #1
 80059f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	3308      	adds	r3, #8
 80059fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80059fe:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a06:	e841 2300 	strex	r3, r2, [r1]
 8005a0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1e3      	bne.n	80059da <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2220      	movs	r2, #32
 8005a16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	e853 3f00 	ldrex	r3, [r3]
 8005a32:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f023 0310 	bic.w	r3, r3, #16
 8005a3a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	461a      	mov	r2, r3
 8005a44:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005a48:	61fb      	str	r3, [r7, #28]
 8005a4a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4c:	69b9      	ldr	r1, [r7, #24]
 8005a4e:	69fa      	ldr	r2, [r7, #28]
 8005a50:	e841 2300 	strex	r3, r2, [r1]
 8005a54:	617b      	str	r3, [r7, #20]
   return(result);
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d1e4      	bne.n	8005a26 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2202      	movs	r2, #2
 8005a60:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a62:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a66:	4619      	mov	r1, r3
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f000 f85b 	bl	8005b24 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005a6e:	e03f      	b.n	8005af0 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005a70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d00e      	beq.n	8005a9a <HAL_UART_IRQHandler+0x56a>
 8005a7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d008      	beq.n	8005a9a <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005a90:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 fe84 	bl	80067a0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a98:	e02d      	b.n	8005af6 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00e      	beq.n	8005ac4 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005aa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d008      	beq.n	8005ac4 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d01c      	beq.n	8005af4 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	4798      	blx	r3
    }
    return;
 8005ac2:	e017      	b.n	8005af4 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005ac4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d012      	beq.n	8005af6 <HAL_UART_IRQHandler+0x5c6>
 8005ad0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d00c      	beq.n	8005af6 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f000 fc8d 	bl	80063fc <UART_EndTransmit_IT>
    return;
 8005ae2:	e008      	b.n	8005af6 <HAL_UART_IRQHandler+0x5c6>
      return;
 8005ae4:	bf00      	nop
 8005ae6:	e006      	b.n	8005af6 <HAL_UART_IRQHandler+0x5c6>
    return;
 8005ae8:	bf00      	nop
 8005aea:	e004      	b.n	8005af6 <HAL_UART_IRQHandler+0x5c6>
      return;
 8005aec:	bf00      	nop
 8005aee:	e002      	b.n	8005af6 <HAL_UART_IRQHandler+0x5c6>
      return;
 8005af0:	bf00      	nop
 8005af2:	e000      	b.n	8005af6 <HAL_UART_IRQHandler+0x5c6>
    return;
 8005af4:	bf00      	nop
  }

}
 8005af6:	37e8      	adds	r7, #232	@ 0xe8
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005b04:	bf00      	nop
 8005b06:	370c      	adds	r7, #12
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b083      	sub	sp, #12
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005b18:	bf00      	nop
 8005b1a:	370c      	adds	r7, #12
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr

08005b24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005b30:	bf00      	nop
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b088      	sub	sp, #32
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b44:	2300      	movs	r3, #0
 8005b46:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	689a      	ldr	r2, [r3, #8]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	691b      	ldr	r3, [r3, #16]
 8005b50:	431a      	orrs	r2, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	695b      	ldr	r3, [r3, #20]
 8005b56:	431a      	orrs	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	69db      	ldr	r3, [r3, #28]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8005b6a:	f023 030c 	bic.w	r3, r3, #12
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	6812      	ldr	r2, [r2, #0]
 8005b72:	6979      	ldr	r1, [r7, #20]
 8005b74:	430b      	orrs	r3, r1
 8005b76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	68da      	ldr	r2, [r3, #12]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	430a      	orrs	r2, r1
 8005b8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	699b      	ldr	r3, [r3, #24]
 8005b92:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6a1b      	ldr	r3, [r3, #32]
 8005b98:	697a      	ldr	r2, [r7, #20]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	697a      	ldr	r2, [r7, #20]
 8005bae:	430a      	orrs	r2, r1
 8005bb0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a99      	ldr	r2, [pc, #612]	@ (8005e1c <UART_SetConfig+0x2e0>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d120      	bne.n	8005bfe <UART_SetConfig+0xc2>
 8005bbc:	4b98      	ldr	r3, [pc, #608]	@ (8005e20 <UART_SetConfig+0x2e4>)
 8005bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bc0:	f003 0303 	and.w	r3, r3, #3
 8005bc4:	2b03      	cmp	r3, #3
 8005bc6:	d817      	bhi.n	8005bf8 <UART_SetConfig+0xbc>
 8005bc8:	a201      	add	r2, pc, #4	@ (adr r2, 8005bd0 <UART_SetConfig+0x94>)
 8005bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bce:	bf00      	nop
 8005bd0:	08005be1 	.word	0x08005be1
 8005bd4:	08005bed 	.word	0x08005bed
 8005bd8:	08005bf3 	.word	0x08005bf3
 8005bdc:	08005be7 	.word	0x08005be7
 8005be0:	2301      	movs	r3, #1
 8005be2:	77fb      	strb	r3, [r7, #31]
 8005be4:	e061      	b.n	8005caa <UART_SetConfig+0x16e>
 8005be6:	2302      	movs	r3, #2
 8005be8:	77fb      	strb	r3, [r7, #31]
 8005bea:	e05e      	b.n	8005caa <UART_SetConfig+0x16e>
 8005bec:	2304      	movs	r3, #4
 8005bee:	77fb      	strb	r3, [r7, #31]
 8005bf0:	e05b      	b.n	8005caa <UART_SetConfig+0x16e>
 8005bf2:	2308      	movs	r3, #8
 8005bf4:	77fb      	strb	r3, [r7, #31]
 8005bf6:	e058      	b.n	8005caa <UART_SetConfig+0x16e>
 8005bf8:	2310      	movs	r3, #16
 8005bfa:	77fb      	strb	r3, [r7, #31]
 8005bfc:	e055      	b.n	8005caa <UART_SetConfig+0x16e>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a88      	ldr	r2, [pc, #544]	@ (8005e24 <UART_SetConfig+0x2e8>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d124      	bne.n	8005c52 <UART_SetConfig+0x116>
 8005c08:	4b85      	ldr	r3, [pc, #532]	@ (8005e20 <UART_SetConfig+0x2e4>)
 8005c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005c10:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c14:	d011      	beq.n	8005c3a <UART_SetConfig+0xfe>
 8005c16:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c1a:	d817      	bhi.n	8005c4c <UART_SetConfig+0x110>
 8005c1c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c20:	d011      	beq.n	8005c46 <UART_SetConfig+0x10a>
 8005c22:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c26:	d811      	bhi.n	8005c4c <UART_SetConfig+0x110>
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d003      	beq.n	8005c34 <UART_SetConfig+0xf8>
 8005c2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c30:	d006      	beq.n	8005c40 <UART_SetConfig+0x104>
 8005c32:	e00b      	b.n	8005c4c <UART_SetConfig+0x110>
 8005c34:	2300      	movs	r3, #0
 8005c36:	77fb      	strb	r3, [r7, #31]
 8005c38:	e037      	b.n	8005caa <UART_SetConfig+0x16e>
 8005c3a:	2302      	movs	r3, #2
 8005c3c:	77fb      	strb	r3, [r7, #31]
 8005c3e:	e034      	b.n	8005caa <UART_SetConfig+0x16e>
 8005c40:	2304      	movs	r3, #4
 8005c42:	77fb      	strb	r3, [r7, #31]
 8005c44:	e031      	b.n	8005caa <UART_SetConfig+0x16e>
 8005c46:	2308      	movs	r3, #8
 8005c48:	77fb      	strb	r3, [r7, #31]
 8005c4a:	e02e      	b.n	8005caa <UART_SetConfig+0x16e>
 8005c4c:	2310      	movs	r3, #16
 8005c4e:	77fb      	strb	r3, [r7, #31]
 8005c50:	e02b      	b.n	8005caa <UART_SetConfig+0x16e>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a74      	ldr	r2, [pc, #464]	@ (8005e28 <UART_SetConfig+0x2ec>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d124      	bne.n	8005ca6 <UART_SetConfig+0x16a>
 8005c5c:	4b70      	ldr	r3, [pc, #448]	@ (8005e20 <UART_SetConfig+0x2e4>)
 8005c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c60:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005c64:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005c68:	d011      	beq.n	8005c8e <UART_SetConfig+0x152>
 8005c6a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005c6e:	d817      	bhi.n	8005ca0 <UART_SetConfig+0x164>
 8005c70:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005c74:	d011      	beq.n	8005c9a <UART_SetConfig+0x15e>
 8005c76:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005c7a:	d811      	bhi.n	8005ca0 <UART_SetConfig+0x164>
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d003      	beq.n	8005c88 <UART_SetConfig+0x14c>
 8005c80:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c84:	d006      	beq.n	8005c94 <UART_SetConfig+0x158>
 8005c86:	e00b      	b.n	8005ca0 <UART_SetConfig+0x164>
 8005c88:	2300      	movs	r3, #0
 8005c8a:	77fb      	strb	r3, [r7, #31]
 8005c8c:	e00d      	b.n	8005caa <UART_SetConfig+0x16e>
 8005c8e:	2302      	movs	r3, #2
 8005c90:	77fb      	strb	r3, [r7, #31]
 8005c92:	e00a      	b.n	8005caa <UART_SetConfig+0x16e>
 8005c94:	2304      	movs	r3, #4
 8005c96:	77fb      	strb	r3, [r7, #31]
 8005c98:	e007      	b.n	8005caa <UART_SetConfig+0x16e>
 8005c9a:	2308      	movs	r3, #8
 8005c9c:	77fb      	strb	r3, [r7, #31]
 8005c9e:	e004      	b.n	8005caa <UART_SetConfig+0x16e>
 8005ca0:	2310      	movs	r3, #16
 8005ca2:	77fb      	strb	r3, [r7, #31]
 8005ca4:	e001      	b.n	8005caa <UART_SetConfig+0x16e>
 8005ca6:	2310      	movs	r3, #16
 8005ca8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	69db      	ldr	r3, [r3, #28]
 8005cae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cb2:	d15a      	bne.n	8005d6a <UART_SetConfig+0x22e>
  {
    switch (clocksource)
 8005cb4:	7ffb      	ldrb	r3, [r7, #31]
 8005cb6:	2b08      	cmp	r3, #8
 8005cb8:	d827      	bhi.n	8005d0a <UART_SetConfig+0x1ce>
 8005cba:	a201      	add	r2, pc, #4	@ (adr r2, 8005cc0 <UART_SetConfig+0x184>)
 8005cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc0:	08005ce5 	.word	0x08005ce5
 8005cc4:	08005ced 	.word	0x08005ced
 8005cc8:	08005cf5 	.word	0x08005cf5
 8005ccc:	08005d0b 	.word	0x08005d0b
 8005cd0:	08005cfb 	.word	0x08005cfb
 8005cd4:	08005d0b 	.word	0x08005d0b
 8005cd8:	08005d0b 	.word	0x08005d0b
 8005cdc:	08005d0b 	.word	0x08005d0b
 8005ce0:	08005d03 	.word	0x08005d03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ce4:	f7fe f9d4 	bl	8004090 <HAL_RCC_GetPCLK1Freq>
 8005ce8:	61b8      	str	r0, [r7, #24]
        break;
 8005cea:	e013      	b.n	8005d14 <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cec:	f7fe f9f2 	bl	80040d4 <HAL_RCC_GetPCLK2Freq>
 8005cf0:	61b8      	str	r0, [r7, #24]
        break;
 8005cf2:	e00f      	b.n	8005d14 <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cf4:	4b4d      	ldr	r3, [pc, #308]	@ (8005e2c <UART_SetConfig+0x2f0>)
 8005cf6:	61bb      	str	r3, [r7, #24]
        break;
 8005cf8:	e00c      	b.n	8005d14 <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cfa:	f7fe f969 	bl	8003fd0 <HAL_RCC_GetSysClockFreq>
 8005cfe:	61b8      	str	r0, [r7, #24]
        break;
 8005d00:	e008      	b.n	8005d14 <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d06:	61bb      	str	r3, [r7, #24]
        break;
 8005d08:	e004      	b.n	8005d14 <UART_SetConfig+0x1d8>
      default:
        pclk = 0U;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	77bb      	strb	r3, [r7, #30]
        break;
 8005d12:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d074      	beq.n	8005e04 <UART_SetConfig+0x2c8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005d1a:	69bb      	ldr	r3, [r7, #24]
 8005d1c:	005a      	lsls	r2, r3, #1
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	085b      	lsrs	r3, r3, #1
 8005d24:	441a      	add	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d2e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	2b0f      	cmp	r3, #15
 8005d34:	d916      	bls.n	8005d64 <UART_SetConfig+0x228>
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d3c:	d212      	bcs.n	8005d64 <UART_SetConfig+0x228>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	f023 030f 	bic.w	r3, r3, #15
 8005d46:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	085b      	lsrs	r3, r3, #1
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	f003 0307 	and.w	r3, r3, #7
 8005d52:	b29a      	uxth	r2, r3
 8005d54:	89fb      	ldrh	r3, [r7, #14]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	89fa      	ldrh	r2, [r7, #14]
 8005d60:	60da      	str	r2, [r3, #12]
 8005d62:	e04f      	b.n	8005e04 <UART_SetConfig+0x2c8>
      }
      else
      {
        ret = HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	77bb      	strb	r3, [r7, #30]
 8005d68:	e04c      	b.n	8005e04 <UART_SetConfig+0x2c8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d6a:	7ffb      	ldrb	r3, [r7, #31]
 8005d6c:	2b08      	cmp	r3, #8
 8005d6e:	d828      	bhi.n	8005dc2 <UART_SetConfig+0x286>
 8005d70:	a201      	add	r2, pc, #4	@ (adr r2, 8005d78 <UART_SetConfig+0x23c>)
 8005d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d76:	bf00      	nop
 8005d78:	08005d9d 	.word	0x08005d9d
 8005d7c:	08005da5 	.word	0x08005da5
 8005d80:	08005dad 	.word	0x08005dad
 8005d84:	08005dc3 	.word	0x08005dc3
 8005d88:	08005db3 	.word	0x08005db3
 8005d8c:	08005dc3 	.word	0x08005dc3
 8005d90:	08005dc3 	.word	0x08005dc3
 8005d94:	08005dc3 	.word	0x08005dc3
 8005d98:	08005dbb 	.word	0x08005dbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d9c:	f7fe f978 	bl	8004090 <HAL_RCC_GetPCLK1Freq>
 8005da0:	61b8      	str	r0, [r7, #24]
        break;
 8005da2:	e013      	b.n	8005dcc <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005da4:	f7fe f996 	bl	80040d4 <HAL_RCC_GetPCLK2Freq>
 8005da8:	61b8      	str	r0, [r7, #24]
        break;
 8005daa:	e00f      	b.n	8005dcc <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005dac:	4b1f      	ldr	r3, [pc, #124]	@ (8005e2c <UART_SetConfig+0x2f0>)
 8005dae:	61bb      	str	r3, [r7, #24]
        break;
 8005db0:	e00c      	b.n	8005dcc <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005db2:	f7fe f90d 	bl	8003fd0 <HAL_RCC_GetSysClockFreq>
 8005db6:	61b8      	str	r0, [r7, #24]
        break;
 8005db8:	e008      	b.n	8005dcc <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dbe:	61bb      	str	r3, [r7, #24]
        break;
 8005dc0:	e004      	b.n	8005dcc <UART_SetConfig+0x290>
      default:
        pclk = 0U;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	77bb      	strb	r3, [r7, #30]
        break;
 8005dca:	bf00      	nop
    }

    if (pclk != 0U)
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d018      	beq.n	8005e04 <UART_SetConfig+0x2c8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	085a      	lsrs	r2, r3, #1
 8005dd8:	69bb      	ldr	r3, [r7, #24]
 8005dda:	441a      	add	r2, r3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005de4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	2b0f      	cmp	r3, #15
 8005dea:	d909      	bls.n	8005e00 <UART_SetConfig+0x2c4>
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005df2:	d205      	bcs.n	8005e00 <UART_SetConfig+0x2c4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	b29a      	uxth	r2, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	60da      	str	r2, [r3, #12]
 8005dfe:	e001      	b.n	8005e04 <UART_SetConfig+0x2c8>
      }
      else
      {
        ret = HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005e10:	7fbb      	ldrb	r3, [r7, #30]
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3720      	adds	r7, #32
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	40013800 	.word	0x40013800
 8005e20:	40021000 	.word	0x40021000
 8005e24:	40004400 	.word	0x40004400
 8005e28:	40004800 	.word	0x40004800
 8005e2c:	007a1200 	.word	0x007a1200

08005e30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e3c:	f003 0308 	and.w	r3, r3, #8
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d00a      	beq.n	8005e5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	430a      	orrs	r2, r1
 8005e58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5e:	f003 0301 	and.w	r3, r3, #1
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d00a      	beq.n	8005e7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	430a      	orrs	r2, r1
 8005e7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e80:	f003 0302 	and.w	r3, r3, #2
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d00a      	beq.n	8005e9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	430a      	orrs	r2, r1
 8005e9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea2:	f003 0304 	and.w	r3, r3, #4
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00a      	beq.n	8005ec0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ec4:	f003 0310 	and.w	r3, r3, #16
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d00a      	beq.n	8005ee2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	430a      	orrs	r2, r1
 8005ee0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ee6:	f003 0320 	and.w	r3, r3, #32
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00a      	beq.n	8005f04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	430a      	orrs	r2, r1
 8005f02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d01a      	beq.n	8005f46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	430a      	orrs	r2, r1
 8005f24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f2e:	d10a      	bne.n	8005f46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	430a      	orrs	r2, r1
 8005f44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00a      	beq.n	8005f68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	430a      	orrs	r2, r1
 8005f66:	605a      	str	r2, [r3, #4]
  }
}
 8005f68:	bf00      	nop
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b098      	sub	sp, #96	@ 0x60
 8005f78:	af02      	add	r7, sp, #8
 8005f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005f84:	f7fb fe20 	bl	8001bc8 <HAL_GetTick>
 8005f88:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 0308 	and.w	r3, r3, #8
 8005f94:	2b08      	cmp	r3, #8
 8005f96:	d12e      	bne.n	8005ff6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f98:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f9c:	9300      	str	r3, [sp, #0]
 8005f9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f000 f88c 	bl	80060c4 <UART_WaitOnFlagUntilTimeout>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d021      	beq.n	8005ff6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fba:	e853 3f00 	ldrex	r3, [r3]
 8005fbe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fc6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	461a      	mov	r2, r3
 8005fce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fd2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005fd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005fd8:	e841 2300 	strex	r3, r2, [r1]
 8005fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d1e6      	bne.n	8005fb2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2220      	movs	r2, #32
 8005fe8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	e062      	b.n	80060bc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0304 	and.w	r3, r3, #4
 8006000:	2b04      	cmp	r3, #4
 8006002:	d149      	bne.n	8006098 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006004:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006008:	9300      	str	r3, [sp, #0]
 800600a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800600c:	2200      	movs	r2, #0
 800600e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 f856 	bl	80060c4 <UART_WaitOnFlagUntilTimeout>
 8006018:	4603      	mov	r3, r0
 800601a:	2b00      	cmp	r3, #0
 800601c:	d03c      	beq.n	8006098 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006026:	e853 3f00 	ldrex	r3, [r3]
 800602a:	623b      	str	r3, [r7, #32]
   return(result);
 800602c:	6a3b      	ldr	r3, [r7, #32]
 800602e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006032:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	461a      	mov	r2, r3
 800603a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800603c:	633b      	str	r3, [r7, #48]	@ 0x30
 800603e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006040:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006042:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006044:	e841 2300 	strex	r3, r2, [r1]
 8006048:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800604a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800604c:	2b00      	cmp	r3, #0
 800604e:	d1e6      	bne.n	800601e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	3308      	adds	r3, #8
 8006056:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	e853 3f00 	ldrex	r3, [r3]
 800605e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	f023 0301 	bic.w	r3, r3, #1
 8006066:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	3308      	adds	r3, #8
 800606e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006070:	61fa      	str	r2, [r7, #28]
 8006072:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006074:	69b9      	ldr	r1, [r7, #24]
 8006076:	69fa      	ldr	r2, [r7, #28]
 8006078:	e841 2300 	strex	r3, r2, [r1]
 800607c:	617b      	str	r3, [r7, #20]
   return(result);
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1e5      	bne.n	8006050 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2220      	movs	r2, #32
 8006088:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006094:	2303      	movs	r3, #3
 8006096:	e011      	b.n	80060bc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2220      	movs	r2, #32
 800609c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2220      	movs	r2, #32
 80060a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2200      	movs	r2, #0
 80060b0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80060ba:	2300      	movs	r3, #0
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3758      	adds	r7, #88	@ 0x58
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b084      	sub	sp, #16
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	603b      	str	r3, [r7, #0]
 80060d0:	4613      	mov	r3, r2
 80060d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060d4:	e04f      	b.n	8006176 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060dc:	d04b      	beq.n	8006176 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060de:	f7fb fd73 	bl	8001bc8 <HAL_GetTick>
 80060e2:	4602      	mov	r2, r0
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	1ad3      	subs	r3, r2, r3
 80060e8:	69ba      	ldr	r2, [r7, #24]
 80060ea:	429a      	cmp	r2, r3
 80060ec:	d302      	bcc.n	80060f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80060ee:	69bb      	ldr	r3, [r7, #24]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d101      	bne.n	80060f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80060f4:	2303      	movs	r3, #3
 80060f6:	e04e      	b.n	8006196 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 0304 	and.w	r3, r3, #4
 8006102:	2b00      	cmp	r3, #0
 8006104:	d037      	beq.n	8006176 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	2b80      	cmp	r3, #128	@ 0x80
 800610a:	d034      	beq.n	8006176 <UART_WaitOnFlagUntilTimeout+0xb2>
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	2b40      	cmp	r3, #64	@ 0x40
 8006110:	d031      	beq.n	8006176 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	69db      	ldr	r3, [r3, #28]
 8006118:	f003 0308 	and.w	r3, r3, #8
 800611c:	2b08      	cmp	r3, #8
 800611e:	d110      	bne.n	8006142 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	2208      	movs	r2, #8
 8006126:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006128:	68f8      	ldr	r0, [r7, #12]
 800612a:	f000 f8ed 	bl	8006308 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2208      	movs	r2, #8
 8006132:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e029      	b.n	8006196 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	69db      	ldr	r3, [r3, #28]
 8006148:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800614c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006150:	d111      	bne.n	8006176 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800615a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	f000 f8d3 	bl	8006308 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2220      	movs	r2, #32
 8006166:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006172:	2303      	movs	r3, #3
 8006174:	e00f      	b.n	8006196 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	69da      	ldr	r2, [r3, #28]
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	4013      	ands	r3, r2
 8006180:	68ba      	ldr	r2, [r7, #8]
 8006182:	429a      	cmp	r2, r3
 8006184:	bf0c      	ite	eq
 8006186:	2301      	moveq	r3, #1
 8006188:	2300      	movne	r3, #0
 800618a:	b2db      	uxtb	r3, r3
 800618c:	461a      	mov	r2, r3
 800618e:	79fb      	ldrb	r3, [r7, #7]
 8006190:	429a      	cmp	r2, r3
 8006192:	d0a0      	beq.n	80060d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006194:	2300      	movs	r3, #0
}
 8006196:	4618      	mov	r0, r3
 8006198:	3710      	adds	r7, #16
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
	...

080061a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b097      	sub	sp, #92	@ 0x5c
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	4613      	mov	r3, r2
 80061ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	88fa      	ldrh	r2, [r7, #6]
 80061b8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	88fa      	ldrh	r2, [r7, #6]
 80061c0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061d2:	d10e      	bne.n	80061f2 <UART_Start_Receive_IT+0x52>
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d105      	bne.n	80061e8 <UART_Start_Receive_IT+0x48>
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80061e2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80061e6:	e01a      	b.n	800621e <UART_Start_Receive_IT+0x7e>
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	22ff      	movs	r2, #255	@ 0xff
 80061ec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80061f0:	e015      	b.n	800621e <UART_Start_Receive_IT+0x7e>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d10d      	bne.n	8006216 <UART_Start_Receive_IT+0x76>
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	691b      	ldr	r3, [r3, #16]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d104      	bne.n	800620c <UART_Start_Receive_IT+0x6c>
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	22ff      	movs	r2, #255	@ 0xff
 8006206:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800620a:	e008      	b.n	800621e <UART_Start_Receive_IT+0x7e>
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	227f      	movs	r2, #127	@ 0x7f
 8006210:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006214:	e003      	b.n	800621e <UART_Start_Receive_IT+0x7e>
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2200      	movs	r2, #0
 800621a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2200      	movs	r2, #0
 8006222:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2222      	movs	r2, #34	@ 0x22
 800622a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	3308      	adds	r3, #8
 8006234:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006238:	e853 3f00 	ldrex	r3, [r3]
 800623c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800623e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006240:	f043 0301 	orr.w	r3, r3, #1
 8006244:	657b      	str	r3, [r7, #84]	@ 0x54
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	3308      	adds	r3, #8
 800624c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800624e:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006250:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006252:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006254:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006256:	e841 2300 	strex	r3, r2, [r1]
 800625a:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800625c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1e5      	bne.n	800622e <UART_Start_Receive_IT+0x8e>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800626a:	d107      	bne.n	800627c <UART_Start_Receive_IT+0xdc>
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	691b      	ldr	r3, [r3, #16]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d103      	bne.n	800627c <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	4a22      	ldr	r2, [pc, #136]	@ (8006300 <UART_Start_Receive_IT+0x160>)
 8006278:	669a      	str	r2, [r3, #104]	@ 0x68
 800627a:	e002      	b.n	8006282 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	4a21      	ldr	r2, [pc, #132]	@ (8006304 <UART_Start_Receive_IT+0x164>)
 8006280:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d019      	beq.n	80062be <UART_Start_Receive_IT+0x11e>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006292:	e853 3f00 	ldrex	r3, [r3]
 8006296:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800629a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800629e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	461a      	mov	r2, r3
 80062a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80062aa:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80062ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80062b0:	e841 2300 	strex	r3, r2, [r1]
 80062b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80062b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d1e6      	bne.n	800628a <UART_Start_Receive_IT+0xea>
 80062bc:	e018      	b.n	80062f0 <UART_Start_Receive_IT+0x150>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	e853 3f00 	ldrex	r3, [r3]
 80062ca:	613b      	str	r3, [r7, #16]
   return(result);
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	f043 0320 	orr.w	r3, r3, #32
 80062d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	461a      	mov	r2, r3
 80062da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062dc:	623b      	str	r3, [r7, #32]
 80062de:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e0:	69f9      	ldr	r1, [r7, #28]
 80062e2:	6a3a      	ldr	r2, [r7, #32]
 80062e4:	e841 2300 	strex	r3, r2, [r1]
 80062e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d1e6      	bne.n	80062be <UART_Start_Receive_IT+0x11e>
  }
  return HAL_OK;
 80062f0:	2300      	movs	r3, #0
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	375c      	adds	r7, #92	@ 0x5c
 80062f6:	46bd      	mov	sp, r7
 80062f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop
 8006300:	080065f9 	.word	0x080065f9
 8006304:	08006451 	.word	0x08006451

08006308 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006308:	b480      	push	{r7}
 800630a:	b095      	sub	sp, #84	@ 0x54
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006318:	e853 3f00 	ldrex	r3, [r3]
 800631c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800631e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006320:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006324:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	461a      	mov	r2, r3
 800632c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800632e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006330:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006332:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006334:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006336:	e841 2300 	strex	r3, r2, [r1]
 800633a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800633c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800633e:	2b00      	cmp	r3, #0
 8006340:	d1e6      	bne.n	8006310 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	3308      	adds	r3, #8
 8006348:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634a:	6a3b      	ldr	r3, [r7, #32]
 800634c:	e853 3f00 	ldrex	r3, [r3]
 8006350:	61fb      	str	r3, [r7, #28]
   return(result);
 8006352:	69fb      	ldr	r3, [r7, #28]
 8006354:	f023 0301 	bic.w	r3, r3, #1
 8006358:	64bb      	str	r3, [r7, #72]	@ 0x48
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	3308      	adds	r3, #8
 8006360:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006362:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006364:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006366:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006368:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800636a:	e841 2300 	strex	r3, r2, [r1]
 800636e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1e5      	bne.n	8006342 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800637a:	2b01      	cmp	r3, #1
 800637c:	d118      	bne.n	80063b0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	e853 3f00 	ldrex	r3, [r3]
 800638a:	60bb      	str	r3, [r7, #8]
   return(result);
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	f023 0310 	bic.w	r3, r3, #16
 8006392:	647b      	str	r3, [r7, #68]	@ 0x44
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	461a      	mov	r2, r3
 800639a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800639c:	61bb      	str	r3, [r7, #24]
 800639e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a0:	6979      	ldr	r1, [r7, #20]
 80063a2:	69ba      	ldr	r2, [r7, #24]
 80063a4:	e841 2300 	strex	r3, r2, [r1]
 80063a8:	613b      	str	r3, [r7, #16]
   return(result);
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d1e6      	bne.n	800637e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2220      	movs	r2, #32
 80063b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80063c4:	bf00      	nop
 80063c6:	3754      	adds	r7, #84	@ 0x54
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b084      	sub	sp, #16
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063ee:	68f8      	ldr	r0, [r7, #12]
 80063f0:	f7ff fb8e 	bl	8005b10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063f4:	bf00      	nop
 80063f6:	3710      	adds	r7, #16
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b088      	sub	sp, #32
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	e853 3f00 	ldrex	r3, [r3]
 8006410:	60bb      	str	r3, [r7, #8]
   return(result);
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006418:	61fb      	str	r3, [r7, #28]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	461a      	mov	r2, r3
 8006420:	69fb      	ldr	r3, [r7, #28]
 8006422:	61bb      	str	r3, [r7, #24]
 8006424:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006426:	6979      	ldr	r1, [r7, #20]
 8006428:	69ba      	ldr	r2, [r7, #24]
 800642a:	e841 2300 	strex	r3, r2, [r1]
 800642e:	613b      	str	r3, [r7, #16]
   return(result);
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d1e6      	bne.n	8006404 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2220      	movs	r2, #32
 800643a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2200      	movs	r2, #0
 8006440:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f7ff fb5a 	bl	8005afc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006448:	bf00      	nop
 800644a:	3720      	adds	r7, #32
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}

08006450 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b09c      	sub	sp, #112	@ 0x70
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800645e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006468:	2b22      	cmp	r3, #34	@ 0x22
 800646a:	f040 80b9 	bne.w	80065e0 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006474:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006478:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800647c:	b2d9      	uxtb	r1, r3
 800647e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006482:	b2da      	uxtb	r2, r3
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006488:	400a      	ands	r2, r1
 800648a:	b2d2      	uxtb	r2, r2
 800648c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006492:	1c5a      	adds	r2, r3, #1
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800649e:	b29b      	uxth	r3, r3
 80064a0:	3b01      	subs	r3, #1
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	f040 809c 	bne.w	80065f0 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064c0:	e853 3f00 	ldrex	r3, [r3]
 80064c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80064c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80064cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	461a      	mov	r2, r3
 80064d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80064d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80064d8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80064dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80064de:	e841 2300 	strex	r3, r2, [r1]
 80064e2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80064e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d1e6      	bne.n	80064b8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	3308      	adds	r3, #8
 80064f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f4:	e853 3f00 	ldrex	r3, [r3]
 80064f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80064fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064fc:	f023 0301 	bic.w	r3, r3, #1
 8006500:	667b      	str	r3, [r7, #100]	@ 0x64
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	3308      	adds	r3, #8
 8006508:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800650a:	647a      	str	r2, [r7, #68]	@ 0x44
 800650c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006510:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006512:	e841 2300 	strex	r3, r2, [r1]
 8006516:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006518:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800651a:	2b00      	cmp	r3, #0
 800651c:	d1e5      	bne.n	80064ea <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2220      	movs	r2, #32
 8006522:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2200      	movs	r2, #0
 800652a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800653c:	2b00      	cmp	r3, #0
 800653e:	d018      	beq.n	8006572 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006548:	e853 3f00 	ldrex	r3, [r3]
 800654c:	623b      	str	r3, [r7, #32]
   return(result);
 800654e:	6a3b      	ldr	r3, [r7, #32]
 8006550:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006554:	663b      	str	r3, [r7, #96]	@ 0x60
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	461a      	mov	r2, r3
 800655c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800655e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006560:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006562:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006564:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006566:	e841 2300 	strex	r3, r2, [r1]
 800656a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800656c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800656e:	2b00      	cmp	r3, #0
 8006570:	d1e6      	bne.n	8006540 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006576:	2b01      	cmp	r3, #1
 8006578:	d12e      	bne.n	80065d8 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	e853 3f00 	ldrex	r3, [r3]
 800658c:	60fb      	str	r3, [r7, #12]
   return(result);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f023 0310 	bic.w	r3, r3, #16
 8006594:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	461a      	mov	r2, r3
 800659c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800659e:	61fb      	str	r3, [r7, #28]
 80065a0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a2:	69b9      	ldr	r1, [r7, #24]
 80065a4:	69fa      	ldr	r2, [r7, #28]
 80065a6:	e841 2300 	strex	r3, r2, [r1]
 80065aa:	617b      	str	r3, [r7, #20]
   return(result);
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d1e6      	bne.n	8006580 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	69db      	ldr	r3, [r3, #28]
 80065b8:	f003 0310 	and.w	r3, r3, #16
 80065bc:	2b10      	cmp	r3, #16
 80065be:	d103      	bne.n	80065c8 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2210      	movs	r2, #16
 80065c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80065ce:	4619      	mov	r1, r3
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f7ff faa7 	bl	8005b24 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80065d6:	e00b      	b.n	80065f0 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f7fa ff7b 	bl	80014d4 <HAL_UART_RxCpltCallback>
}
 80065de:	e007      	b.n	80065f0 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	699a      	ldr	r2, [r3, #24]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f042 0208 	orr.w	r2, r2, #8
 80065ee:	619a      	str	r2, [r3, #24]
}
 80065f0:	bf00      	nop
 80065f2:	3770      	adds	r7, #112	@ 0x70
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b09c      	sub	sp, #112	@ 0x70
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006606:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006610:	2b22      	cmp	r3, #34	@ 0x22
 8006612:	f040 80b9 	bne.w	8006788 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800661c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006624:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006626:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800662a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800662e:	4013      	ands	r3, r2
 8006630:	b29a      	uxth	r2, r3
 8006632:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006634:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800663a:	1c9a      	adds	r2, r3, #2
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006646:	b29b      	uxth	r3, r3
 8006648:	3b01      	subs	r3, #1
 800664a:	b29a      	uxth	r2, r3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006658:	b29b      	uxth	r3, r3
 800665a:	2b00      	cmp	r3, #0
 800665c:	f040 809c 	bne.w	8006798 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006666:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006668:	e853 3f00 	ldrex	r3, [r3]
 800666c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800666e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006670:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006674:	667b      	str	r3, [r7, #100]	@ 0x64
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	461a      	mov	r2, r3
 800667c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800667e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006680:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006682:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006684:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006686:	e841 2300 	strex	r3, r2, [r1]
 800668a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800668c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1e6      	bne.n	8006660 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	3308      	adds	r3, #8
 8006698:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800669a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800669c:	e853 3f00 	ldrex	r3, [r3]
 80066a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a4:	f023 0301 	bic.w	r3, r3, #1
 80066a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	3308      	adds	r3, #8
 80066b0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80066b2:	643a      	str	r2, [r7, #64]	@ 0x40
 80066b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066ba:	e841 2300 	strex	r3, r2, [r1]
 80066be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d1e5      	bne.n	8006692 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2220      	movs	r2, #32
 80066ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d018      	beq.n	800671a <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ee:	6a3b      	ldr	r3, [r7, #32]
 80066f0:	e853 3f00 	ldrex	r3, [r3]
 80066f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80066f6:	69fb      	ldr	r3, [r7, #28]
 80066f8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80066fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	461a      	mov	r2, r3
 8006704:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006706:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006708:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800670a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800670c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800670e:	e841 2300 	strex	r3, r2, [r1]
 8006712:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1e6      	bne.n	80066e8 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800671e:	2b01      	cmp	r3, #1
 8006720:	d12e      	bne.n	8006780 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	e853 3f00 	ldrex	r3, [r3]
 8006734:	60bb      	str	r3, [r7, #8]
   return(result);
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	f023 0310 	bic.w	r3, r3, #16
 800673c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	461a      	mov	r2, r3
 8006744:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006746:	61bb      	str	r3, [r7, #24]
 8006748:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674a:	6979      	ldr	r1, [r7, #20]
 800674c:	69ba      	ldr	r2, [r7, #24]
 800674e:	e841 2300 	strex	r3, r2, [r1]
 8006752:	613b      	str	r3, [r7, #16]
   return(result);
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d1e6      	bne.n	8006728 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	69db      	ldr	r3, [r3, #28]
 8006760:	f003 0310 	and.w	r3, r3, #16
 8006764:	2b10      	cmp	r3, #16
 8006766:	d103      	bne.n	8006770 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2210      	movs	r2, #16
 800676e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006776:	4619      	mov	r1, r3
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f7ff f9d3 	bl	8005b24 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800677e:	e00b      	b.n	8006798 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f7fa fea7 	bl	80014d4 <HAL_UART_RxCpltCallback>
}
 8006786:	e007      	b.n	8006798 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	699a      	ldr	r2, [r3, #24]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f042 0208 	orr.w	r2, r2, #8
 8006796:	619a      	str	r2, [r3, #24]
}
 8006798:	bf00      	nop
 800679a:	3770      	adds	r7, #112	@ 0x70
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80067a8:	bf00      	nop
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <memset>:
 80067b4:	4402      	add	r2, r0
 80067b6:	4603      	mov	r3, r0
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d100      	bne.n	80067be <memset+0xa>
 80067bc:	4770      	bx	lr
 80067be:	f803 1b01 	strb.w	r1, [r3], #1
 80067c2:	e7f9      	b.n	80067b8 <memset+0x4>

080067c4 <__libc_init_array>:
 80067c4:	b570      	push	{r4, r5, r6, lr}
 80067c6:	4d0d      	ldr	r5, [pc, #52]	@ (80067fc <__libc_init_array+0x38>)
 80067c8:	4c0d      	ldr	r4, [pc, #52]	@ (8006800 <__libc_init_array+0x3c>)
 80067ca:	1b64      	subs	r4, r4, r5
 80067cc:	10a4      	asrs	r4, r4, #2
 80067ce:	2600      	movs	r6, #0
 80067d0:	42a6      	cmp	r6, r4
 80067d2:	d109      	bne.n	80067e8 <__libc_init_array+0x24>
 80067d4:	4d0b      	ldr	r5, [pc, #44]	@ (8006804 <__libc_init_array+0x40>)
 80067d6:	4c0c      	ldr	r4, [pc, #48]	@ (8006808 <__libc_init_array+0x44>)
 80067d8:	f000 f818 	bl	800680c <_init>
 80067dc:	1b64      	subs	r4, r4, r5
 80067de:	10a4      	asrs	r4, r4, #2
 80067e0:	2600      	movs	r6, #0
 80067e2:	42a6      	cmp	r6, r4
 80067e4:	d105      	bne.n	80067f2 <__libc_init_array+0x2e>
 80067e6:	bd70      	pop	{r4, r5, r6, pc}
 80067e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80067ec:	4798      	blx	r3
 80067ee:	3601      	adds	r6, #1
 80067f0:	e7ee      	b.n	80067d0 <__libc_init_array+0xc>
 80067f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80067f6:	4798      	blx	r3
 80067f8:	3601      	adds	r6, #1
 80067fa:	e7f2      	b.n	80067e2 <__libc_init_array+0x1e>
 80067fc:	080068e8 	.word	0x080068e8
 8006800:	080068e8 	.word	0x080068e8
 8006804:	080068e8 	.word	0x080068e8
 8006808:	080068ec 	.word	0x080068ec

0800680c <_init>:
 800680c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800680e:	bf00      	nop
 8006810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006812:	bc08      	pop	{r3}
 8006814:	469e      	mov	lr, r3
 8006816:	4770      	bx	lr

08006818 <_fini>:
 8006818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800681a:	bf00      	nop
 800681c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800681e:	bc08      	pop	{r3}
 8006820:	469e      	mov	lr, r3
 8006822:	4770      	bx	lr
