Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Sat Jun  9 10:13:45 2018
| Host         : ram-Lenovo-ideapad-520-15IKB running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file .//fpga/mkbranch/syn_timing.txt
| Design       : mkbranch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

EN_ma_flush
EN_ma_put
EN_ma_train
RST_N
ma_put_pc[0]
ma_put_pc[10]
ma_put_pc[11]
ma_put_pc[12]
ma_put_pc[13]
ma_put_pc[14]
ma_put_pc[15]
ma_put_pc[16]
ma_put_pc[17]
ma_put_pc[18]
ma_put_pc[19]
ma_put_pc[1]
ma_put_pc[2]
ma_put_pc[3]
ma_put_pc[4]
ma_put_pc[5]
ma_put_pc[6]
ma_put_pc[7]
ma_put_pc[8]
ma_put_pc[9]
ma_train_bank_bits[0]
ma_train_bank_bits[1]
ma_train_bank_bits[2]
ma_train_bank_bits[3]
ma_train_bank_bits[4]
ma_train_bank_no[0]
ma_train_bank_no[1]
ma_train_bank_no[2]
ma_train_bimodal[0]
ma_train_bimodal[1]
ma_train_bimodal[2]
ma_train_counter[0]
ma_train_counter[1]
ma_train_counter[2]
ma_train_pc[0]
ma_train_pc[10]
ma_train_pc[11]
ma_train_pc[12]
ma_train_pc[13]
ma_train_pc[14]
ma_train_pc[15]
ma_train_pc[16]
ma_train_pc[17]
ma_train_pc[18]
ma_train_pc[19]
ma_train_pc[1]
ma_train_pc[2]
ma_train_pc[3]
ma_train_pc[4]
ma_train_pc[5]
ma_train_pc[6]
ma_train_pc[7]
ma_train_pc[8]
ma_train_pc[9]
ma_train_prediction
ma_train_tag[0]
ma_train_tag[1]
ma_train_tag[2]
ma_train_tag[3]
ma_train_tag[4]
ma_train_tag[5]
ma_train_tag[6]
ma_train_tag[7]
ma_train_truth

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

RDY_ma_flush
RDY_ma_train
mn_get[0]
mn_get[10]
mn_get[11]
mn_get[12]
mn_get[13]
mn_get[14]
mn_get[15]
mn_get[16]
mn_get[17]
mn_get[18]
mn_get[19]
mn_get[1]
mn_get[20]
mn_get[21]
mn_get[22]
mn_get[2]
mn_get[3]
mn_get[4]
mn_get[5]
mn_get[6]
mn_get[7]
mn_get[8]
mn_get[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.661        0.000                      0                  337        0.070        0.000                      0                  337        4.020        0.000                       0                   180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 5.661        0.000                      0                  337        0.070        0.000                      0                  337        4.020        0.000                       0                   180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 rg_global_flush_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_flush_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.013ns (28.123%)  route 2.589ns (71.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  rg_global_flush_addr_reg[4]/Q
                         net (fo=7, unplaced)         1.000     3.932    rg_global_flush_addr_reg__0[4]
                                                                      r  rg_global_flush_addr[9]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.227 f  rg_global_flush_addr[9]_i_5/O
                         net (fo=5, unplaced)         0.477     4.704    rg_global_flush_addr[9]_i_5_n_0
                                                                      f  rg_global_flush_addr[9]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.116     4.820 r  rg_global_flush_addr[9]_i_4/O
                         net (fo=2, unplaced)         0.460     5.280    rg_global_flush_addr[9]_i_4_n_0
                                                                      r  rg_global_flush_addr[9]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.404 r  rg_global_flush_addr[9]_i_1/O
                         net (fo=10, unplaced)        0.652     6.056    rg_global_flush_addr[9]_i_1_n_0
                         FDRE                                         r  rg_global_flush_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[0]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_R)       -0.557    11.717    rg_global_flush_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 rg_global_flush_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_flush_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.013ns (28.123%)  route 2.589ns (71.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  rg_global_flush_addr_reg[4]/Q
                         net (fo=7, unplaced)         1.000     3.932    rg_global_flush_addr_reg__0[4]
                                                                      r  rg_global_flush_addr[9]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.227 f  rg_global_flush_addr[9]_i_5/O
                         net (fo=5, unplaced)         0.477     4.704    rg_global_flush_addr[9]_i_5_n_0
                                                                      f  rg_global_flush_addr[9]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.116     4.820 r  rg_global_flush_addr[9]_i_4/O
                         net (fo=2, unplaced)         0.460     5.280    rg_global_flush_addr[9]_i_4_n_0
                                                                      r  rg_global_flush_addr[9]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.404 r  rg_global_flush_addr[9]_i_1/O
                         net (fo=10, unplaced)        0.652     6.056    rg_global_flush_addr[9]_i_1_n_0
                         FDRE                                         r  rg_global_flush_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[1]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_R)       -0.557    11.717    rg_global_flush_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 rg_global_flush_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_flush_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.013ns (28.123%)  route 2.589ns (71.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  rg_global_flush_addr_reg[4]/Q
                         net (fo=7, unplaced)         1.000     3.932    rg_global_flush_addr_reg__0[4]
                                                                      r  rg_global_flush_addr[9]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.227 f  rg_global_flush_addr[9]_i_5/O
                         net (fo=5, unplaced)         0.477     4.704    rg_global_flush_addr[9]_i_5_n_0
                                                                      f  rg_global_flush_addr[9]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.116     4.820 r  rg_global_flush_addr[9]_i_4/O
                         net (fo=2, unplaced)         0.460     5.280    rg_global_flush_addr[9]_i_4_n_0
                                                                      r  rg_global_flush_addr[9]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.404 r  rg_global_flush_addr[9]_i_1/O
                         net (fo=10, unplaced)        0.652     6.056    rg_global_flush_addr[9]_i_1_n_0
                         FDRE                                         r  rg_global_flush_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[2]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_R)       -0.557    11.717    rg_global_flush_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 rg_global_flush_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_flush_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.013ns (28.123%)  route 2.589ns (71.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  rg_global_flush_addr_reg[4]/Q
                         net (fo=7, unplaced)         1.000     3.932    rg_global_flush_addr_reg__0[4]
                                                                      r  rg_global_flush_addr[9]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.227 f  rg_global_flush_addr[9]_i_5/O
                         net (fo=5, unplaced)         0.477     4.704    rg_global_flush_addr[9]_i_5_n_0
                                                                      f  rg_global_flush_addr[9]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.116     4.820 r  rg_global_flush_addr[9]_i_4/O
                         net (fo=2, unplaced)         0.460     5.280    rg_global_flush_addr[9]_i_4_n_0
                                                                      r  rg_global_flush_addr[9]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.404 r  rg_global_flush_addr[9]_i_1/O
                         net (fo=10, unplaced)        0.652     6.056    rg_global_flush_addr[9]_i_1_n_0
                         FDRE                                         r  rg_global_flush_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[3]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_R)       -0.557    11.717    rg_global_flush_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 rg_global_flush_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_flush_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.013ns (28.123%)  route 2.589ns (71.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  rg_global_flush_addr_reg[4]/Q
                         net (fo=7, unplaced)         1.000     3.932    rg_global_flush_addr_reg__0[4]
                                                                      r  rg_global_flush_addr[9]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.227 f  rg_global_flush_addr[9]_i_5/O
                         net (fo=5, unplaced)         0.477     4.704    rg_global_flush_addr[9]_i_5_n_0
                                                                      f  rg_global_flush_addr[9]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.116     4.820 r  rg_global_flush_addr[9]_i_4/O
                         net (fo=2, unplaced)         0.460     5.280    rg_global_flush_addr[9]_i_4_n_0
                                                                      r  rg_global_flush_addr[9]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.404 r  rg_global_flush_addr[9]_i_1/O
                         net (fo=10, unplaced)        0.652     6.056    rg_global_flush_addr[9]_i_1_n_0
                         FDRE                                         r  rg_global_flush_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[4]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_R)       -0.557    11.717    rg_global_flush_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 rg_global_flush_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_flush_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.013ns (28.123%)  route 2.589ns (71.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  rg_global_flush_addr_reg[4]/Q
                         net (fo=7, unplaced)         1.000     3.932    rg_global_flush_addr_reg__0[4]
                                                                      r  rg_global_flush_addr[9]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.227 f  rg_global_flush_addr[9]_i_5/O
                         net (fo=5, unplaced)         0.477     4.704    rg_global_flush_addr[9]_i_5_n_0
                                                                      f  rg_global_flush_addr[9]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.116     4.820 r  rg_global_flush_addr[9]_i_4/O
                         net (fo=2, unplaced)         0.460     5.280    rg_global_flush_addr[9]_i_4_n_0
                                                                      r  rg_global_flush_addr[9]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.404 r  rg_global_flush_addr[9]_i_1/O
                         net (fo=10, unplaced)        0.652     6.056    rg_global_flush_addr[9]_i_1_n_0
                         FDRE                                         r  rg_global_flush_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[5]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_R)       -0.557    11.717    rg_global_flush_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 rg_global_flush_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_flush_addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.013ns (28.123%)  route 2.589ns (71.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  rg_global_flush_addr_reg[4]/Q
                         net (fo=7, unplaced)         1.000     3.932    rg_global_flush_addr_reg__0[4]
                                                                      r  rg_global_flush_addr[9]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.227 f  rg_global_flush_addr[9]_i_5/O
                         net (fo=5, unplaced)         0.477     4.704    rg_global_flush_addr[9]_i_5_n_0
                                                                      f  rg_global_flush_addr[9]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.116     4.820 r  rg_global_flush_addr[9]_i_4/O
                         net (fo=2, unplaced)         0.460     5.280    rg_global_flush_addr[9]_i_4_n_0
                                                                      r  rg_global_flush_addr[9]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.404 r  rg_global_flush_addr[9]_i_1/O
                         net (fo=10, unplaced)        0.652     6.056    rg_global_flush_addr[9]_i_1_n_0
                         FDRE                                         r  rg_global_flush_addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[6]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_R)       -0.557    11.717    rg_global_flush_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 rg_global_flush_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_flush_addr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.013ns (28.123%)  route 2.589ns (71.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  rg_global_flush_addr_reg[4]/Q
                         net (fo=7, unplaced)         1.000     3.932    rg_global_flush_addr_reg__0[4]
                                                                      r  rg_global_flush_addr[9]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.227 f  rg_global_flush_addr[9]_i_5/O
                         net (fo=5, unplaced)         0.477     4.704    rg_global_flush_addr[9]_i_5_n_0
                                                                      f  rg_global_flush_addr[9]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.116     4.820 r  rg_global_flush_addr[9]_i_4/O
                         net (fo=2, unplaced)         0.460     5.280    rg_global_flush_addr[9]_i_4_n_0
                                                                      r  rg_global_flush_addr[9]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.404 r  rg_global_flush_addr[9]_i_1/O
                         net (fo=10, unplaced)        0.652     6.056    rg_global_flush_addr[9]_i_1_n_0
                         FDRE                                         r  rg_global_flush_addr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[7]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_R)       -0.557    11.717    rg_global_flush_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 rg_global_flush_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_flush_addr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.013ns (28.123%)  route 2.589ns (71.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  rg_global_flush_addr_reg[4]/Q
                         net (fo=7, unplaced)         1.000     3.932    rg_global_flush_addr_reg__0[4]
                                                                      r  rg_global_flush_addr[9]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.227 f  rg_global_flush_addr[9]_i_5/O
                         net (fo=5, unplaced)         0.477     4.704    rg_global_flush_addr[9]_i_5_n_0
                                                                      f  rg_global_flush_addr[9]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.116     4.820 r  rg_global_flush_addr[9]_i_4/O
                         net (fo=2, unplaced)         0.460     5.280    rg_global_flush_addr[9]_i_4_n_0
                                                                      r  rg_global_flush_addr[9]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.404 r  rg_global_flush_addr[9]_i_1/O
                         net (fo=10, unplaced)        0.652     6.056    rg_global_flush_addr[9]_i_1_n_0
                         FDRE                                         r  rg_global_flush_addr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[8]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_R)       -0.557    11.717    rg_global_flush_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 rg_global_flush_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_flush_addr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.013ns (28.123%)  route 2.589ns (71.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  rg_global_flush_addr_reg[4]/Q
                         net (fo=7, unplaced)         1.000     3.932    rg_global_flush_addr_reg__0[4]
                                                                      r  rg_global_flush_addr[9]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.227 f  rg_global_flush_addr[9]_i_5/O
                         net (fo=5, unplaced)         0.477     4.704    rg_global_flush_addr[9]_i_5_n_0
                                                                      f  rg_global_flush_addr[9]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.116     4.820 r  rg_global_flush_addr[9]_i_4/O
                         net (fo=2, unplaced)         0.460     5.280    rg_global_flush_addr[9]_i_4_n_0
                                                                      r  rg_global_flush_addr[9]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.404 r  rg_global_flush_addr[9]_i_1/O
                         net (fo=10, unplaced)        0.652     6.056    rg_global_flush_addr[9]_i_1_n_0
                         FDRE                                         r  rg_global_flush_addr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_flush_addr_reg[9]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_R)       -0.557    11.717    rg_global_flush_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  5.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_history_reg[77]_srl6___rg_global_history_reg_r_36/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         SRLC32E                                      r  rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.011 r  rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/Q31
                         net (fo=1, unplaced)         0.000     1.011    rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30_n_1
                         SRL16E                                       r  rg_global_history_reg[77]_srl6___rg_global_history_reg_r_36/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         SRL16E                                       r  rg_global_history_reg[77]_srl6___rg_global_history_reg_r_36/CLK
                         clock pessimism             -0.210     0.824    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.941    rg_global_history_reg[77]_srl6___rg_global_history_reg_r_36
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rg_global_history_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_history_reg[17]_srl8___rg_global_history_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.147ns (48.998%)  route 0.153ns (51.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_history_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_global_history_reg[9]/Q
                         net (fo=5, unplaced)         0.153     0.979    p_0_in11_in
                         SRL16E                                       r  rg_global_history_reg[17]_srl8___rg_global_history_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         SRL16E                                       r  rg_global_history_reg[17]_srl8___rg_global_history_reg_r_6/CLK
                         clock pessimism             -0.210     0.824    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.888    rg_global_history_reg[17]_srl8___rg_global_history_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 rg_global_history_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_history_reg[37]_srl18___rg_global_history_reg_r_16/D
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.147ns (46.024%)  route 0.172ns (53.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_history_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_global_history_reg[19]/Q
                         net (fo=4, unplaced)         0.172     0.998    p_1_in7_in
                         SRLC32E                                      r  rg_global_history_reg[37]_srl18___rg_global_history_reg_r_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         SRLC32E                                      r  rg_global_history_reg[37]_srl18___rg_global_history_reg_r_16/CLK
                         clock pessimism             -0.210     0.824    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     0.888    rg_global_history_reg[37]_srl18___rg_global_history_reg_r_16
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rg_global_history_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.147ns (46.024%)  route 0.172ns (53.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_history_reg[39]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_global_history_reg[39]/Q
                         net (fo=4, unplaced)         0.172     0.998    p_1_in4_in
                         SRLC32E                                      r  rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         SRLC32E                                      r  rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/CLK
                         clock pessimism             -0.210     0.824    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     0.886    rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rg_global_history_reg_r_37/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_history_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_history_reg_r_37/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_global_history_reg_r_37/Q
                         net (fo=1, unplaced)         0.131     0.957    rg_global_history_reg_r_37_n_0
                                                                      r  rg_global_history_reg_gate/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.055 r  rg_global_history_reg_gate/O
                         net (fo=1, unplaced)         0.000     1.055    rg_global_history_reg_gate_n_0
                         FDRE                                         r  rg_global_history_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_history_reg[79]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_global_history_reg[79]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rg_global_history_reg_r_7/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_history_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_history_reg_r_7/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_global_history_reg_r_7/Q
                         net (fo=2, unplaced)         0.136     0.961    rg_global_history_reg_r_7_n_0
                                                                      r  rg_global_history_reg_gate__1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.059 r  rg_global_history_reg_gate__1/O
                         net (fo=1, unplaced)         0.000     1.059    rg_global_history_reg_gate__1_n_0
                         FDRE                                         r  rg_global_history_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_history_reg[19]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_global_history_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rg_global_history_reg_r_17/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_global_history_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_history_reg_r_17/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_global_history_reg_r_17/Q
                         net (fo=2, unplaced)         0.136     0.961    rg_global_history_reg_r_17_n_0
                                                                      r  rg_global_history_reg_gate__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.059 r  rg_global_history_reg_gate__0/O
                         net (fo=1, unplaced)         0.000     1.059    rg_global_history_reg_gate__0_n_0
                         FDRE                                         r  rg_global_history_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_history_reg[39]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_global_history_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rg_global_history_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_bank4_csr_indx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_history_reg[79]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_global_history_reg[79]/Q
                         net (fo=3, unplaced)         0.139     0.964    p_1_in
                                                                      r  rg_bank4_csr_indx[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.062 r  rg_bank4_csr_indx[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.062    rg_bank4_csr_indx[0]_i_1_n_0
                         FDRE                                         r  rg_bank4_csr_indx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_bank4_csr_indx_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_bank4_csr_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rg_global_history_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_bank3_csr_indx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_global_history_reg[39]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_global_history_reg[39]/Q
                         net (fo=4, unplaced)         0.141     0.967    p_1_in4_in
                                                                      r  rg_bank3_csr_indx[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  rg_bank3_csr_indx[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    rg_bank3_csr_indx[0]_i_1_n_0
                         FDRE                                         r  rg_bank3_csr_indx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_bank3_csr_indx_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_bank3_csr_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rg_bank3_csr_p_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_bank3_csr_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_bank3_csr_p_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_bank3_csr_p_reg[7]/Q
                         net (fo=4, unplaced)         0.141     0.967    p_0_in5_in
                                                                      r  rg_bank3_csr_s[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.065 r  rg_bank3_csr_s[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    rg_bank3_csr_s$D_IN[0]
                         FDRE                                         r  rg_bank3_csr_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_bank3_csr_s_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_bank3_csr_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                bram_bank1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                bram_bank1/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                bram_bimodal/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                bram_bimodal/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                bram_bank2/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                bram_bank2/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                bram_bank3/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                bram_bank3/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                bram_bank4/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                bram_bank4/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020                rg_global_history_reg[37]_srl18___rg_global_history_reg_r_16/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020                rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                rg_global_history_reg[77]_srl6___rg_global_history_reg_r_36/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                rg_global_history_reg[17]_srl8___rg_global_history_reg_r_6/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020                rg_global_history_reg[37]_srl18___rg_global_history_reg_r_16/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020                rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                rg_global_history_reg[77]_srl6___rg_global_history_reg_r_36/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                rg_global_history_reg[17]_srl8___rg_global_history_reg_r_6/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                rg_bank2_csr_s_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                rg_bank2_csr_s_reg[4]/C
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020                rg_global_history_reg[37]_srl18___rg_global_history_reg_r_16/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020                rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                rg_global_history_reg[77]_srl6___rg_global_history_reg_r_36/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                rg_global_history_reg[17]_srl8___rg_global_history_reg_r_6/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020                rg_global_history_reg[37]_srl18___rg_global_history_reg_r_16/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020                rg_global_history_reg[71]_srl32___rg_global_history_reg_r_30/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                rg_global_history_reg[77]_srl6___rg_global_history_reg_r_36/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                rg_global_history_reg[17]_srl8___rg_global_history_reg_r_6/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                rg_bank2_csr_s_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                rg_bank2_csr_s_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bram_bank1/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.528ns  (logic 5.584ns (58.607%)  route 3.944ns (41.393%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    bram_bank1/CLKA
                         RAMB18E1                                     r  bram_bank1/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.908 r  bram_bank1/RAM_reg/DOADO[7]
                         net (fo=3, unplaced)         0.803     5.711    bram_bank1$DOA[7]
                                                                      r  mn_get_OBUF[20]_inst_i_8/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.835 f  mn_get_OBUF[20]_inst_i_8/O
                         net (fo=1, unplaced)         0.732     6.567    mn_get_OBUF[20]_inst_i_8_n_0
                                                                      f  mn_get_OBUF[20]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.691 r  mn_get_OBUF[20]_inst_i_5/O
                         net (fo=1, unplaced)         0.941     7.632    mn_get_OBUF[20]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[20]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.756 r  mn_get_OBUF[20]_inst_i_3/O
                         net (fo=1, unplaced)         0.665     8.421    mn_get_OBUF[20]_inst_i_3_n_0
                                                                      r  mn_get_OBUF[20]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.545 r  mn_get_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     9.348    mn_get_OBUF[20]
                                                                      r  mn_get_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.982 r  mn_get_OBUF[20]_inst/O
                         net (fo=0)                   0.000    11.982    mn_get[20]
                                                                      r  mn_get[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bank4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 5.584ns (61.041%)  route 3.564ns (38.959%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    bram_bank4/CLKA
                         RAMB18E1                                     r  bram_bank4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.908 r  bram_bank4/RAM_reg/DOADO[8]
                         net (fo=2, unplaced)         0.803     5.711    bram_bank4$DOA[8]
                                                                      r  mn_get_OBUF[5]_inst_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.835 r  mn_get_OBUF[5]_inst_i_9/O
                         net (fo=1, unplaced)         0.449     6.284    mn_get_OBUF[5]_inst_i_9_n_0
                                                                      r  mn_get_OBUF[5]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.408 r  mn_get_OBUF[5]_inst_i_5/O
                         net (fo=13, unplaced)        1.014     7.422    mn_get_OBUF[5]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[22]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  mn_get_OBUF[22]_inst_i_5/O
                         net (fo=11, unplaced)        0.495     8.041    mn_get_OBUF[22]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[19]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.165 r  mn_get_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     8.968    mn_get_OBUF[19]
                                                                      r  mn_get_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.602 r  mn_get_OBUF[19]_inst/O
                         net (fo=0)                   0.000    11.602    mn_get[19]
                                                                      r  mn_get[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bank4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 5.584ns (61.041%)  route 3.564ns (38.959%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    bram_bank4/CLKA
                         RAMB18E1                                     r  bram_bank4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.908 r  bram_bank4/RAM_reg/DOADO[8]
                         net (fo=2, unplaced)         0.803     5.711    bram_bank4$DOA[8]
                                                                      r  mn_get_OBUF[5]_inst_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.835 r  mn_get_OBUF[5]_inst_i_9/O
                         net (fo=1, unplaced)         0.449     6.284    mn_get_OBUF[5]_inst_i_9_n_0
                                                                      r  mn_get_OBUF[5]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.408 r  mn_get_OBUF[5]_inst_i_5/O
                         net (fo=13, unplaced)        1.014     7.422    mn_get_OBUF[5]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[22]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  mn_get_OBUF[22]_inst_i_5/O
                         net (fo=11, unplaced)        0.495     8.041    mn_get_OBUF[22]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[22]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.165 r  mn_get_OBUF[22]_inst_i_1/O
                         net (fo=2, unplaced)         0.803     8.968    mn_get_OBUF[21]
                                                                      r  mn_get_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.602 r  mn_get_OBUF[21]_inst/O
                         net (fo=0)                   0.000    11.602    mn_get[21]
                                                                      r  mn_get[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bank4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 5.584ns (61.041%)  route 3.564ns (38.959%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    bram_bank4/CLKA
                         RAMB18E1                                     r  bram_bank4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.908 r  bram_bank4/RAM_reg/DOADO[8]
                         net (fo=2, unplaced)         0.803     5.711    bram_bank4$DOA[8]
                                                                      r  mn_get_OBUF[5]_inst_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.835 r  mn_get_OBUF[5]_inst_i_9/O
                         net (fo=1, unplaced)         0.449     6.284    mn_get_OBUF[5]_inst_i_9_n_0
                                                                      r  mn_get_OBUF[5]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.408 r  mn_get_OBUF[5]_inst_i_5/O
                         net (fo=13, unplaced)        1.014     7.422    mn_get_OBUF[5]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[22]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  mn_get_OBUF[22]_inst_i_5/O
                         net (fo=11, unplaced)        0.495     8.041    mn_get_OBUF[22]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[22]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.165 r  mn_get_OBUF[22]_inst_i_1/O
                         net (fo=2, unplaced)         0.803     8.968    mn_get_OBUF[21]
                                                                      r  mn_get_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.602 r  mn_get_OBUF[22]_inst/O
                         net (fo=0)                   0.000    11.602    mn_get[22]
                                                                      r  mn_get[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bank4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.118ns  (logic 5.584ns (61.242%)  route 3.534ns (38.758%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    bram_bank4/CLKA
                         RAMB18E1                                     r  bram_bank4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.908 r  bram_bank4/RAM_reg/DOADO[8]
                         net (fo=2, unplaced)         0.803     5.711    bram_bank4$DOA[8]
                                                                      r  mn_get_OBUF[5]_inst_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.835 r  mn_get_OBUF[5]_inst_i_9/O
                         net (fo=1, unplaced)         0.449     6.284    mn_get_OBUF[5]_inst_i_9_n_0
                                                                      r  mn_get_OBUF[5]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.408 r  mn_get_OBUF[5]_inst_i_5/O
                         net (fo=13, unplaced)        1.014     7.422    mn_get_OBUF[5]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[22]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  mn_get_OBUF[22]_inst_i_5/O
                         net (fo=11, unplaced)        0.465     8.011    mn_get_OBUF[22]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[11]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.135 r  mn_get_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     8.938    mn_get_OBUF[11]
                                                                      r  mn_get_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.572 r  mn_get_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.572    mn_get[11]
                                                                      r  mn_get[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bank4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.118ns  (logic 5.584ns (61.242%)  route 3.534ns (38.758%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    bram_bank4/CLKA
                         RAMB18E1                                     r  bram_bank4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.908 r  bram_bank4/RAM_reg/DOADO[8]
                         net (fo=2, unplaced)         0.803     5.711    bram_bank4$DOA[8]
                                                                      r  mn_get_OBUF[5]_inst_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.835 r  mn_get_OBUF[5]_inst_i_9/O
                         net (fo=1, unplaced)         0.449     6.284    mn_get_OBUF[5]_inst_i_9_n_0
                                                                      r  mn_get_OBUF[5]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.408 r  mn_get_OBUF[5]_inst_i_5/O
                         net (fo=13, unplaced)        1.014     7.422    mn_get_OBUF[5]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[22]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  mn_get_OBUF[22]_inst_i_5/O
                         net (fo=11, unplaced)        0.465     8.011    mn_get_OBUF[22]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[12]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.135 r  mn_get_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     8.938    mn_get_OBUF[12]
                                                                      r  mn_get_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.572 r  mn_get_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.572    mn_get[12]
                                                                      r  mn_get[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bank4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.118ns  (logic 5.584ns (61.242%)  route 3.534ns (38.758%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    bram_bank4/CLKA
                         RAMB18E1                                     r  bram_bank4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.908 r  bram_bank4/RAM_reg/DOADO[8]
                         net (fo=2, unplaced)         0.803     5.711    bram_bank4$DOA[8]
                                                                      r  mn_get_OBUF[5]_inst_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.835 r  mn_get_OBUF[5]_inst_i_9/O
                         net (fo=1, unplaced)         0.449     6.284    mn_get_OBUF[5]_inst_i_9_n_0
                                                                      r  mn_get_OBUF[5]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.408 r  mn_get_OBUF[5]_inst_i_5/O
                         net (fo=13, unplaced)        1.014     7.422    mn_get_OBUF[5]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[22]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  mn_get_OBUF[22]_inst_i_5/O
                         net (fo=11, unplaced)        0.465     8.011    mn_get_OBUF[22]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[13]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.135 r  mn_get_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     8.938    mn_get_OBUF[13]
                                                                      r  mn_get_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.572 r  mn_get_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.572    mn_get[13]
                                                                      r  mn_get[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bank4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.118ns  (logic 5.584ns (61.242%)  route 3.534ns (38.758%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    bram_bank4/CLKA
                         RAMB18E1                                     r  bram_bank4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.908 r  bram_bank4/RAM_reg/DOADO[8]
                         net (fo=2, unplaced)         0.803     5.711    bram_bank4$DOA[8]
                                                                      r  mn_get_OBUF[5]_inst_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.835 r  mn_get_OBUF[5]_inst_i_9/O
                         net (fo=1, unplaced)         0.449     6.284    mn_get_OBUF[5]_inst_i_9_n_0
                                                                      r  mn_get_OBUF[5]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.408 r  mn_get_OBUF[5]_inst_i_5/O
                         net (fo=13, unplaced)        1.014     7.422    mn_get_OBUF[5]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[22]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  mn_get_OBUF[22]_inst_i_5/O
                         net (fo=11, unplaced)        0.465     8.011    mn_get_OBUF[22]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[14]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.135 r  mn_get_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     8.938    mn_get_OBUF[14]
                                                                      r  mn_get_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.572 r  mn_get_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.572    mn_get[14]
                                                                      r  mn_get[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bank4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.118ns  (logic 5.584ns (61.242%)  route 3.534ns (38.758%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    bram_bank4/CLKA
                         RAMB18E1                                     r  bram_bank4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.908 r  bram_bank4/RAM_reg/DOADO[8]
                         net (fo=2, unplaced)         0.803     5.711    bram_bank4$DOA[8]
                                                                      r  mn_get_OBUF[5]_inst_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.835 r  mn_get_OBUF[5]_inst_i_9/O
                         net (fo=1, unplaced)         0.449     6.284    mn_get_OBUF[5]_inst_i_9_n_0
                                                                      r  mn_get_OBUF[5]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.408 r  mn_get_OBUF[5]_inst_i_5/O
                         net (fo=13, unplaced)        1.014     7.422    mn_get_OBUF[5]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[22]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  mn_get_OBUF[22]_inst_i_5/O
                         net (fo=11, unplaced)        0.465     8.011    mn_get_OBUF[22]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[15]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.135 r  mn_get_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     8.938    mn_get_OBUF[15]
                                                                      r  mn_get_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.572 r  mn_get_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.572    mn_get[15]
                                                                      r  mn_get[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bank4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.118ns  (logic 5.584ns (61.242%)  route 3.534ns (38.758%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.584     2.454    bram_bank4/CLKA
                         RAMB18E1                                     r  bram_bank4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.908 r  bram_bank4/RAM_reg/DOADO[8]
                         net (fo=2, unplaced)         0.803     5.711    bram_bank4$DOA[8]
                                                                      r  mn_get_OBUF[5]_inst_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.835 r  mn_get_OBUF[5]_inst_i_9/O
                         net (fo=1, unplaced)         0.449     6.284    mn_get_OBUF[5]_inst_i_9_n_0
                                                                      r  mn_get_OBUF[5]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.408 r  mn_get_OBUF[5]_inst_i_5/O
                         net (fo=13, unplaced)        1.014     7.422    mn_get_OBUF[5]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[22]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  mn_get_OBUF[22]_inst_i_5/O
                         net (fo=11, unplaced)        0.465     8.011    mn_get_OBUF[22]_inst_i_5_n_0
                                                                      r  mn_get_OBUF[16]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.135 r  mn_get_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     8.938    mn_get_OBUF[16]
                                                                      r  mn_get_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.572 r  mn_get_OBUF[16]_inst/O
                         net (fo=0)                   0.000    11.572    mn_get[16]
                                                                      r  mn_get[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rg_flush_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_ma_flush
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.396ns (73.762%)  route 0.497ns (26.238%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  rg_flush_reg/Q
                         net (fo=24, unplaced)        0.158     0.984    rg_flush
                                                                      f  RDY_ma_flush_OBUF_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.082 r  RDY_ma_flush_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.420    RDY_ma_flush_OBUF
                                                                      r  RDY_ma_flush_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.571 r  RDY_ma_flush_OBUF_inst/O
                         net (fo=0)                   0.000     2.571    RDY_ma_flush
                                                                      r  RDY_ma_flush (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rg_flush_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_ma_train
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.396ns (73.762%)  route 0.497ns (26.238%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  rg_flush_reg/Q
                         net (fo=24, unplaced)        0.158     0.984    rg_flush
                                                                      f  RDY_ma_train_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.082 r  RDY_ma_train_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.420    RDY_ma_train_OBUF
                                                                      r  RDY_ma_train_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.571 r  RDY_ma_train_OBUF_inst/O
                         net (fo=0)                   0.000     2.571    RDY_ma_train
                                                                      r  RDY_ma_train (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bimodal/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    bram_bimodal/CLKA
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     1.264 r  bram_bimodal/RAM_reg/DOADO[1]
                         net (fo=2, unplaced)         0.338     1.602    mn_get_OBUF[0]
                                                                      r  mn_get_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  mn_get_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.753    mn_get[0]
                                                                      r  mn_get[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bimodal/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    bram_bimodal/CLKA
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     1.264 r  bram_bimodal/RAM_reg/DOADO[0]
                         net (fo=1, unplaced)         0.338     1.602    mn_get_OBUF[10]
                                                                      r  mn_get_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  mn_get_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.753    mn_get[10]
                                                                      r  mn_get[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bimodal/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    bram_bimodal/CLKA
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     1.264 r  bram_bimodal/RAM_reg/DOADO[2]
                         net (fo=2, unplaced)         0.338     1.602    mn_get_OBUF[1]
                                                                      r  mn_get_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  mn_get_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.753    mn_get[1]
                                                                      r  mn_get[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bimodal/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    bram_bimodal/CLKA
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     1.264 r  bram_bimodal/RAM_reg/DOADO[3]
                         net (fo=2, unplaced)         0.338     1.602    mn_get_OBUF[2]
                                                                      r  mn_get_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  mn_get_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.753    mn_get[2]
                                                                      r  mn_get[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bank4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    bram_bank4/CLKA
                         RAMB18E1                                     r  bram_bank4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     1.264 r  bram_bank4/RAM_reg/DOADO[0]
                         net (fo=1, unplaced)         0.338     1.602    mn_get_OBUF[6]
                                                                      r  mn_get_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  mn_get_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.753    mn_get[6]
                                                                      r  mn_get[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bank3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    bram_bank3/CLKA
                         RAMB18E1                                     r  bram_bank3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     1.264 r  bram_bank3/RAM_reg/DOADO[0]
                         net (fo=1, unplaced)         0.338     1.602    mn_get_OBUF[7]
                                                                      r  mn_get_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  mn_get_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.753    mn_get[7]
                                                                      r  mn_get[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bank2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    bram_bank2/CLKA
                         RAMB18E1                                     r  bram_bank2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     1.264 r  bram_bank2/RAM_reg/DOADO[0]
                         net (fo=1, unplaced)         0.338     1.602    mn_get_OBUF[8]
                                                                      r  mn_get_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  mn_get_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.753    mn_get[8]
                                                                      r  mn_get[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_bank1/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.736ns (83.683%)  route 0.338ns (16.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.114     0.679    bram_bank1/CLKA
                         RAMB18E1                                     r  bram_bank1/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     1.264 r  bram_bank1/RAM_reg/DOADO[0]
                         net (fo=1, unplaced)         0.338     1.602    mn_get_OBUF[9]
                                                                      r  mn_get_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.753 r  mn_get_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.753    mn_get[9]
                                                                      r  mn_get[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           513 Endpoints
Min Delay           513 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ma_train_bank_bits[1]
                            (input port)
  Destination:            bram_bank2/RAM_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.467ns (32.729%)  route 3.016ns (67.271%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_train_bank_bits[1] (IN)
                         net (fo=0)                   0.000     0.000    ma_train_bank_bits[1]
                                                                      r  ma_train_bank_bits_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_train_bank_bits_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    ma_train_bank_bits_IBUF[1]
                                                                      r  bram_bank2_i_49/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  bram_bank2_i_49/O
                         net (fo=1, unplaced)         0.449     2.347    bram_bank2_i_49_n_0
                                                                      f  bram_bank2_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.471 f  bram_bank2_i_47/O
                         net (fo=1, unplaced)         0.449     2.920    bram_bank2_i_47_n_0
                                                                      f  bram_bank2_i_34/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  bram_bank2_i_34/O
                         net (fo=23, unplaced)        0.512     3.556    bram_bank2_i_34_n_0
                                                                      r  bram_bank2_i_15/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.680 r  bram_bank2_i_15/O
                         net (fo=1, unplaced)         0.803     4.483    bram_bank2/ADDRB[6]
                         RAMB18E1                                     r  bram_bank2/RAM_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439     2.131    bram_bank2/CLKA
                         RAMB18E1                                     r  bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_train_bank_bits[1]
                            (input port)
  Destination:            bram_bank2/RAM_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.467ns (32.729%)  route 3.016ns (67.271%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_train_bank_bits[1] (IN)
                         net (fo=0)                   0.000     0.000    ma_train_bank_bits[1]
                                                                      r  ma_train_bank_bits_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_train_bank_bits_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    ma_train_bank_bits_IBUF[1]
                                                                      r  bram_bank2_i_49/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  bram_bank2_i_49/O
                         net (fo=1, unplaced)         0.449     2.347    bram_bank2_i_49_n_0
                                                                      f  bram_bank2_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.471 f  bram_bank2_i_47/O
                         net (fo=1, unplaced)         0.449     2.920    bram_bank2_i_47_n_0
                                                                      f  bram_bank2_i_34/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  bram_bank2_i_34/O
                         net (fo=23, unplaced)        0.512     3.556    bram_bank2_i_34_n_0
                                                                      r  bram_bank2_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.680 r  bram_bank2_i_14/O
                         net (fo=1, unplaced)         0.803     4.483    bram_bank2/ADDRB[7]
                         RAMB18E1                                     r  bram_bank2/RAM_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439     2.131    bram_bank2/CLKA
                         RAMB18E1                                     r  bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_train_bank_bits[1]
                            (input port)
  Destination:            bram_bank2/RAM_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.467ns (32.729%)  route 3.016ns (67.271%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_train_bank_bits[1] (IN)
                         net (fo=0)                   0.000     0.000    ma_train_bank_bits[1]
                                                                      r  ma_train_bank_bits_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_train_bank_bits_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    ma_train_bank_bits_IBUF[1]
                                                                      r  bram_bank2_i_49/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  bram_bank2_i_49/O
                         net (fo=1, unplaced)         0.449     2.347    bram_bank2_i_49_n_0
                                                                      f  bram_bank2_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.471 f  bram_bank2_i_47/O
                         net (fo=1, unplaced)         0.449     2.920    bram_bank2_i_47_n_0
                                                                      f  bram_bank2_i_34/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  bram_bank2_i_34/O
                         net (fo=23, unplaced)        0.512     3.556    bram_bank2_i_34_n_0
                                                                      r  bram_bank2_i_13/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.680 r  bram_bank2_i_13/O
                         net (fo=1, unplaced)         0.803     4.483    bram_bank2/ADDRB[8]
                         RAMB18E1                                     r  bram_bank2/RAM_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439     2.131    bram_bank2/CLKA
                         RAMB18E1                                     r  bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_train_bank_bits[1]
                            (input port)
  Destination:            bram_bank2/RAM_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.467ns (32.729%)  route 3.016ns (67.271%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_train_bank_bits[1] (IN)
                         net (fo=0)                   0.000     0.000    ma_train_bank_bits[1]
                                                                      r  ma_train_bank_bits_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_train_bank_bits_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    ma_train_bank_bits_IBUF[1]
                                                                      r  bram_bank2_i_49/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  bram_bank2_i_49/O
                         net (fo=1, unplaced)         0.449     2.347    bram_bank2_i_49_n_0
                                                                      f  bram_bank2_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.471 f  bram_bank2_i_47/O
                         net (fo=1, unplaced)         0.449     2.920    bram_bank2_i_47_n_0
                                                                      f  bram_bank2_i_34/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  bram_bank2_i_34/O
                         net (fo=23, unplaced)        0.512     3.556    bram_bank2_i_34_n_0
                                                                      r  bram_bank2_i_12/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.680 r  bram_bank2_i_12/O
                         net (fo=1, unplaced)         0.803     4.483    bram_bank2/ADDRB[9]
                         RAMB18E1                                     r  bram_bank2/RAM_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439     2.131    bram_bank2/CLKA
                         RAMB18E1                                     r  bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_train_bank_bits[1]
                            (input port)
  Destination:            bram_bank2/RAM_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.467ns (32.729%)  route 3.016ns (67.271%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_train_bank_bits[1] (IN)
                         net (fo=0)                   0.000     0.000    ma_train_bank_bits[1]
                                                                      r  ma_train_bank_bits_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_train_bank_bits_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    ma_train_bank_bits_IBUF[1]
                                                                      r  bram_bank2_i_49/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  bram_bank2_i_49/O
                         net (fo=1, unplaced)         0.449     2.347    bram_bank2_i_49_n_0
                                                                      f  bram_bank2_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.471 f  bram_bank2_i_47/O
                         net (fo=1, unplaced)         0.449     2.920    bram_bank2_i_47_n_0
                                                                      f  bram_bank2_i_34/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  bram_bank2_i_34/O
                         net (fo=23, unplaced)        0.512     3.556    bram_bank2_i_34_n_0
                                                                      r  bram_bank2_i_21/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.680 r  bram_bank2_i_21/O
                         net (fo=1, unplaced)         0.803     4.483    bram_bank2/ADDRB[0]
                         RAMB18E1                                     r  bram_bank2/RAM_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439     2.131    bram_bank2/CLKA
                         RAMB18E1                                     r  bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_train_bank_bits[1]
                            (input port)
  Destination:            bram_bank2/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.467ns (32.729%)  route 3.016ns (67.271%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_train_bank_bits[1] (IN)
                         net (fo=0)                   0.000     0.000    ma_train_bank_bits[1]
                                                                      r  ma_train_bank_bits_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_train_bank_bits_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    ma_train_bank_bits_IBUF[1]
                                                                      r  bram_bank2_i_49/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  bram_bank2_i_49/O
                         net (fo=1, unplaced)         0.449     2.347    bram_bank2_i_49_n_0
                                                                      f  bram_bank2_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.471 f  bram_bank2_i_47/O
                         net (fo=1, unplaced)         0.449     2.920    bram_bank2_i_47_n_0
                                                                      f  bram_bank2_i_34/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  bram_bank2_i_34/O
                         net (fo=23, unplaced)        0.512     3.556    bram_bank2_i_34_n_0
                                                                      r  bram_bank2_i_20/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.680 r  bram_bank2_i_20/O
                         net (fo=1, unplaced)         0.803     4.483    bram_bank2/ADDRB[1]
                         RAMB18E1                                     r  bram_bank2/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439     2.131    bram_bank2/CLKA
                         RAMB18E1                                     r  bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_train_bank_bits[1]
                            (input port)
  Destination:            bram_bank2/RAM_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.467ns (32.729%)  route 3.016ns (67.271%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_train_bank_bits[1] (IN)
                         net (fo=0)                   0.000     0.000    ma_train_bank_bits[1]
                                                                      r  ma_train_bank_bits_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_train_bank_bits_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    ma_train_bank_bits_IBUF[1]
                                                                      r  bram_bank2_i_49/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  bram_bank2_i_49/O
                         net (fo=1, unplaced)         0.449     2.347    bram_bank2_i_49_n_0
                                                                      f  bram_bank2_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.471 f  bram_bank2_i_47/O
                         net (fo=1, unplaced)         0.449     2.920    bram_bank2_i_47_n_0
                                                                      f  bram_bank2_i_34/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  bram_bank2_i_34/O
                         net (fo=23, unplaced)        0.512     3.556    bram_bank2_i_34_n_0
                                                                      r  bram_bank2_i_19/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.680 r  bram_bank2_i_19/O
                         net (fo=1, unplaced)         0.803     4.483    bram_bank2/ADDRB[2]
                         RAMB18E1                                     r  bram_bank2/RAM_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439     2.131    bram_bank2/CLKA
                         RAMB18E1                                     r  bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_train_bank_bits[1]
                            (input port)
  Destination:            bram_bank2/RAM_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.467ns (32.729%)  route 3.016ns (67.271%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_train_bank_bits[1] (IN)
                         net (fo=0)                   0.000     0.000    ma_train_bank_bits[1]
                                                                      r  ma_train_bank_bits_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_train_bank_bits_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    ma_train_bank_bits_IBUF[1]
                                                                      r  bram_bank2_i_49/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  bram_bank2_i_49/O
                         net (fo=1, unplaced)         0.449     2.347    bram_bank2_i_49_n_0
                                                                      f  bram_bank2_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.471 f  bram_bank2_i_47/O
                         net (fo=1, unplaced)         0.449     2.920    bram_bank2_i_47_n_0
                                                                      f  bram_bank2_i_34/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  bram_bank2_i_34/O
                         net (fo=23, unplaced)        0.512     3.556    bram_bank2_i_34_n_0
                                                                      r  bram_bank2_i_18/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.680 r  bram_bank2_i_18/O
                         net (fo=1, unplaced)         0.803     4.483    bram_bank2/ADDRB[3]
                         RAMB18E1                                     r  bram_bank2/RAM_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439     2.131    bram_bank2/CLKA
                         RAMB18E1                                     r  bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_train_bank_bits[1]
                            (input port)
  Destination:            bram_bank2/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.467ns (32.729%)  route 3.016ns (67.271%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_train_bank_bits[1] (IN)
                         net (fo=0)                   0.000     0.000    ma_train_bank_bits[1]
                                                                      r  ma_train_bank_bits_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_train_bank_bits_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    ma_train_bank_bits_IBUF[1]
                                                                      r  bram_bank2_i_49/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  bram_bank2_i_49/O
                         net (fo=1, unplaced)         0.449     2.347    bram_bank2_i_49_n_0
                                                                      f  bram_bank2_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.471 f  bram_bank2_i_47/O
                         net (fo=1, unplaced)         0.449     2.920    bram_bank2_i_47_n_0
                                                                      f  bram_bank2_i_34/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  bram_bank2_i_34/O
                         net (fo=23, unplaced)        0.512     3.556    bram_bank2_i_34_n_0
                                                                      r  bram_bank2_i_17/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.680 r  bram_bank2_i_17/O
                         net (fo=1, unplaced)         0.803     4.483    bram_bank2/ADDRB[4]
                         RAMB18E1                                     r  bram_bank2/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439     2.131    bram_bank2/CLKA
                         RAMB18E1                                     r  bram_bank2/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ma_train_bank_bits[1]
                            (input port)
  Destination:            bram_bank2/RAM_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.467ns (32.729%)  route 3.016ns (67.271%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_train_bank_bits[1] (IN)
                         net (fo=0)                   0.000     0.000    ma_train_bank_bits[1]
                                                                      r  ma_train_bank_bits_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_train_bank_bits_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    ma_train_bank_bits_IBUF[1]
                                                                      r  bram_bank2_i_49/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  bram_bank2_i_49/O
                         net (fo=1, unplaced)         0.449     2.347    bram_bank2_i_49_n_0
                                                                      f  bram_bank2_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.471 f  bram_bank2_i_47/O
                         net (fo=1, unplaced)         0.449     2.920    bram_bank2_i_47_n_0
                                                                      f  bram_bank2_i_34/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  bram_bank2_i_34/O
                         net (fo=23, unplaced)        0.512     3.556    bram_bank2_i_34_n_0
                                                                      r  bram_bank2_i_16/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.680 r  bram_bank2_i_16/O
                         net (fo=1, unplaced)         0.803     4.483    bram_bank2/ADDRB[5]
                         RAMB18E1                                     r  bram_bank2/RAM_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.439     2.131    bram_bank2/CLKA
                         RAMB18E1                                     r  bram_bank2/RAM_reg/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_ma_put
                            (input port)
  Destination:            bram_bank1/RAM_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_ma_put (IN)
                         net (fo=0)                   0.000     0.000    EN_ma_put
                                                                      r  EN_ma_put_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_ma_put_IBUF_inst/O
                         net (fo=13, unplaced)        0.338     0.539    bram_bank1/ENA
                         RAMB18E1                                     r  bram_bank1/RAM_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    bram_bank1/CLKA
                         RAMB18E1                                     r  bram_bank1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 EN_ma_put
                            (input port)
  Destination:            bram_bank2/RAM_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_ma_put (IN)
                         net (fo=0)                   0.000     0.000    EN_ma_put
                                                                      r  EN_ma_put_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_ma_put_IBUF_inst/O
                         net (fo=13, unplaced)        0.338     0.539    bram_bank2/ENA
                         RAMB18E1                                     r  bram_bank2/RAM_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    bram_bank2/CLKA
                         RAMB18E1                                     r  bram_bank2/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 EN_ma_put
                            (input port)
  Destination:            bram_bank3/RAM_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_ma_put (IN)
                         net (fo=0)                   0.000     0.000    EN_ma_put
                                                                      r  EN_ma_put_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_ma_put_IBUF_inst/O
                         net (fo=13, unplaced)        0.338     0.539    bram_bank3/ENA
                         RAMB18E1                                     r  bram_bank3/RAM_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    bram_bank3/CLKA
                         RAMB18E1                                     r  bram_bank3/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 EN_ma_put
                            (input port)
  Destination:            bram_bank4/RAM_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_ma_put (IN)
                         net (fo=0)                   0.000     0.000    EN_ma_put
                                                                      r  EN_ma_put_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_ma_put_IBUF_inst/O
                         net (fo=13, unplaced)        0.338     0.539    bram_bank4/ENA
                         RAMB18E1                                     r  bram_bank4/RAM_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    bram_bank4/CLKA
                         RAMB18E1                                     r  bram_bank4/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 ma_put_pc[8]
                            (input port)
  Destination:            bram_bimodal/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[8] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[8]
                                                                      r  ma_put_pc_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[8]_inst/O
                         net (fo=5, unplaced)         0.338     0.539    bram_bimodal/ADDRA[8]
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    bram_bimodal/CLKA
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 ma_put_pc[9]
                            (input port)
  Destination:            bram_bimodal/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[9] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[9]
                                                                      r  ma_put_pc_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[9]_inst/O
                         net (fo=5, unplaced)         0.338     0.539    bram_bimodal/ADDRA[9]
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    bram_bimodal/CLKA
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 ma_put_pc[10]
                            (input port)
  Destination:            bram_bimodal/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[10] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[10]
                                                                      r  ma_put_pc_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[10]_inst/O
                         net (fo=5, unplaced)         0.338     0.539    bram_bimodal/ADDRA[10]
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    bram_bimodal/CLKA
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 ma_put_pc[11]
                            (input port)
  Destination:            bram_bimodal/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[11] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[11]
                                                                      r  ma_put_pc_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[11]_inst/O
                         net (fo=5, unplaced)         0.338     0.539    bram_bimodal/ADDRA[11]
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    bram_bimodal/CLKA
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 ma_put_pc[0]
                            (input port)
  Destination:            bram_bimodal/RAM_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[0] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[0]
                                                                      r  ma_put_pc_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[0]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    bram_bimodal/ADDRA[0]
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    bram_bimodal/CLKA
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 ma_put_pc[1]
                            (input port)
  Destination:            bram_bimodal/RAM_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[1] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[1]
                                                                      r  ma_put_pc_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    bram_bimodal/ADDRA[1]
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=179, unplaced)       0.259     1.033    bram_bimodal/CLKA
                         RAMB18E1                                     r  bram_bimodal/RAM_reg/CLKARDCLK





