Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 24 11:58:47 2023
| Host         : DESKTOP-6PS40RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tb_speed_iter_fft_timing_summary_routed.rpt -pb tb_speed_iter_fft_timing_summary_routed.pb -rpx tb_speed_iter_fft_timing_summary_routed.rpx -warn_on_violation
| Design       : tb_speed_iter_fft
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.249        0.000                      0                 1183        0.048        0.000                      0                 1183        2.250        0.000                       0                   423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.750}        5.500           181.818         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.249        0.000                      0                 1183        0.048        0.000                      0                 1183        2.250        0.000                       0                   423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_11_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 4.009ns (79.606%)  route 1.027ns (20.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 10.545 - 5.500 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.830     5.592    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    DSP48_X0Y8           DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     9.601 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/P[25]
                         net (fo=1, routed)           1.027    10.628    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_11_psdsp_n_1
    SLICE_X8Y26          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_11_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.562    10.545    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X8Y26          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_11_psdsp_1/C
                         clock pessimism              0.394    10.939    
                         clock uncertainty           -0.035    10.904    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)       -0.027    10.877    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_11_psdsp_1
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_20/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 4.009ns (78.964%)  route 1.068ns (21.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 10.621 - 5.500 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.826     5.588    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_20/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.597 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_20/P[15]
                         net (fo=1, routed)           1.068    10.665    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11_psdsp_n
    SLICE_X6Y25          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.638    10.621    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X6Y25          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11_psdsp/C
                         clock pessimism              0.394    11.015    
                         clock uncertainty           -0.035    10.980    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)       -0.031    10.949    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11_psdsp
  -------------------------------------------------------------------
                         required time                         10.949    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0_i_12_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 4.009ns (79.524%)  route 1.032ns (20.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 10.621 - 5.500 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.830     5.592    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    DSP48_X0Y8           DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      4.009     9.601 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/P[20]
                         net (fo=1, routed)           1.032    10.633    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0_i_12_psdsp_n_1
    SLICE_X4Y25          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0_i_12_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.638    10.621    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X4Y25          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0_i_12_psdsp_1/C
                         clock pessimism              0.394    11.015    
                         clock uncertainty           -0.035    10.980    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)       -0.028    10.952    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0_i_12_psdsp_1
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_12_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 4.009ns (80.213%)  route 0.989ns (19.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 10.544 - 5.500 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.830     5.592    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    DSP48_X0Y8           DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      4.009     9.601 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/P[24]
                         net (fo=1, routed)           0.989    10.590    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_12_psdsp_n_1
    SLICE_X10Y24         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_12_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.561    10.544    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X10Y24         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_12_psdsp_1/C
                         clock pessimism              0.430    10.974    
                         clock uncertainty           -0.035    10.939    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.028    10.911    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_12_psdsp_1
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_10_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 4.009ns (80.465%)  route 0.973ns (19.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 10.624 - 5.500 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.830     5.592    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    DSP48_X0Y8           DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.601 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/P[16]
                         net (fo=1, routed)           0.973    10.574    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_10_psdsp_n_1
    SLICE_X7Y22          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_10_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.641    10.624    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X7Y22          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_10_psdsp_1/C
                         clock pessimism              0.394    11.018    
                         clock uncertainty           -0.035    10.983    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)       -0.081    10.902    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_10_psdsp_1
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_re/o_DATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 2.989ns (57.570%)  route 2.203ns (42.430%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 10.623 - 5.500 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.814     5.576    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X6Y25          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11_psdsp_1/Q
                         net (fo=4, routed)           0.623     6.718    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_reg_1[0]
    SLICE_X7Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.842 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11/O
                         net (fo=1, routed)           0.000     6.842    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.374 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.383    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_3_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.605 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0_i_9/O[0]
                         net (fo=3, routed)           0.821     8.426    fft/a_r_reg/add_1_out4[4]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.299     8.725 r  fft/a_r_reg/sub_1_out2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.725    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/o_DATA_reg[6]_0[1]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.258 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.267    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.384 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.384    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.501 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.501    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.733 f  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__3/O[0]
                         net (fo=15, routed)          0.740    10.473    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/p_1_in1_in
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.295    10.768 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/o_DATA[12]_i_1__0/O
                         net (fo=1, routed)           0.000    10.768    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_re/D[12]
    SLICE_X4Y26          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_re/o_DATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.640    10.623    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_re/clk
    SLICE_X4Y26          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_re/o_DATA_reg[12]/C
                         clock pessimism              0.433    11.056    
                         clock uncertainty           -0.035    11.021    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.079    11.100    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_re/o_DATA_reg[12]
  -------------------------------------------------------------------
                         required time                         11.100    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_re/o_DATA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 2.967ns (58.189%)  route 2.132ns (41.811%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 10.624 - 5.500 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.814     5.576    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X6Y25          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11_psdsp_1/Q
                         net (fo=4, routed)           0.623     6.718    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_reg_1[0]
    SLICE_X7Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.842 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11/O
                         net (fo=1, routed)           0.000     6.842    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_11_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.374 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.383    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry_i_3_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.605 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0_i_9/O[0]
                         net (fo=3, routed)           0.821     8.426    fft/a_r_reg/add_1_out4[4]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.299     8.725 r  fft/a_r_reg/sub_1_out2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.725    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/o_DATA_reg[6]_0[1]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.258 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.267    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.384 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.384    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.699 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2/O[3]
                         net (fo=14, routed)          0.669    10.368    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_n_4
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.307    10.675 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/o_DATA[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.675    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_re/D[8]
    SLICE_X3Y26          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_re/o_DATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.641    10.624    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_re/clk
    SLICE_X3Y26          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_re/o_DATA_reg[8]/C
                         clock pessimism              0.394    11.018    
                         clock uncertainty           -0.035    10.983    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)        0.029    11.012    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_re/o_DATA_reg[8]
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_20/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_13_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 4.009ns (81.121%)  route 0.933ns (18.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 10.546 - 5.500 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.826     5.588    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_20/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     9.597 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_20/P[23]
                         net (fo=1, routed)           0.933    10.530    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_13_psdsp_n
    SLICE_X11Y26         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_13_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.563    10.546    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X11Y26         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_13_psdsp/C
                         clock pessimism              0.430    10.976    
                         clock uncertainty           -0.035    10.941    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)       -0.069    10.872    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__1_i_13_psdsp
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/o_DATA_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_i_9_psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 2.007ns (41.713%)  route 2.804ns (58.287%))
  Logic Levels:           5  (CARRY4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 10.547 - 5.500 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.734     5.496    fft/w_address_gen/addr_reg/clk
    SLICE_X13Y25         FDRE                                         r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[3]/Q
                         net (fo=103, routed)         1.356     7.308    fft/w_address_gen/addr_reg/addr[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.432 f  fft/w_address_gen/addr_reg/g5_b5/O
                         net (fo=1, routed)           0.000     7.432    fft/w_address_gen/addr_reg/g5_b5_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     7.677 f  fft/w_address_gen/addr_reg/mult_out_20_i_60/O
                         net (fo=1, routed)           0.812     8.489    fft/w_address_gen_n_45
    SLICE_X11Y24         LUT6 (Prop_lut6_I4_O)        0.298     8.787 r  fft/mult_out_20_i_28/O
                         net (fo=1, routed)           0.000     8.787    fft/mult_out_20_i_28_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.337 r  fft/mult_out_20_i_18/CO[3]
                         net (fo=1, routed)           0.009     9.346    fft/mult_out_20_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.680 r  fft/mult_out_20_i_17/O[1]
                         net (fo=2, routed)           0.628    10.308    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/w_value_i[9]
    SLICE_X11Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_i_9_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.564    10.547    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X11Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_i_9_psdsp_6/C
                         clock pessimism              0.394    10.941    
                         clock uncertainty           -0.035    10.906    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)       -0.245    10.661    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_i_9_psdsp_6
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0_i_13_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 4.009ns (80.194%)  route 0.990ns (19.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 10.621 - 5.500 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.830     5.592    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    DSP48_X0Y8           DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      4.009     9.601 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/P[19]
                         net (fo=1, routed)           0.990    10.591    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0_i_13_psdsp_n_1
    SLICE_X6Y25          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0_i_13_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.638    10.621    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X6Y25          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0_i_13_psdsp_1/C
                         clock pessimism              0.394    11.015    
                         clock uncertainty           -0.035    10.980    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)       -0.028    10.952    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__0_i_13_psdsp_1
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  0.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.784%)  route 0.264ns (65.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.584     1.531    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/clk
    SLICE_X9Y28          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[14]/Q
                         net (fo=2, routed)           0.264     1.936    fft/out_fifo/ram_unit_r/RAM_reg_0[14]
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.898     2.093    fft/out_fifo/ram_unit_r/clk
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.592    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.888    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.211%)  route 0.265ns (61.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.584     1.531    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/clk
    SLICE_X8Y27          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.695 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[10]/Q
                         net (fo=2, routed)           0.265     1.960    fft/out_fifo/ram_unit_r/RAM_reg_0[10]
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.898     2.093    fft/out_fifo/ram_unit_r/clk
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.592    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.888    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_DATA_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/in_fifo/ram_unit_i/RAM_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.313%)  route 0.260ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.582     1.529    CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  i_DATA_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.148     1.677 r  i_DATA_I_reg[8]/Q
                         net (fo=1, routed)           0.260     1.936    fft/in_fifo/ram_unit_i/RAM_reg_0[8]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.893     2.088    fft/in_fifo/ram_unit_i/clk
    RAMB18_X0Y10         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.850    fft/in_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_DATA_R_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/in_fifo/ram_unit_r/RAM_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.109%)  route 0.266ns (61.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.611     1.558    CLK_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  i_DATA_R_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.164     1.722 r  i_DATA_R_reg[10]/Q
                         net (fo=1, routed)           0.266     1.988    fft/in_fifo/ram_unit_r/RAM_reg_2[10]
    RAMB18_X0Y9          RAMB18E1                                     r  fft/in_fifo/ram_unit_r/RAM_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.890     2.085    fft/in_fifo/ram_unit_r/clk
    RAMB18_X0Y9          RAMB18E1                                     r  fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.900    fft/in_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_DATA_R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/in_fifo/ram_unit_r/RAM_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.109%)  route 0.266ns (61.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.611     1.558    CLK_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  i_DATA_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.164     1.722 r  i_DATA_R_reg[1]/Q
                         net (fo=1, routed)           0.266     1.988    fft/in_fifo/ram_unit_r/RAM_reg_2[1]
    RAMB18_X0Y9          RAMB18E1                                     r  fft/in_fifo/ram_unit_r/RAM_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.890     2.085    fft/in_fifo/ram_unit_r/clk
    RAMB18_X0Y9          RAMB18E1                                     r  fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.900    fft/in_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.726%)  route 0.295ns (64.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.584     1.531    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/clk
    SLICE_X8Y27          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.695 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[11]/Q
                         net (fo=2, routed)           0.295     1.990    fft/workt_ram_unit_r/i_DATA_A[11]
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.890     2.085    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.900    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.668%)  route 0.296ns (64.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.584     1.531    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/clk
    SLICE_X8Y27          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.695 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[10]/Q
                         net (fo=2, routed)           0.296     1.991    fft/workt_ram_unit_r/i_DATA_A[10]
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.890     2.085    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.900    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.148ns (34.868%)  route 0.276ns (65.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.581     1.528    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/clk
    SLICE_X8Y25          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.148     1.676 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[4]/Q
                         net (fo=2, routed)           0.276     1.952    fft/out_fifo/ram_unit_r/RAM_reg_0[4]
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.898     2.093    fft/out_fifo/ram_unit_r/clk
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.592    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.242     1.834    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.148ns (34.779%)  route 0.278ns (65.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.584     1.531    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/clk
    SLICE_X8Y27          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.148     1.679 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[9]/Q
                         net (fo=2, routed)           0.278     1.956    fft/out_fifo/ram_unit_r/RAM_reg_0[9]
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.898     2.093    fft/out_fifo/ram_unit_r/clk
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.592    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.835    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.944%)  route 0.319ns (66.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.581     1.528    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/clk
    SLICE_X8Y25          FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     1.692 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[3]/Q
                         net (fo=2, routed)           0.319     2.011    fft/out_fifo/ram_unit_r/RAM_reg_0[3]
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.898     2.093    fft/out_fifo/ram_unit_r/clk
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.592    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.888    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.750 }
Period(ns):         5.500
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y10  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y10  fft/in_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y9   fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y9   fft/in_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y12  fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y12  fft/out_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y13  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y13  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X1Y10  fft/w_address_gen/addr_reg/o_DATA_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y11  fft/workt_ram_unit_i/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y25   fft/a_r_reg/o_DATA_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y24   fft/a_r_reg/o_DATA_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y24   fft/a_r_reg/o_DATA_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y24   fft/a_r_reg/o_DATA_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y25   fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y25   fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y25   fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y25   fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X5Y25   fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_re/o_DATA_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X5Y25   fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_re/o_DATA_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X9Y32   fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_im/o_DATA_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y32   fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_im/o_DATA_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y25   fft/a_r_reg/o_DATA_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y24   fft/a_r_reg/o_DATA_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y24   fft/a_r_reg/o_DATA_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y24   fft/a_r_reg/o_DATA_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X4Y26   fft/a_r_reg/o_DATA_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y25   fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y25   fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.750       2.250      SLICE_X8Y25   fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[3]/C



