// Seed: 3295701658
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    input id_8,
    output id_9,
    input logic id_10
);
  always @(negedge id_2) begin
    id_3 <= id_6[1'h0];
  end
endmodule
