// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package regblock_pkg;

    localparam REGBLOCK_DATA_WIDTH = 32;
    localparam REGBLOCK_MIN_ADDR_WIDTH = 3;
    localparam REGBLOCK_SIZE = 'h4;

    typedef enum logic [2:0] {
        top__my_enum__val_1 = 'h3,
        top__my_enum__val_2 = 'h4
    } top__my_enum_e;
endpackage
