
*** Running vivado
    with args -log zsys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zsys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kdich/workspace/zynq/ADI/hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kdich/workspace/zynq/vivado/7020/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1291.844 ; gain = 109.891 ; free physical = 1877 ; free virtual = 8373
Command: link_design -top zsys_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_dmac_0_0/zsys_axi_dmac_0_0.dcp' for cell 'zsys_i/axi_dmac_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_gpio_0_0/zsys_axi_gpio_0_0.dcp' for cell 'zsys_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_quad_spi_0_0/zsys_axi_quad_spi_0_0.dcp' for cell 'zsys_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_smc_0/zsys_axi_smc_0.dcp' for cell 'zsys_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axis_adc_0_0/zsys_axis_adc_0_0.dcp' for cell 'zsys_i/axis_adc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.dcp' for cell 'zsys_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_0/zsys_rst_ps7_0_100M_0.dcp' for cell 'zsys_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_system_ila_0_0/zsys_system_ila_0_0.dcp' for cell 'zsys_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_xlconcat_0_0/zsys_xlconcat_0_0.dcp' for cell 'zsys_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_xbar_0/zsys_xbar_0.dcp' for cell 'zsys_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_0/zsys_auto_pc_0.dcp' for cell 'zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zsys_i/system_ila_0/U0/ila_lib UUID: 70b39c19-fe1d-5146-bc9c-f91b24ba54e3 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_1/bd_fa8c_psr_aclk_0_board.xdc] for cell 'zsys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_1/bd_fa8c_psr_aclk_0_board.xdc] for cell 'zsys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_1/bd_fa8c_psr_aclk_0.xdc] for cell 'zsys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_1/bd_fa8c_psr_aclk_0.xdc] for cell 'zsys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_0/zsys_rst_ps7_0_100M_0_board.xdc] for cell 'zsys_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_0/zsys_rst_ps7_0_100M_0_board.xdc] for cell 'zsys_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_0/zsys_rst_ps7_0_100M_0.xdc] for cell 'zsys_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_rst_ps7_0_100M_0/zsys_rst_ps7_0_100M_0.xdc] for cell 'zsys_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_gpio_0_0/zsys_axi_gpio_0_0_board.xdc] for cell 'zsys_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_gpio_0_0/zsys_axi_gpio_0_0_board.xdc] for cell 'zsys_i/axi_gpio_0/U0'
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_gpio_0_0/zsys_axi_gpio_0_0.xdc] for cell 'zsys_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_gpio_0_0/zsys_axi_gpio_0_0.xdc] for cell 'zsys_i/axi_gpio_0/U0'
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_quad_spi_0_0/zsys_axi_quad_spi_0_0_board.xdc] for cell 'zsys_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_quad_spi_0_0/zsys_axi_quad_spi_0_0_board.xdc] for cell 'zsys_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_quad_spi_0_0/zsys_axi_quad_spi_0_0.xdc] for cell 'zsys_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_quad_spi_0_0/zsys_axi_quad_spi_0_0.xdc] for cell 'zsys_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zsys_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zsys_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zsys_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zsys_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/write_bitstream.xdc]
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/write_bitstream.xdc]
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc]
WARNING: [Vivado 12-584] No ports matched 'In0_0[7]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[6]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[5]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[4]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[3]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[2]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[1]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[0]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[0]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[1]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[2]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[3]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[4]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[5]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[6]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'In0_0[7]'. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/constrs_1/new/pinout.xdc]
Sourcing Tcl File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_dmac_0_0/bd/bd.tcl] for cell 'zsys_i/axi_dmac_0'
Finished Sourcing Tcl File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_dmac_0_0/bd/bd.tcl] for cell 'zsys_i/axi_dmac_0'
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.runs/synth_1/zsys_wrapper/zsys_wrapper.xdc]
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.runs/synth_1/zsys_wrapper/zsys_wrapper.xdc]
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_dmac_0_0/zsys_axi_dmac_0_0_constr.xdc] for cell 'zsys_i/axi_dmac_0/inst'
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_dmac_0_0/zsys_axi_dmac_0_0_constr.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_dmac_0_0/zsys_axi_dmac_0_0_constr.xdc] for cell 'zsys_i/axi_dmac_0/inst'
Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_quad_spi_0_0/zsys_axi_quad_spi_0_0_clocks.xdc] for cell 'zsys_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axi_quad_spi_0_0/zsys_axi_quad_spi_0_0_clocks.xdc] for cell 'zsys_i/axi_quad_spi_0/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 49 instances

24 Infos, 23 Warnings, 17 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:24 . Memory (MB): peak = 2288.062 ; gain = 996.219 ; free physical = 1097 ; free virtual = 7614
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2288.062 ; gain = 0.000 ; free physical = 1094 ; free virtual = 7611

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12bc7a919

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2288.062 ; gain = 0.000 ; free physical = 1092 ; free virtual = 7610

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "ad302a3dbe6f7807".
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2288.062 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7598
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1a1cce089

Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 2288.062 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7598

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 29 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2429dd13a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2288.062 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7603
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
Phase 3 Constant propagation | Checksum: 1d0e3743e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 2288.062 ; gain = 0.000 ; free physical = 1086 ; free virtual = 7603
INFO: [Opt 31-389] Phase Constant propagation created 32 cells and removed 312 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 276510d97

Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 2288.062 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7602
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 525 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 276510d97

Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 2288.062 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7603
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1ea0d3831

Time (s): cpu = 00:00:28 ; elapsed = 00:00:54 . Memory (MB): peak = 2288.062 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7602
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 195ab4ada

Time (s): cpu = 00:00:28 ; elapsed = 00:00:54 . Memory (MB): peak = 2288.062 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7602
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2288.062 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7602
Ending Logic Optimization Task | Checksum: 1d5dcdc69

Time (s): cpu = 00:00:28 ; elapsed = 00:00:54 . Memory (MB): peak = 2288.062 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7602

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.559 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 18 newly gated: 1 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 1378056b5

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2474.195 ; gain = 0.000 ; free physical = 1051 ; free virtual = 7568
Ending Power Optimization Task | Checksum: 1378056b5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2474.195 ; gain = 186.133 ; free physical = 1062 ; free virtual = 7579

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1378056b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.195 ; gain = 0.000 ; free physical = 1062 ; free virtual = 7579
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 23 Warnings, 17 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 2474.195 ; gain = 186.133 ; free physical = 1062 ; free virtual = 7580
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2474.195 ; gain = 0.000 ; free physical = 1055 ; free virtual = 7575
INFO: [Common 17-1381] The checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.runs/impl_1/zsys_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2474.195 ; gain = 0.000 ; free physical = 1068 ; free virtual = 7588
INFO: [runtcl-4] Executing : report_drc -file zsys_wrapper_drc_opted.rpt -pb zsys_wrapper_drc_opted.pb -rpx zsys_wrapper_drc_opted.rpx
Command: report_drc -file zsys_wrapper_drc_opted.rpt -pb zsys_wrapper_drc_opted.pb -rpx zsys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.runs/impl_1/zsys_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1064 ; free virtual = 7585
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10f0295d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1064 ; free virtual = 7585
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1067 ; free virtual = 7588

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12b1a32c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1061 ; free virtual = 7581

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 26763f44d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1045 ; free virtual = 7566

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 26763f44d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1045 ; free virtual = 7566
Phase 1 Placer Initialization | Checksum: 26763f44d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1045 ; free virtual = 7566

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2456f7c4c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1040 ; free virtual = 7560

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1037 ; free virtual = 7557

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 199295c66

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1036 ; free virtual = 7557
Phase 2 Global Placement | Checksum: 1b33fc170

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1039 ; free virtual = 7559

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b33fc170

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1039 ; free virtual = 7559

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ffed34f2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1037 ; free virtual = 7557

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 121c9ed21

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1037 ; free virtual = 7557

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f8f9dab3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1037 ; free virtual = 7557

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 196202614

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1034 ; free virtual = 7555

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f65ec11c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1034 ; free virtual = 7555

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f65ec11c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1034 ; free virtual = 7555
Phase 3 Detail Placement | Checksum: 1f65ec11c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1034 ; free virtual = 7555

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1eb9dbfc6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1eb9dbfc6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1034 ; free virtual = 7556
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.956. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17c35a1b2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1034 ; free virtual = 7556
Phase 4.1 Post Commit Optimization | Checksum: 17c35a1b2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1034 ; free virtual = 7556

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17c35a1b2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1035 ; free virtual = 7556

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17c35a1b2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1035 ; free virtual = 7556

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d646d3f1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1035 ; free virtual = 7556
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d646d3f1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1035 ; free virtual = 7556
Ending Placer Task | Checksum: 190acc776

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1039 ; free virtual = 7560
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 23 Warnings, 17 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1039 ; free virtual = 7560
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1016 ; free virtual = 7556
INFO: [Common 17-1381] The checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.runs/impl_1/zsys_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1029 ; free virtual = 7559
INFO: [runtcl-4] Executing : report_io -file zsys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1018 ; free virtual = 7549
INFO: [runtcl-4] Executing : report_utilization -file zsys_wrapper_utilization_placed.rpt -pb zsys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1026 ; free virtual = 7557
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zsys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 1026 ; free virtual = 7556
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d6c3658b ConstDB: 0 ShapeSum: b9e961eb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c5c11546

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 953 ; free virtual = 7480
Post Restoration Checksum: NetGraph: 1d1a818b NumContArr: a8a693bb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c5c11546

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 953 ; free virtual = 7479

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c5c11546

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 939 ; free virtual = 7466

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c5c11546

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 939 ; free virtual = 7466
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c6deeb03

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 927 ; free virtual = 7454
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.959  | TNS=0.000  | WHS=-0.302 | THS=-204.912|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 26780bbe5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.959  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 20cc92dfe

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452
Phase 2 Router Initialization | Checksum: 1bba100ef

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e06c5b98

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7453

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 626
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.408  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 167e85dd0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.408  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 7e0cdf62

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.408  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 26214cb01

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452
Phase 4 Rip-up And Reroute | Checksum: 26214cb01

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 26214cb01

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26214cb01

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452
Phase 5 Delay and Skew Optimization | Checksum: 26214cb01

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25e600377

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.523  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 254bbe50d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452
Phase 6 Post Hold Fix | Checksum: 254bbe50d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.21115 %
  Global Horizontal Routing Utilization  = 4.12638 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fa4713cf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fa4713cf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a32d8f07

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 926 ; free virtual = 7452

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.523  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a32d8f07

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 925 ; free virtual = 7451
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 943 ; free virtual = 7469

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 23 Warnings, 17 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 943 ; free virtual = 7469
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 921 ; free virtual = 7464
INFO: [Common 17-1381] The checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.runs/impl_1/zsys_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2482.199 ; gain = 0.000 ; free physical = 935 ; free virtual = 7466
INFO: [runtcl-4] Executing : report_drc -file zsys_wrapper_drc_routed.rpt -pb zsys_wrapper_drc_routed.pb -rpx zsys_wrapper_drc_routed.rpx
Command: report_drc -file zsys_wrapper_drc_routed.rpt -pb zsys_wrapper_drc_routed.pb -rpx zsys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.runs/impl_1/zsys_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -pb zsys_wrapper_methodology_drc_routed.pb -rpx zsys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -pb zsys_wrapper_methodology_drc_routed.pb -rpx zsys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.runs/impl_1/zsys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2483.203 ; gain = 0.000 ; free physical = 887 ; free virtual = 7418
INFO: [runtcl-4] Executing : report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
Command: report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 23 Warnings, 17 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zsys_wrapper_route_status.rpt -pb zsys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zsys_wrapper_timing_summary_routed.rpt -pb zsys_wrapper_timing_summary_routed.pb -rpx zsys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zsys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zsys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zsys_wrapper_bus_skew_routed.rpt -pb zsys_wrapper_bus_skew_routed.pb -rpx zsys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force zsys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 9066944 bits.
Writing bitstream ./zsys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Feb 23 13:47:21 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 25 Warnings, 17 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:02:33 . Memory (MB): peak = 2721.629 ; gain = 238.426 ; free physical = 833 ; free virtual = 7374
INFO: [Common 17-206] Exiting Vivado at Sat Feb 23 13:47:21 2019...
