// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "09/03/2021 17:15:51"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bridge_module (
	clk,
	reset,
	bus_clk,
	u_rx_data,
	u_tx_data,
	m_arbitor_busy,
	m_bus_busy,
	m_approval_grant,
	m_approval_request,
	m_tx_slave_select,
	m_trans_done,
	m_rx_data,
	m_tx_address,
	m_tx_data,
	m_tx_burst_num,
	m_slave_valid,
	m_slave_ready,
	m_master_valid,
	m_master_ready,
	m_write_en,
	m_read_en,
	s_slave_delay,
	s_read_en,
	s_write_en,
	s_master_ready,
	s_master_valid,
	s_slave_valid,
	s_slave_ready,
	s_rx_address,
	s_rx_data,
	s_rx_burst,
	s_tx_data,
	s_split_en);
input 	clk;
input 	reset;
input 	bus_clk;
input 	u_rx_data;
output 	u_tx_data;
input 	m_arbitor_busy;
input 	m_bus_busy;
input 	m_approval_grant;
output 	m_approval_request;
output 	m_tx_slave_select;
output 	m_trans_done;
input 	m_rx_data;
output 	m_tx_address;
output 	m_tx_data;
output 	m_tx_burst_num;
input 	m_slave_valid;
input 	m_slave_ready;
output 	m_master_valid;
output 	m_master_ready;
output 	m_write_en;
output 	m_read_en;
input 	[5:0] s_slave_delay;
input 	s_read_en;
input 	s_write_en;
input 	s_master_ready;
input 	s_master_valid;
output 	s_slave_valid;
output 	s_slave_ready;
input 	s_rx_address;
input 	s_rx_data;
input 	s_rx_burst;
output 	s_tx_data;
output 	s_split_en;

// Design Ports Information
// u_tx_data	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_approval_request	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_tx_slave_select	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_trans_done	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_rx_data	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_tx_address	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_tx_data	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_tx_burst_num	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_master_valid	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_master_ready	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_write_en	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_read_en	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_slave_valid	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_slave_ready	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_rx_address	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_rx_data	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_tx_data	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_split_en	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// u_rx_data	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_slave_valid	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_bus_busy	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_approval_grant	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_arbitor_busy	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_slave_delay[4]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_slave_delay[5]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_slave_delay[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_slave_delay[2]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_slave_delay[1]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_slave_delay[0]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_master_ready	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_master_valid	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_write_en	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_slave_ready	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_read_en	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_rx_burst	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \m_rx_data~input_o ;
wire \s_rx_address~input_o ;
wire \s_rx_data~input_o ;
wire \u_rx_data~input_o ;
wire \m_slave_valid~input_o ;
wire \u_tx_data~output_o ;
wire \m_approval_request~output_o ;
wire \m_tx_slave_select~output_o ;
wire \m_trans_done~output_o ;
wire \m_tx_address~output_o ;
wire \m_tx_data~output_o ;
wire \m_tx_burst_num~output_o ;
wire \m_master_valid~output_o ;
wire \m_master_ready~output_o ;
wire \m_write_en~output_o ;
wire \m_read_en~output_o ;
wire \s_slave_valid~output_o ;
wire \s_slave_ready~output_o ;
wire \s_tx_data~output_o ;
wire \s_split_en~output_o ;
wire \clk~input_o ;
wire \UART_TX|UART_TX|tx_data~feeder_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \UART_TX|UART_TX|tx_data~q ;
wire \bus_clk~input_o ;
wire \bus_clk~inputclkctrl_outclk ;
wire \m_bus_busy~input_o ;
wire \MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ;
wire \m_approval_grant~input_o ;
wire \MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ;
wire \MASTER_PORT|MASTER_OUT_PORT|count[24]~32_combout ;
wire \m_arbitor_busy~input_o ;
wire \MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ;
wire \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ;
wire \MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|approval_request~q ;
wire \MASTER_PORT|MASTER_OUT_PORT|Selector37~4_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|master_valid~q ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[0]~32_combout ;
wire \m_slave_ready~input_o ;
wire \MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|Selector37~5_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ;
wire \MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ;
wire \MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[7]~42_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[1]~34_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[2]~36_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[3]~38_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[4]~40_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[5]~44_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[5]~45 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[6]~46_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[7]~48_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[7]~49 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[8]~50_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[9]~52_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[9]~53 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[10]~54_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[11]~56_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[11]~57 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[12]~58_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[13]~60_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[13]~61 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[14]~62_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[15]~64_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[15]~65 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[16]~66_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[17]~68_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[17]~69 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[18]~70_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[19]~72_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[19]~73 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[20]~74_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[21]~76_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[21]~77 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[22]~78_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[23]~80_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[23]~81 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[24]~82_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[25]~84_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[25]~85 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[26]~86_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[27]~88_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[27]~89 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[28]~90_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[29]~92_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[29]~93 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[30]~94_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[30]~95 ;
wire \MASTER_PORT|MASTER_OUT_PORT|count2[31]~96_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ;
wire \MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ;
wire \MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|Selector55~1_combout ;
wire \MASTER_PORT|MASTER_OUT_PORT|write_en~q ;
wire \s_master_ready~input_o ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|Selector0~1_combout ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ;
wire \SLAVE_PORT|Selector1~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~13_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector4~0_combout ;
wire \s_rx_burst~input_o ;
wire \SLAVE_PORT|burst_bit_counter[0]~5_combout ;
wire \s_master_valid~input_o ;
wire \s_write_en~input_o ;
wire \SLAVE_PORT|burst_state.BURST_BIT_RECIEVE~q ;
wire \s_read_en~input_o ;
wire \SLAVE_PORT|burst_state~8_combout ;
wire \SLAVE_PORT|burst_bit_counter[3]~12 ;
wire \SLAVE_PORT|burst_bit_counter[4]~13_combout ;
wire \SLAVE_PORT|burst_state~7_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29 ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector20~2_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector20~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector21~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector1~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector1~1_combout ;
wire \SLAVE_PORT|Decoder0~10_combout ;
wire \SLAVE_PORT|Decoder0~17_combout ;
wire \SLAVE_PORT|burst[0]~13_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector1~2_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_INC_BURST~q ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector3~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33 ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35 ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ;
wire \SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector39~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Add3~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector38~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector35~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector35~1_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q ;
wire \SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector40~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector37~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector36~1_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector34~1_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector49~1_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector49~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector49~2_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector49~3_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ;
wire \SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ;
wire \SLAVE_PORT|slave_ready~0_combout ;
wire \SLAVE_PORT|burst_state~9_combout ;
wire \SLAVE_PORT|burst_bit_counter[0]~6 ;
wire \SLAVE_PORT|burst_bit_counter[1]~7_combout ;
wire \SLAVE_PORT|burst_bit_counter[1]~8 ;
wire \SLAVE_PORT|burst_bit_counter[2]~9_combout ;
wire \SLAVE_PORT|burst_bit_counter[2]~10 ;
wire \SLAVE_PORT|burst_bit_counter[3]~11_combout ;
wire \SLAVE_PORT|Decoder0~19_combout ;
wire \SLAVE_PORT|Decoder0~15_combout ;
wire \SLAVE_PORT|burst[12]~12_combout ;
wire \SLAVE_PORT|Decoder0~24_combout ;
wire \SLAVE_PORT|burst[11]~11_combout ;
wire \SLAVE_PORT|Decoder0~18_combout ;
wire \SLAVE_PORT|burst[10]~9_combout ;
wire \SLAVE_PORT|Decoder0~23_combout ;
wire \SLAVE_PORT|burst[9]~10_combout ;
wire \SLAVE_PORT|Decoder0~11_combout ;
wire \SLAVE_PORT|burst[8]~1_combout ;
wire \SLAVE_PORT|Decoder0~12_combout ;
wire \SLAVE_PORT|Decoder0~13_combout ;
wire \SLAVE_PORT|Decoder0~14_combout ;
wire \SLAVE_PORT|burst[7]~2_combout ;
wire \SLAVE_PORT|Decoder0~20_combout ;
wire \SLAVE_PORT|burst[6]~3_combout ;
wire \SLAVE_PORT|Decoder0~16_combout ;
wire \SLAVE_PORT|burst[5]~4_combout ;
wire \SLAVE_PORT|burst[4]~5_combout ;
wire \SLAVE_PORT|Decoder0~21_combout ;
wire \SLAVE_PORT|burst[3]~6_combout ;
wire \SLAVE_PORT|burst[2]~8_combout ;
wire \SLAVE_PORT|Decoder0~22_combout ;
wire \SLAVE_PORT|burst[1]~7_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~1_cout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~3_cout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~5_cout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~7_cout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~9_cout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~11_cout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~13_cout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~15_cout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~17_cout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~19_cout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~21_cout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~22_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector2~2_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector2~3_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE~q ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector2~1_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~12_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector7~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector6~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector5~2_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector20~1_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector2~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector3~1_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|Selector3~2_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14 ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17 ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21 ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25 ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ;
wire \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28_combout ;
wire \SLAVE_PORT|Add1~1 ;
wire \SLAVE_PORT|Add1~3 ;
wire \SLAVE_PORT|Add1~5 ;
wire \SLAVE_PORT|Add1~7 ;
wire \SLAVE_PORT|Add1~9 ;
wire \SLAVE_PORT|Add1~10_combout ;
wire \SLAVE_PORT|Add1~8_combout ;
wire \SLAVE_PORT|Equal0~0_combout ;
wire \SLAVE_PORT|Add1~11 ;
wire \SLAVE_PORT|Add1~12_combout ;
wire \SLAVE_PORT|Add1~6_combout ;
wire \SLAVE_PORT|Add1~4_combout ;
wire \SLAVE_PORT|Add1~2_combout ;
wire \SLAVE_PORT|Equal0~2_combout ;
wire \SLAVE_PORT|Add1~0_combout ;
wire \SLAVE_PORT|Equal0~1_combout ;
wire \SLAVE_PORT|Equal0~3_combout ;
wire \SLAVE_PORT|Equal0~4_combout ;
wire \SLAVE_PORT|Add1~13 ;
wire \SLAVE_PORT|Add1~15 ;
wire \SLAVE_PORT|Add1~16_combout ;
wire \SLAVE_PORT|Add1~14_combout ;
wire \SLAVE_PORT|Equal0~5_combout ;
wire \SLAVE_PORT|Add1~17 ;
wire \SLAVE_PORT|Add1~19 ;
wire \SLAVE_PORT|Add1~21 ;
wire \SLAVE_PORT|Add1~22_combout ;
wire \SLAVE_PORT|Add1~20_combout ;
wire \SLAVE_PORT|Add1~18_combout ;
wire \SLAVE_PORT|Equal0~6_combout ;
wire \SLAVE_PORT|state.BURST_END~0_combout ;
wire \SLAVE_PORT|state.BURST_END~1_combout ;
wire \SLAVE_PORT|state.BURST_END~q ;
wire \SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~0_combout ;
wire \SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~q ;
wire \SLAVE_PORT|Selector1~1_combout ;
wire \SLAVE_PORT|Selector1~2_combout ;
wire \SLAVE_PORT|state.001~q ;
wire \s_slave_delay[1]~input_o ;
wire \s_slave_delay[0]~input_o ;
wire \s_slave_delay[3]~input_o ;
wire \s_slave_delay[2]~input_o ;
wire \SLAVE_PORT|LessThan0~0_combout ;
wire \s_slave_delay[4]~input_o ;
wire \s_slave_delay[5]~input_o ;
wire \SLAVE_PORT|LessThan0~1_combout ;
wire \SLAVE_PORT|LessThan1~3_combout ;
wire \SLAVE_PORT|counterReg~5_combout ;
wire \SLAVE_PORT|counterReg~6_combout ;
wire \SLAVE_PORT|counterReg~4_combout ;
wire \SLAVE_PORT|Add0~0_combout ;
wire \SLAVE_PORT|counterReg~3_combout ;
wire \SLAVE_PORT|LessThan1~0_combout ;
wire \SLAVE_PORT|LessThan1~1_combout ;
wire \SLAVE_PORT|LessThan1~2_combout ;
wire \SLAVE_PORT|counterReg~7_combout ;
wire \SLAVE_PORT|Selector4~0_combout ;
wire \SLAVE_PORT|state.SPLIT~feeder_combout ;
wire \SLAVE_PORT|state.SPLIT~q ;
wire \SLAVE_PORT|Selector0~3_combout ;
wire \SLAVE_PORT|Selector2~5_combout ;
wire \SLAVE_PORT|Selector2~2_combout ;
wire \SLAVE_PORT|Selector2~3_combout ;
wire \SLAVE_PORT|Selector2~4_combout ;
wire \SLAVE_PORT|state.VALID~q ;
wire \SLAVE_PORT|Selector0~2_combout ;
wire \SLAVE_PORT|slave_valid~q ;
wire \SLAVE_PORT|split_en~q ;
wire [31:0] \MASTER_PORT|MASTER_OUT_PORT|count2 ;
wire [11:0] \SLAVE_PORT|SLAVE_IN_PORT|burst_counter ;
wire [4:0] \SLAVE_PORT|burst_bit_counter ;
wire [3:0] \SLAVE_PORT|counterReg ;
wire [3:0] \SLAVE_PORT|SLAVE_IN_PORT|addr_counter ;
wire [3:0] \SLAVE_PORT|SLAVE_IN_PORT|data_counter ;
wire [3:0] \SLAVE_PORT|SLAVE_OUT_PORT|data_counter ;
wire [12:0] \SLAVE_PORT|burst ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \u_tx_data~output (
	.i(\UART_TX|UART_TX|tx_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\u_tx_data~output_o ),
	.obar());
// synopsys translate_off
defparam \u_tx_data~output .bus_hold = "false";
defparam \u_tx_data~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \m_approval_request~output (
	.i(\MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_approval_request~output_o ),
	.obar());
// synopsys translate_off
defparam \m_approval_request~output .bus_hold = "false";
defparam \m_approval_request~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \m_tx_slave_select~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_tx_slave_select~output_o ),
	.obar());
// synopsys translate_off
defparam \m_tx_slave_select~output .bus_hold = "false";
defparam \m_tx_slave_select~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \m_trans_done~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_trans_done~output_o ),
	.obar());
// synopsys translate_off
defparam \m_trans_done~output .bus_hold = "false";
defparam \m_trans_done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \m_tx_address~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_tx_address~output_o ),
	.obar());
// synopsys translate_off
defparam \m_tx_address~output .bus_hold = "false";
defparam \m_tx_address~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \m_tx_data~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_tx_data~output_o ),
	.obar());
// synopsys translate_off
defparam \m_tx_data~output .bus_hold = "false";
defparam \m_tx_data~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \m_tx_burst_num~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_tx_burst_num~output_o ),
	.obar());
// synopsys translate_off
defparam \m_tx_burst_num~output .bus_hold = "false";
defparam \m_tx_burst_num~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \m_master_valid~output (
	.i(\MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_master_valid~output_o ),
	.obar());
// synopsys translate_off
defparam \m_master_valid~output .bus_hold = "false";
defparam \m_master_valid~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \m_master_ready~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_master_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \m_master_ready~output .bus_hold = "false";
defparam \m_master_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \m_write_en~output (
	.i(\MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_write_en~output_o ),
	.obar());
// synopsys translate_off
defparam \m_write_en~output .bus_hold = "false";
defparam \m_write_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \m_read_en~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_read_en~output_o ),
	.obar());
// synopsys translate_off
defparam \m_read_en~output .bus_hold = "false";
defparam \m_read_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \s_slave_valid~output (
	.i(\SLAVE_PORT|slave_valid~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_slave_valid~output_o ),
	.obar());
// synopsys translate_off
defparam \s_slave_valid~output .bus_hold = "false";
defparam \s_slave_valid~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \s_slave_ready~output (
	.i(\SLAVE_PORT|slave_ready~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_slave_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \s_slave_ready~output .bus_hold = "false";
defparam \s_slave_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \s_tx_data~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_tx_data~output_o ),
	.obar());
// synopsys translate_off
defparam \s_tx_data~output .bus_hold = "false";
defparam \s_tx_data~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \s_split_en~output (
	.i(\SLAVE_PORT|split_en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_split_en~output_o ),
	.obar());
// synopsys translate_off
defparam \s_split_en~output .bus_hold = "false";
defparam \s_split_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N24
cycloneive_lcell_comb \UART_TX|UART_TX|tx_data~feeder (
// Equation(s):
// \UART_TX|UART_TX|tx_data~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX|UART_TX|tx_data~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|UART_TX|tx_data~feeder .lut_mask = 16'hFFFF;
defparam \UART_TX|UART_TX|tx_data~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X5_Y1_N25
dffeas \UART_TX|UART_TX|tx_data (
	.clk(\clk~input_o ),
	.d(\UART_TX|UART_TX|tx_data~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|UART_TX|tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|UART_TX|tx_data .is_wysiwyg = "true";
defparam \UART_TX|UART_TX|tx_data .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \bus_clk~input (
	.i(bus_clk),
	.ibar(gnd),
	.o(\bus_clk~input_o ));
// synopsys translate_off
defparam \bus_clk~input .bus_hold = "false";
defparam \bus_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \bus_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\bus_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \bus_clk~inputclkctrl .clock_type = "global clock";
defparam \bus_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \m_bus_busy~input (
	.i(m_bus_busy),
	.ibar(gnd),
	.o(\m_bus_busy~input_o ));
// synopsys translate_off
defparam \m_bus_busy~input .bus_hold = "false";
defparam \m_bus_busy~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N28
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|Selector45~0 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout  = (\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q  & \m_bus_busy~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\m_bus_busy~input_o ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector45~0 .lut_mask = 16'hF000;
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N29
dffeas \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \m_approval_grant~input (
	.i(m_approval_grant),
	.ibar(gnd),
	.o(\m_approval_grant~input_o ));
// synopsys translate_off
defparam \m_approval_grant~input .bus_hold = "false";
defparam \m_approval_grant~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N12
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|Selector36~0 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout  = (!\m_bus_busy~input_o  & ((\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # ((\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & !\m_approval_grant~input_o ))))

	.dataa(\m_bus_busy~input_o ),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\m_approval_grant~input_o ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector36~0 .lut_mask = 16'h4454;
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N13
dffeas \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N18
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count[24]~32 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count[24]~32_combout  = (!\m_approval_grant~input_o  & \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q )

	.dataa(gnd),
	.datab(\m_approval_grant~input_o ),
	.datac(gnd),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count[24]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count[24]~32 .lut_mask = 16'h3300;
defparam \MASTER_PORT|MASTER_OUT_PORT|count[24]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \m_arbitor_busy~input (
	.i(m_arbitor_busy),
	.ibar(gnd),
	.o(\m_arbitor_busy~input_o ));
// synopsys translate_off
defparam \m_arbitor_busy~input .bus_hold = "false";
defparam \m_arbitor_busy~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N20
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|Selector34~0 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout  = (\m_bus_busy~input_o  & ((\MASTER_PORT|MASTER_OUT_PORT|count[24]~32_combout ) # ((\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q )))) # (!\m_bus_busy~input_o  & 
// (((\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q  & \m_arbitor_busy~input_o ))))

	.dataa(\m_bus_busy~input_o ),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count[24]~32_combout ),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datad(\m_arbitor_busy~input_o ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector34~0 .lut_mask = 16'hF8A8;
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N21
dffeas \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y68_N15
dffeas \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N14
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|Selector52~2 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout  = (\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ) # ((!\m_bus_busy~input_o  & (\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q  & !\m_arbitor_busy~input_o )))

	.dataa(\m_bus_busy~input_o ),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datad(\m_arbitor_busy~input_o ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector52~2 .lut_mask = 16'hF0F4;
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N16
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|Selector52~3 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout  = (\MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ) # ((\m_bus_busy~input_o  & (\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & !\m_approval_grant~input_o )))

	.dataa(\m_bus_busy~input_o ),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.datad(\m_approval_grant~input_o ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector52~3 .lut_mask = 16'hF0F8;
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N17
dffeas \MASTER_PORT|MASTER_OUT_PORT|approval_request (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|approval_request .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|approval_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N30
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|Selector37~4 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|Selector37~4_combout  = (\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & \m_approval_grant~input_o )

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_approval_grant~input_o ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|Selector37~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector37~4 .lut_mask = 16'hAA00;
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N31
dffeas \MASTER_PORT|MASTER_OUT_PORT|master_valid (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|Selector37~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|master_valid .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|master_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N0
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[0]~32 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[0]~32_combout  = \MASTER_PORT|MASTER_OUT_PORT|count2 [0] $ (VCC)
// \MASTER_PORT|MASTER_OUT_PORT|count2[0]~33  = CARRY(\MASTER_PORT|MASTER_OUT_PORT|count2 [0])

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[0]~32_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[0]~32 .lut_mask = 16'h33CC;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \m_slave_ready~input (
	.i(m_slave_ready),
	.ibar(gnd),
	.o(\m_slave_ready~input_o ));
// synopsys translate_off
defparam \m_slave_ready~input .bus_hold = "false";
defparam \m_slave_ready~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N26
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|Selector38~0 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout  = (\MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & \m_slave_ready~input_o )

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datab(gnd),
	.datac(\m_slave_ready~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector38~0 .lut_mask = 16'hA0A0;
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N24
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|Selector37~5 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|Selector37~5_combout  = (\MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout  & (\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & ((\m_approval_grant~input_o )))) # (!\MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout  & 
// ((\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ) # ((\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & \m_approval_grant~input_o ))))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\m_approval_grant~input_o ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|Selector37~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector37~5 .lut_mask = 16'hDC50;
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N25
dffeas \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|Selector37~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N6
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|Selector38~1 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout  = (\MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout  & ((\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ) # ((\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// !\MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )))) # (!\MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout  & (((\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & !\MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector38~1 .lut_mask = 16'h88F8;
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N7
dffeas \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N8
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|WideOr26~0 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout  = (!\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (!\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & (!\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & 
// !\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q )))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|WideOr26~0 .lut_mask = 16'h0001;
defparam \MASTER_PORT|MASTER_OUT_PORT|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N10
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[7]~42 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[7]~42_combout  = (\MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout ) # ((\MASTER_PORT|MASTER_OUT_PORT|count[24]~32_combout ) # ((!\MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout  & 
// \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q )))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout ),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|count[24]~32_combout ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[7]~42 .lut_mask = 16'hFFF4;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N30
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[7]~43 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout  = (!\MASTER_PORT|MASTER_OUT_PORT|count2[7]~42_combout  & (((!\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & !\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q )) # 
// (!\MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~42_combout ),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[7]~43 .lut_mask = 16'h010F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y68_N1
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[0] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[0] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N2
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[1]~34 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[1]~34_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [1] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [1] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[1]~35  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [1]))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[1]~34_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[1]~34 .lut_mask = 16'h3C3F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N3
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[1] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[1] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N4
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[2]~36 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[2]~36_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [2] & (\MASTER_PORT|MASTER_OUT_PORT|count2[1]~35  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [2] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[1]~35  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[2]~37  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [2] & !\MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 ))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[2]~36_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[2]~36 .lut_mask = 16'hC30C;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N5
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[2] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[2]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[2] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N6
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[3]~38 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[3]~38_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [3] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [3] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[3]~39  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [3]))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[3]~38_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[3]~38 .lut_mask = 16'h5A5F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N7
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[3] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[3]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[3] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N8
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[4]~40 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[4]~40_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [4] & (\MASTER_PORT|MASTER_OUT_PORT|count2[3]~39  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [4] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[3]~39  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[4]~41  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [4] & !\MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 ))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[4]~40_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[4]~40 .lut_mask = 16'hC30C;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N9
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[4] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[4]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[4] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N10
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[5]~44 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[5]~44_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [5] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [5] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[5]~45  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [5]))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[5]~44_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[5]~45 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[5]~44 .lut_mask = 16'h5A5F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N11
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[5] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[5]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[5] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N12
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[6]~46 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[6]~46_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [6] & (\MASTER_PORT|MASTER_OUT_PORT|count2[5]~45  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [6] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[5]~45  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[6]~47  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [6] & !\MASTER_PORT|MASTER_OUT_PORT|count2[5]~45 ))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[5]~45 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[6]~46_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[6]~46 .lut_mask = 16'hA50A;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N13
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[6] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[6]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[6] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N14
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[7]~48 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[7]~48_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [7] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [7] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[7]~49  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [7]))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~48_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~49 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[7]~48 .lut_mask = 16'h3C3F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N15
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[7] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[7] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N16
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[8]~50 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[8]~50_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [8] & (\MASTER_PORT|MASTER_OUT_PORT|count2[7]~49  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [8] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[7]~49  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[8]~51  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [8] & !\MASTER_PORT|MASTER_OUT_PORT|count2[7]~49 ))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~49 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[8]~50_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[8]~50 .lut_mask = 16'hC30C;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N17
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[8] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[8]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[8] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N18
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[9]~52 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[9]~52_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [9] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [9] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[9]~53  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [9]))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[9]~52_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[9]~53 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[9]~52 .lut_mask = 16'h3C3F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N19
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[9] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[9]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[9] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N20
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[10]~54 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[10]~54_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [10] & (\MASTER_PORT|MASTER_OUT_PORT|count2[9]~53  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [10] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[9]~53  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[10]~55  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [10] & !\MASTER_PORT|MASTER_OUT_PORT|count2[9]~53 ))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[9]~53 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[10]~54_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[10]~54 .lut_mask = 16'hC30C;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N21
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[10] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[10] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N22
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[11]~56 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[11]~56_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [11] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [11] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[11]~57  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [11]))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[11]~56_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[11]~57 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[11]~56 .lut_mask = 16'h5A5F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N23
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[11] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[11]~56_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[11] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N24
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[12]~58 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[12]~58_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [12] & (\MASTER_PORT|MASTER_OUT_PORT|count2[11]~57  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [12] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[11]~57  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[12]~59  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [12] & !\MASTER_PORT|MASTER_OUT_PORT|count2[11]~57 ))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[11]~57 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[12]~58_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[12]~58 .lut_mask = 16'hC30C;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N25
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[12] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[12]~58_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[12] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N26
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[13]~60 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[13]~60_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [13] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [13] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[13]~61  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [13]))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[13]~60_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[13]~61 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[13]~60 .lut_mask = 16'h5A5F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N27
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[13] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[13]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[13] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N28
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[14]~62 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[14]~62_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [14] & (\MASTER_PORT|MASTER_OUT_PORT|count2[13]~61  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [14] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[13]~61  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[14]~63  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [14] & !\MASTER_PORT|MASTER_OUT_PORT|count2[13]~61 ))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[13]~61 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[14]~62_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[14]~62 .lut_mask = 16'hC30C;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N29
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[14] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[14]~62_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[14] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N30
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[15]~64 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[15]~64_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [15] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [15] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[15]~65  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [15]))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[15]~64_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[15]~65 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[15]~64 .lut_mask = 16'h5A5F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N31
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[15] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[15]~64_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[15] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N0
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[16]~66 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[16]~66_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [16] & (\MASTER_PORT|MASTER_OUT_PORT|count2[15]~65  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [16] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[15]~65  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[16]~67  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [16] & !\MASTER_PORT|MASTER_OUT_PORT|count2[15]~65 ))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[15]~65 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[16]~66_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[16]~66 .lut_mask = 16'hC30C;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N1
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[16] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[16]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[16] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N2
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[17]~68 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[17]~68_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [17] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [17] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[17]~69  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [17]))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[17]~68_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[17]~69 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[17]~68 .lut_mask = 16'h3C3F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N3
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[17] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[17]~68_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[17] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N4
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[18]~70 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[18]~70_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [18] & (\MASTER_PORT|MASTER_OUT_PORT|count2[17]~69  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [18] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[17]~69  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[18]~71  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [18] & !\MASTER_PORT|MASTER_OUT_PORT|count2[17]~69 ))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[17]~69 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[18]~70_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[18]~70 .lut_mask = 16'hC30C;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N5
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[18] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[18]~70_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[18] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N6
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[19]~72 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[19]~72_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [19] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [19] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[19]~73  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [19]))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[19]~72_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[19]~73 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[19]~72 .lut_mask = 16'h5A5F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N7
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[19] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[19]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[19] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N8
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[20]~74 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[20]~74_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [20] & (\MASTER_PORT|MASTER_OUT_PORT|count2[19]~73  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [20] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[19]~73  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[20]~75  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [20] & !\MASTER_PORT|MASTER_OUT_PORT|count2[19]~73 ))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[19]~73 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[20]~74_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[20]~74 .lut_mask = 16'hC30C;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N9
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[20] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[20]~74_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[20] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N10
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[21]~76 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[21]~76_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [21] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [21] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[21]~77  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [21]))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[21]~76_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[21]~77 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[21]~76 .lut_mask = 16'h5A5F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N11
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[21] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[21]~76_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[21] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N12
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[22]~78 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[22]~78_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [22] & (\MASTER_PORT|MASTER_OUT_PORT|count2[21]~77  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [22] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[21]~77  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[22]~79  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [22] & !\MASTER_PORT|MASTER_OUT_PORT|count2[21]~77 ))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[21]~77 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[22]~78_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[22]~78 .lut_mask = 16'hA50A;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N13
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[22] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[22]~78_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[22] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N14
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[23]~80 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[23]~80_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [23] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [23] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[23]~81  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [23]))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[23]~80_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[23]~81 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[23]~80 .lut_mask = 16'h3C3F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N15
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[23] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[23]~80_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[23] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N16
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[24]~82 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[24]~82_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [24] & (\MASTER_PORT|MASTER_OUT_PORT|count2[23]~81  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [24] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[23]~81  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[24]~83  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [24] & !\MASTER_PORT|MASTER_OUT_PORT|count2[23]~81 ))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[23]~81 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[24]~82_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[24]~82 .lut_mask = 16'hC30C;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N17
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[24] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[24]~82_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[24] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N18
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[25]~84 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[25]~84_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [25] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [25] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[25]~85  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [25]))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[25]~84_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[25]~85 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[25]~84 .lut_mask = 16'h3C3F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N19
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[25] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[25]~84_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[25] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N20
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[26]~86 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[26]~86_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [26] & (\MASTER_PORT|MASTER_OUT_PORT|count2[25]~85  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [26] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[25]~85  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[26]~87  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [26] & !\MASTER_PORT|MASTER_OUT_PORT|count2[25]~85 ))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[25]~85 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[26]~86_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[26]~86 .lut_mask = 16'hC30C;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N21
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[26] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[26]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[26] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N22
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[27]~88 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[27]~88_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [27] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [27] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[27]~89  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [27]))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[27]~88_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[27]~89 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[27]~88 .lut_mask = 16'h5A5F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N23
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[27] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[27]~88_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[27] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N24
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[28]~90 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[28]~90_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [28] & (\MASTER_PORT|MASTER_OUT_PORT|count2[27]~89  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [28] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[27]~89  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[28]~91  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [28] & !\MASTER_PORT|MASTER_OUT_PORT|count2[27]~89 ))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[27]~89 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[28]~90_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[28]~90 .lut_mask = 16'hC30C;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N25
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[28] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[28]~90_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[28] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N26
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[29]~92 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[29]~92_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [29] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 )) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [29] & ((\MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ) # (GND)))
// \MASTER_PORT|MASTER_OUT_PORT|count2[29]~93  = CARRY((!\MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [29]))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[29]~92_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[29]~93 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[29]~92 .lut_mask = 16'h5A5F;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N27
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[29] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[29]~92_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[29] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N28
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[30]~94 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[30]~94_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [30] & (\MASTER_PORT|MASTER_OUT_PORT|count2[29]~93  $ (GND))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [30] & (!\MASTER_PORT|MASTER_OUT_PORT|count2[29]~93  & VCC))
// \MASTER_PORT|MASTER_OUT_PORT|count2[30]~95  = CARRY((\MASTER_PORT|MASTER_OUT_PORT|count2 [30] & !\MASTER_PORT|MASTER_OUT_PORT|count2[29]~93 ))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[29]~93 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[30]~94_combout ),
	.cout(\MASTER_PORT|MASTER_OUT_PORT|count2[30]~95 ));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[30]~94 .lut_mask = 16'hC30C;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N29
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[30] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[30]~94_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[30] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N30
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|count2[31]~96 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|count2[31]~96_combout  = \MASTER_PORT|MASTER_OUT_PORT|count2 [31] $ (\MASTER_PORT|MASTER_OUT_PORT|count2[30]~95 )

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MASTER_PORT|MASTER_OUT_PORT|count2[30]~95 ),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|count2[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[31]~96 .lut_mask = 16'h5A5A;
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y67_N31
dffeas \MASTER_PORT|MASTER_OUT_PORT|count2[31] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|count2[31]~96_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\MASTER_PORT|MASTER_OUT_PORT|count2[7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[31] .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|count2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N10
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [26]) # ((\MASTER_PORT|MASTER_OUT_PORT|count2 [27]) # ((\MASTER_PORT|MASTER_OUT_PORT|count2 [25]) # (\MASTER_PORT|MASTER_OUT_PORT|count2 [24])))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 .lut_mask = 16'hFFFE;
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N8
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [29]) # ((\MASTER_PORT|MASTER_OUT_PORT|count2 [28]) # ((\MASTER_PORT|MASTER_OUT_PORT|count2 [30]) # (\MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout )))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 .lut_mask = 16'hFFFE;
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N12
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [8]) # ((\MASTER_PORT|MASTER_OUT_PORT|count2 [10]) # ((\MASTER_PORT|MASTER_OUT_PORT|count2 [11]) # (\MASTER_PORT|MASTER_OUT_PORT|count2 [9])))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 .lut_mask = 16'hFFFE;
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N2
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [7]) # ((\MASTER_PORT|MASTER_OUT_PORT|count2 [5]) # ((\MASTER_PORT|MASTER_OUT_PORT|count2 [4]) # (\MASTER_PORT|MASTER_OUT_PORT|count2 [6])))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 .lut_mask = 16'hFFFE;
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N4
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout  = ((!\MASTER_PORT|MASTER_OUT_PORT|count2 [2] & ((!\MASTER_PORT|MASTER_OUT_PORT|count2 [1]) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [0])))) # (!\MASTER_PORT|MASTER_OUT_PORT|count2 [3])

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 .lut_mask = 16'h07FF;
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N6
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [14]) # ((\MASTER_PORT|MASTER_OUT_PORT|count2 [12]) # ((\MASTER_PORT|MASTER_OUT_PORT|count2 [13]) # (\MASTER_PORT|MASTER_OUT_PORT|count2 [15])))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 .lut_mask = 16'hFFFE;
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N26
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout  = (\MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ) # ((\MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ) # ((\MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ) # 
// (!\MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout )))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 .lut_mask = 16'hFFEF;
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N22
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [22]) # (\MASTER_PORT|MASTER_OUT_PORT|count2 [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 .lut_mask = 16'hFFF0;
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N20
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [16]) # ((\MASTER_PORT|MASTER_OUT_PORT|count2 [17]) # ((\MASTER_PORT|MASTER_OUT_PORT|count2 [19]) # (\MASTER_PORT|MASTER_OUT_PORT|count2 [18])))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 .lut_mask = 16'hFFFE;
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N24
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout  = (\MASTER_PORT|MASTER_OUT_PORT|count2 [21]) # ((\MASTER_PORT|MASTER_OUT_PORT|count2 [20]) # ((\MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ) # (\MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout )))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 .lut_mask = 16'hFFFE;
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N18
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  = (!\MASTER_PORT|MASTER_OUT_PORT|count2 [31] & ((\MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ) # ((\MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ) # 
// (\MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ))))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 .lut_mask = 16'h5554;
defparam \MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N16
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|Selector41~0 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout  = (\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & !\MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector41~0 .lut_mask = 16'h00F0;
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y68_N17
dffeas \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N14
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|Selector43~0 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout  = (\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & \MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))

	.dataa(gnd),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector43~0 .lut_mask = 16'hFCF0;
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y68_N15
dffeas \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N28
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|Selector55~0 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout  = (\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ) # ((\MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ) # 
// (\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ))))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector55~0 .lut_mask = 16'hFEF0;
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N0
cycloneive_lcell_comb \MASTER_PORT|MASTER_OUT_PORT|Selector55~1 (
// Equation(s):
// \MASTER_PORT|MASTER_OUT_PORT|Selector55~1_combout  = (\MASTER_PORT|MASTER_OUT_PORT|Selector37~4_combout ) # ((\MASTER_PORT|MASTER_OUT_PORT|write_en~q  & ((\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # 
// (\MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout ))))

	.dataa(\MASTER_PORT|MASTER_OUT_PORT|Selector37~4_combout ),
	.datab(\MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datad(\MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout ),
	.cin(gnd),
	.combout(\MASTER_PORT|MASTER_OUT_PORT|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector55~1 .lut_mask = 16'hFAEA;
defparam \MASTER_PORT|MASTER_OUT_PORT|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y68_N1
dffeas \MASTER_PORT|MASTER_OUT_PORT|write_en (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\MASTER_PORT|MASTER_OUT_PORT|Selector55~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MASTER_PORT|MASTER_OUT_PORT|write_en .is_wysiwyg = "true";
defparam \MASTER_PORT|MASTER_OUT_PORT|write_en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N8
cycloneive_io_ibuf \s_master_ready~input (
	.i(s_master_ready),
	.ibar(gnd),
	.o(\s_master_ready~input_o ));
// synopsys translate_off
defparam \s_master_ready~input .bus_hold = "false";
defparam \s_master_ready~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N4
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout  = (\SLAVE_PORT|slave_valid~q  & \s_master_ready~input_o )

	.dataa(\SLAVE_PORT|slave_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_master_ready~input_o ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 .lut_mask = 16'hAA00;
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N14
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout  = (\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (((\SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout )))) # (!\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (\s_master_ready~input_o  & 
// (\SLAVE_PORT|slave_valid~q )))

	.dataa(\s_master_ready~input_o ),
	.datab(\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\SLAVE_PORT|slave_valid~q ),
	.datad(\SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0 .lut_mask = 16'hEC20;
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y70_N5
dffeas \SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N22
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_OUT_PORT|Selector0~1 (
// Equation(s):
// \SLAVE_PORT|SLAVE_OUT_PORT|Selector0~1_combout  = (\SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout  & (((\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & \SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout )) # 
// (!\SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ))) # (!\SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout  & (((\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & \SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ))))

	.dataa(\SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ),
	.datab(\SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.datac(\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datad(\SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_OUT_PORT|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector0~1 .lut_mask = 16'hF222;
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y70_N23
dffeas \SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_OUT_PORT|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N0
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout  = (\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & (((\SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout  & !\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )))) # (!\SLAVE_PORT|SLAVE_OUT_PORT|data_counter 
// [0] & (!\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] & ((\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ))))

	.dataa(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datab(\SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ),
	.datac(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datad(\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 .lut_mask = 16'h05C0;
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y70_N1
dffeas \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N2
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout  = (\SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout  & (\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] $ (((\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]) # (!\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q 
// )))))

	.dataa(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datab(\SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.datac(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datad(\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 .lut_mask = 16'h480C;
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y70_N3
dffeas \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N6
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  = (\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] & ((\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]) # (!\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )))

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datac(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datad(\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 .lut_mask = 16'hC0CC;
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N20
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout  = (\SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout  & (\SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  $ (\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2])))

	.dataa(\SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.datab(\SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.datac(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 .lut_mask = 16'h4848;
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y70_N21
dffeas \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N26
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 (
// Equation(s):
// \SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout  = (\SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout  & (\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] $ (((\SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  & \SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2])))))

	.dataa(\SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.datab(\SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.datac(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datad(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 .lut_mask = 16'h48C0;
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y70_N27
dffeas \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N24
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  = (!\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] & (((!\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]) # (!\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0])) # (!\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1])))

	.dataa(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datab(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datac(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datad(\SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 .lut_mask = 16'h1555;
defparam \SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N30
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout  = (!\SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  & \SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 .lut_mask = 16'h3300;
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y70_N31
dffeas \SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N22
cycloneive_lcell_comb \SLAVE_PORT|Selector1~0 (
// Equation(s):
// \SLAVE_PORT|Selector1~0_combout  = (\SLAVE_PORT|slave_valid~q  & \SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q )

	.dataa(\SLAVE_PORT|slave_valid~q ),
	.datab(gnd),
	.datac(\SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_PORT|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Selector1~0 .lut_mask = 16'hA0A0;
defparam \SLAVE_PORT|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N4
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~13 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~13_combout  = \SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0] $ (VCC)
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14  = CARRY(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0])

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~13_combout ),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14 ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~13 .lut_mask = 16'h33CC;
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y70_N6
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]) # (!\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1 .lut_mask = 16'h0FFF;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N26
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector4~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector4~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] $ (((\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & !\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1_combout )))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector4~0 .lut_mask = 16'hD200;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N1
cycloneive_io_ibuf \s_rx_burst~input (
	.i(s_rx_burst),
	.ibar(gnd),
	.o(\s_rx_burst~input_o ));
// synopsys translate_off
defparam \s_rx_burst~input .bus_hold = "false";
defparam \s_rx_burst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N4
cycloneive_lcell_comb \SLAVE_PORT|burst_bit_counter[0]~5 (
// Equation(s):
// \SLAVE_PORT|burst_bit_counter[0]~5_combout  = \SLAVE_PORT|burst_bit_counter [0] $ (VCC)
// \SLAVE_PORT|burst_bit_counter[0]~6  = CARRY(\SLAVE_PORT|burst_bit_counter [0])

	.dataa(gnd),
	.datab(\SLAVE_PORT|burst_bit_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst_bit_counter[0]~5_combout ),
	.cout(\SLAVE_PORT|burst_bit_counter[0]~6 ));
// synopsys translate_off
defparam \SLAVE_PORT|burst_bit_counter[0]~5 .lut_mask = 16'h33CC;
defparam \SLAVE_PORT|burst_bit_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N1
cycloneive_io_ibuf \s_master_valid~input (
	.i(s_master_valid),
	.ibar(gnd),
	.o(\s_master_valid~input_o ));
// synopsys translate_off
defparam \s_master_valid~input .bus_hold = "false";
defparam \s_master_valid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N22
cycloneive_io_ibuf \s_write_en~input (
	.i(s_write_en),
	.ibar(gnd),
	.o(\s_write_en~input_o ));
// synopsys translate_off
defparam \s_write_en~input .bus_hold = "false";
defparam \s_write_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y71_N31
dffeas \SLAVE_PORT|burst_state.BURST_BIT_RECIEVE (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst_state~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst_state.BURST_BIT_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst_state.BURST_BIT_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst_state.BURST_BIT_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N15
cycloneive_io_ibuf \s_read_en~input (
	.i(s_read_en),
	.ibar(gnd),
	.o(\s_read_en~input_o ));
// synopsys translate_off
defparam \s_read_en~input .bus_hold = "false";
defparam \s_read_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N0
cycloneive_lcell_comb \SLAVE_PORT|burst_state~8 (
// Equation(s):
// \SLAVE_PORT|burst_state~8_combout  = (!\SLAVE_PORT|burst_state.BURST_BIT_RECIEVE~q  & ((\s_write_en~input_o ) # (\s_read_en~input_o )))

	.dataa(\s_write_en~input_o ),
	.datab(gnd),
	.datac(\SLAVE_PORT|burst_state.BURST_BIT_RECIEVE~q ),
	.datad(\s_read_en~input_o ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst_state~8 .lut_mask = 16'h0F0A;
defparam \SLAVE_PORT|burst_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N10
cycloneive_lcell_comb \SLAVE_PORT|burst_bit_counter[3]~11 (
// Equation(s):
// \SLAVE_PORT|burst_bit_counter[3]~11_combout  = (\SLAVE_PORT|burst_bit_counter [3] & (!\SLAVE_PORT|burst_bit_counter[2]~10 )) # (!\SLAVE_PORT|burst_bit_counter [3] & ((\SLAVE_PORT|burst_bit_counter[2]~10 ) # (GND)))
// \SLAVE_PORT|burst_bit_counter[3]~12  = CARRY((!\SLAVE_PORT|burst_bit_counter[2]~10 ) # (!\SLAVE_PORT|burst_bit_counter [3]))

	.dataa(\SLAVE_PORT|burst_bit_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|burst_bit_counter[2]~10 ),
	.combout(\SLAVE_PORT|burst_bit_counter[3]~11_combout ),
	.cout(\SLAVE_PORT|burst_bit_counter[3]~12 ));
// synopsys translate_off
defparam \SLAVE_PORT|burst_bit_counter[3]~11 .lut_mask = 16'h5A5F;
defparam \SLAVE_PORT|burst_bit_counter[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N12
cycloneive_lcell_comb \SLAVE_PORT|burst_bit_counter[4]~13 (
// Equation(s):
// \SLAVE_PORT|burst_bit_counter[4]~13_combout  = \SLAVE_PORT|burst_bit_counter[3]~12  $ (!\SLAVE_PORT|burst_bit_counter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_PORT|burst_bit_counter [4]),
	.cin(\SLAVE_PORT|burst_bit_counter[3]~12 ),
	.combout(\SLAVE_PORT|burst_bit_counter[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst_bit_counter[4]~13 .lut_mask = 16'hF00F;
defparam \SLAVE_PORT|burst_bit_counter[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y71_N13
dffeas \SLAVE_PORT|burst_bit_counter[4] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst_bit_counter[4]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|burst_state~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst_bit_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst_bit_counter[4] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst_bit_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N22
cycloneive_lcell_comb \SLAVE_PORT|burst_state~7 (
// Equation(s):
// \SLAVE_PORT|burst_state~7_combout  = (!\SLAVE_PORT|burst_bit_counter [4] & (\SLAVE_PORT|burst_state.BURST_BIT_RECIEVE~q  & ((!\SLAVE_PORT|burst_bit_counter [3]) # (!\SLAVE_PORT|burst_bit_counter [2]))))

	.dataa(\SLAVE_PORT|burst_bit_counter [4]),
	.datab(\SLAVE_PORT|burst_bit_counter [2]),
	.datac(\SLAVE_PORT|burst_state.BURST_BIT_RECIEVE~q ),
	.datad(\SLAVE_PORT|burst_bit_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst_state~7 .lut_mask = 16'h1050;
defparam \SLAVE_PORT|burst_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N18
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7] & (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 )) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7] & ((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ) 
// # (GND)))
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29  = CARRY((!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]))

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28_combout ),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29 ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28 .lut_mask = 16'h3C3F;
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N20
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29  $ (GND))) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & 
// (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29  & VCC))
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31  = CARRY((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & !\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29 ))

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29 ),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30_combout ),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30 .lut_mask = 16'hC30C;
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N24
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector20~2 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector20~2_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|Selector20~1_combout ) # ((\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE~q  & \SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE~q ),
	.datab(gnd),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|Selector20~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector20~2 .lut_mask = 16'hFFA0;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y70_N25
dffeas \SLAVE_PORT|SLAVE_IN_PORT|addr_idle (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector20~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_idle .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N22
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector20~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector20~0_combout  = ((\SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ) # ((\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ) # (\SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ))) # (!\s_master_valid~input_o )

	.dataa(\s_master_valid~input_o ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector20~0 .lut_mask = 16'hFFFD;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N18
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|handshake~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & (\s_master_valid~input_o  & !\SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ))

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datac(\s_master_valid~input_o ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|handshake~0 .lut_mask = 16'h0030;
defparam \SLAVE_PORT|SLAVE_IN_PORT|handshake~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N26
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector21~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector21~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|Selector2~0_combout ) # (\SLAVE_PORT|SLAVE_IN_PORT|Selector3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|Selector2~0_combout ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|Selector3~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector21~0 .lut_mask = 16'hFFF0;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y70_N13
dffeas \SLAVE_PORT|SLAVE_IN_PORT|rx_done (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SLAVE_PORT|SLAVE_IN_PORT|Selector21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|rx_done .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|rx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N24
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector1~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector1~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_INC_BURST~q  & (!\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & ((\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1_combout ) # (!\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_INC_BURST~q ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector1~0 .lut_mask = 16'h080A;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N14
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector1~1 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector1~1_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|Selector1~0_combout ) # ((\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE~q  & ((\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ) # (\SLAVE_PORT|SLAVE_IN_PORT|rx_done~q 
// ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE~q ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|Selector1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector1~1 .lut_mask = 16'hFFA8;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N2
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~10 (
// Equation(s):
// \SLAVE_PORT|Decoder0~10_combout  = (!\SLAVE_PORT|burst_bit_counter [4] & (!\SLAVE_PORT|burst_bit_counter [2] & (!\reset~input_o  & \SLAVE_PORT|burst_state~9_combout )))

	.dataa(\SLAVE_PORT|burst_bit_counter [4]),
	.datab(\SLAVE_PORT|burst_bit_counter [2]),
	.datac(\reset~input_o ),
	.datad(\SLAVE_PORT|burst_state~9_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~10 .lut_mask = 16'h0100;
defparam \SLAVE_PORT|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N12
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~17 (
// Equation(s):
// \SLAVE_PORT|Decoder0~17_combout  = (!\SLAVE_PORT|burst_bit_counter [3] & (\SLAVE_PORT|Decoder0~10_combout  & !\SLAVE_PORT|burst_bit_counter [0]))

	.dataa(gnd),
	.datab(\SLAVE_PORT|burst_bit_counter [3]),
	.datac(\SLAVE_PORT|Decoder0~10_combout ),
	.datad(\SLAVE_PORT|burst_bit_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~17 .lut_mask = 16'h0030;
defparam \SLAVE_PORT|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N30
cycloneive_lcell_comb \SLAVE_PORT|burst[0]~13 (
// Equation(s):
// \SLAVE_PORT|burst[0]~13_combout  = (\SLAVE_PORT|burst_bit_counter [1] & (((\SLAVE_PORT|burst [0])))) # (!\SLAVE_PORT|burst_bit_counter [1] & ((\SLAVE_PORT|Decoder0~17_combout  & (\s_rx_burst~input_o )) # (!\SLAVE_PORT|Decoder0~17_combout  & 
// ((\SLAVE_PORT|burst [0])))))

	.dataa(\SLAVE_PORT|burst_bit_counter [1]),
	.datab(\s_rx_burst~input_o ),
	.datac(\SLAVE_PORT|burst [0]),
	.datad(\SLAVE_PORT|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst[0]~13 .lut_mask = 16'hE4F0;
defparam \SLAVE_PORT|burst[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y71_N31
dffeas \SLAVE_PORT|burst[0] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst[0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst[0] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N10
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector1~2 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector1~2_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|Selector1~1_combout ) # ((\SLAVE_PORT|SLAVE_IN_PORT|Selector2~0_combout  & (\SLAVE_PORT|burst [0] & \SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout )))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|Selector2~0_combout ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|Selector1~1_combout ),
	.datac(\SLAVE_PORT|burst [0]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector1~2 .lut_mask = 16'hECCC;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y70_N11
dffeas \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_INC_BURST (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_INC_BURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_INC_BURST .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_INC_BURST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N12
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector3~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector3~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_INC_BURST~q  & ((\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]) # ((\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & !\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1_combout ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1_combout ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_INC_BURST~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector3~0 .lut_mask = 16'hAE00;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N2
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout  = ((\SLAVE_PORT|SLAVE_IN_PORT|Selector3~0_combout ) # ((\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & !\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~12_combout ))) # 
// (!\SLAVE_PORT|SLAVE_IN_PORT|Selector20~0_combout )

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|Selector20~0_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~12_combout ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|Selector3~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15 .lut_mask = 16'hFF3B;
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y71_N21
dffeas \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N22
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9] & (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 )) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9] & ((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ) 
// # (GND)))
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33  = CARRY((!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32_combout ),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33 ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32 .lut_mask = 16'h5A5F;
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y71_N23
dffeas \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N24
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10] & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33  $ (GND))) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10] & 
// (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33  & VCC))
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35  = CARRY((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10] & !\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33 ))

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33 ),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34_combout ),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35 ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34 .lut_mask = 16'hC30C;
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y71_N25
dffeas \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N26
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36_combout  = \SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11] $ (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35 )

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35 ),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36 .lut_mask = 16'h5A5A;
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y71_N27
dffeas \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N2
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|always1~1 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4] & (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] & (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5] & !\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3])))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6]),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|always1~1 .lut_mask = 16'h0001;
defparam \SLAVE_PORT|SLAVE_IN_PORT|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N0
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|always1~2 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10] & (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9] & !\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7])))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8]),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|always1~2 .lut_mask = 16'h0001;
defparam \SLAVE_PORT|SLAVE_IN_PORT|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N0
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout  = (\s_master_valid~input_o  & (!\SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (\s_write_en~input_o  & !\SLAVE_PORT|SLAVE_IN_PORT|data_idle~q )))

	.dataa(\s_master_valid~input_o ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datac(\s_write_en~input_o ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0 .lut_mask = 16'h0020;
defparam \SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y70_N1
dffeas \SLAVE_PORT|SLAVE_IN_PORT|write_en_in1 (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|write_en_in1 .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|write_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N28
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|always1~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1] & (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0] & (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & \SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q )))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0]),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|always1~0 .lut_mask = 16'h0100;
defparam \SLAVE_PORT|SLAVE_IN_PORT|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N30
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|always1~3 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11] & (\SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout  & \SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout )))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|always1~3 .lut_mask = 16'h4000;
defparam \SLAVE_PORT|SLAVE_IN_PORT|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y70_N24
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector39~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector39~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout  & ((\SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] $ (\SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))) # 
// (!\SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] $ (\SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector39~0 .lut_mask = 16'h0EE0;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y70_N25
dffeas \SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y70_N12
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Add3~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Add3~0_combout  = \SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] $ (((\SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & \SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(gnd),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Add3~0 .lut_mask = 16'h66CC;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y70_N28
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector38~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector38~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|Add3~0_combout  & ((\SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout ) # (\SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout )))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout ),
	.datab(gnd),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|Add3~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector38~0 .lut_mask = 16'hFA00;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y70_N29
dffeas \SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N28
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (!\SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & ((!\SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]) # (!\SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0 .lut_mask = 16'h0111;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N12
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector35~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector35~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q  & \SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout )

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector35~0 .lut_mask = 16'hAA00;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N12
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector35~1 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector35~1_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|Selector35~0_combout ) # ((\SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & !\SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout )))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|Selector35~0_combout ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector35~1 .lut_mask = 16'hF0F8;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y70_N13
dffeas \SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N16
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & ((\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q  & (\SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout )) # 
// (!\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q  & ((\SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout )))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0 .lut_mask = 16'hD080;
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y70_N6
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector40~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector40~0_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & ((\SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout ) # (\SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout )))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout ),
	.datab(gnd),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector40~0 .lut_mask = 16'h0F0A;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y70_N7
dffeas \SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y70_N22
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout  = ((!\SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]) # (!\SLAVE_PORT|SLAVE_IN_PORT|data_counter [2])) # (!\SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(gnd),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0 .lut_mask = 16'h77FF;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N10
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector37~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector37~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout  $ ((!\SLAVE_PORT|SLAVE_IN_PORT|data_counter [3])))) # (!\SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout  & 
// (\SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout  $ (!\SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector37~0 .lut_mask = 16'hC382;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y70_N11
dffeas \SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N18
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|always1~4 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (\SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q  & \SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(gnd),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|always1~4 .lut_mask = 16'h5000;
defparam \SLAVE_PORT|SLAVE_IN_PORT|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N10
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector36~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & ((\SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ) # ((\SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout )))) # 
// (!\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (((\SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector36~0 .lut_mask = 16'hFDA8;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N4
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector36~1 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector36~1_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout ) # ((\SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & \SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout ))

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector36~1 .lut_mask = 16'hFCCC;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y70_N5
dffeas \SLAVE_PORT|SLAVE_IN_PORT|data_state.1101 (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector36~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_state.1101 .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_state.1101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N8
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector34~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & (\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout  & ((\SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ) # (\s_write_en~input_o ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datac(\s_write_en~input_o ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector34~0 .lut_mask = 16'h5400;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N16
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector34~1 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector34~1_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout ) # ((\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & \SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ))

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|Selector34~0_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector34~1 .lut_mask = 16'hFCCC;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y70_N17
dffeas \SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector34~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N30
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector49~1 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector49~1_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & !\SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout )

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datac(gnd),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector49~1 .lut_mask = 16'h0033;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N14
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector49~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector49~0_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & (((!\s_write_en~input_o  & !\SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q )) # (!\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout )))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ),
	.datac(\s_write_en~input_o ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector49~0 .lut_mask = 16'h1115;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N20
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector49~2 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector49~2_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & ((!\SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ) # (!\SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector49~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector49~2 .lut_mask = 16'h0444;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N2
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector49~3 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector49~3_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|Selector49~0_combout  & (((!\SLAVE_PORT|SLAVE_IN_PORT|Selector49~1_combout  & !\SLAVE_PORT|SLAVE_IN_PORT|Selector49~2_combout )) # (!\SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q 
// )))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|Selector49~1_combout ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|Selector49~0_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|Selector49~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector49~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector49~3 .lut_mask = 16'h0313;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y70_N3
dffeas \SLAVE_PORT|SLAVE_IN_PORT|data_idle (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector49~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_idle .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y70_N8
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout  = (!\SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q  & ((!\s_master_ready~input_o ) # (!\SLAVE_PORT|slave_valid~q )))

	.dataa(\SLAVE_PORT|slave_valid~q ),
	.datab(gnd),
	.datac(\SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.datad(\s_master_ready~input_o ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 .lut_mask = 16'h050F;
defparam \SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y70_N9
dffeas \SLAVE_PORT|SLAVE_OUT_PORT|data_idle (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_OUT_PORT|data_idle .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_OUT_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N28
cycloneive_lcell_comb \SLAVE_PORT|slave_ready~0 (
// Equation(s):
// \SLAVE_PORT|slave_ready~0_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & (\SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q  & !\SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ))

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datac(\SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|slave_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|slave_ready~0 .lut_mask = 16'h0030;
defparam \SLAVE_PORT|slave_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N30
cycloneive_lcell_comb \SLAVE_PORT|burst_state~9 (
// Equation(s):
// \SLAVE_PORT|burst_state~9_combout  = (\SLAVE_PORT|burst_state~7_combout ) # ((\s_master_valid~input_o  & (\SLAVE_PORT|burst_state~8_combout  & \SLAVE_PORT|slave_ready~0_combout )))

	.dataa(\s_master_valid~input_o ),
	.datab(\SLAVE_PORT|burst_state~8_combout ),
	.datac(\SLAVE_PORT|burst_state~7_combout ),
	.datad(\SLAVE_PORT|slave_ready~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst_state~9 .lut_mask = 16'hF8F0;
defparam \SLAVE_PORT|burst_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N5
dffeas \SLAVE_PORT|burst_bit_counter[0] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst_bit_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|burst_state~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst_bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst_bit_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst_bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N6
cycloneive_lcell_comb \SLAVE_PORT|burst_bit_counter[1]~7 (
// Equation(s):
// \SLAVE_PORT|burst_bit_counter[1]~7_combout  = (\SLAVE_PORT|burst_bit_counter [1] & (!\SLAVE_PORT|burst_bit_counter[0]~6 )) # (!\SLAVE_PORT|burst_bit_counter [1] & ((\SLAVE_PORT|burst_bit_counter[0]~6 ) # (GND)))
// \SLAVE_PORT|burst_bit_counter[1]~8  = CARRY((!\SLAVE_PORT|burst_bit_counter[0]~6 ) # (!\SLAVE_PORT|burst_bit_counter [1]))

	.dataa(\SLAVE_PORT|burst_bit_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|burst_bit_counter[0]~6 ),
	.combout(\SLAVE_PORT|burst_bit_counter[1]~7_combout ),
	.cout(\SLAVE_PORT|burst_bit_counter[1]~8 ));
// synopsys translate_off
defparam \SLAVE_PORT|burst_bit_counter[1]~7 .lut_mask = 16'h5A5F;
defparam \SLAVE_PORT|burst_bit_counter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y71_N7
dffeas \SLAVE_PORT|burst_bit_counter[1] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst_bit_counter[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|burst_state~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst_bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst_bit_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst_bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N8
cycloneive_lcell_comb \SLAVE_PORT|burst_bit_counter[2]~9 (
// Equation(s):
// \SLAVE_PORT|burst_bit_counter[2]~9_combout  = (\SLAVE_PORT|burst_bit_counter [2] & (\SLAVE_PORT|burst_bit_counter[1]~8  $ (GND))) # (!\SLAVE_PORT|burst_bit_counter [2] & (!\SLAVE_PORT|burst_bit_counter[1]~8  & VCC))
// \SLAVE_PORT|burst_bit_counter[2]~10  = CARRY((\SLAVE_PORT|burst_bit_counter [2] & !\SLAVE_PORT|burst_bit_counter[1]~8 ))

	.dataa(gnd),
	.datab(\SLAVE_PORT|burst_bit_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|burst_bit_counter[1]~8 ),
	.combout(\SLAVE_PORT|burst_bit_counter[2]~9_combout ),
	.cout(\SLAVE_PORT|burst_bit_counter[2]~10 ));
// synopsys translate_off
defparam \SLAVE_PORT|burst_bit_counter[2]~9 .lut_mask = 16'hC30C;
defparam \SLAVE_PORT|burst_bit_counter[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y71_N9
dffeas \SLAVE_PORT|burst_bit_counter[2] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst_bit_counter[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|burst_state~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst_bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst_bit_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst_bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y71_N11
dffeas \SLAVE_PORT|burst_bit_counter[3] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst_bit_counter[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|burst_state~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst_bit_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst_bit_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst_bit_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N20
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~19 (
// Equation(s):
// \SLAVE_PORT|Decoder0~19_combout  = (\SLAVE_PORT|burst_bit_counter [3] & (\SLAVE_PORT|burst_bit_counter [2] & !\SLAVE_PORT|burst_bit_counter [1]))

	.dataa(\SLAVE_PORT|burst_bit_counter [3]),
	.datab(gnd),
	.datac(\SLAVE_PORT|burst_bit_counter [2]),
	.datad(\SLAVE_PORT|burst_bit_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~19 .lut_mask = 16'h00A0;
defparam \SLAVE_PORT|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N26
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~15 (
// Equation(s):
// \SLAVE_PORT|Decoder0~15_combout  = (!\SLAVE_PORT|burst_bit_counter [4] & (!\SLAVE_PORT|burst_bit_counter [0] & (!\reset~input_o  & \SLAVE_PORT|burst_state~9_combout )))

	.dataa(\SLAVE_PORT|burst_bit_counter [4]),
	.datab(\SLAVE_PORT|burst_bit_counter [0]),
	.datac(\reset~input_o ),
	.datad(\SLAVE_PORT|burst_state~9_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~15 .lut_mask = 16'h0100;
defparam \SLAVE_PORT|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N16
cycloneive_lcell_comb \SLAVE_PORT|burst[12]~12 (
// Equation(s):
// \SLAVE_PORT|burst[12]~12_combout  = (\SLAVE_PORT|Decoder0~19_combout  & ((\SLAVE_PORT|Decoder0~15_combout  & (\s_rx_burst~input_o )) # (!\SLAVE_PORT|Decoder0~15_combout  & ((\SLAVE_PORT|burst [12]))))) # (!\SLAVE_PORT|Decoder0~19_combout  & 
// (((\SLAVE_PORT|burst [12]))))

	.dataa(\s_rx_burst~input_o ),
	.datab(\SLAVE_PORT|Decoder0~19_combout ),
	.datac(\SLAVE_PORT|burst [12]),
	.datad(\SLAVE_PORT|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst[12]~12 .lut_mask = 16'hB8F0;
defparam \SLAVE_PORT|burst[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y71_N17
dffeas \SLAVE_PORT|burst[12] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst[12] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N2
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~24 (
// Equation(s):
// \SLAVE_PORT|Decoder0~24_combout  = (\SLAVE_PORT|burst_bit_counter [1] & (\SLAVE_PORT|burst_bit_counter [3] & (\SLAVE_PORT|Decoder0~10_combout  & \SLAVE_PORT|burst_bit_counter [0])))

	.dataa(\SLAVE_PORT|burst_bit_counter [1]),
	.datab(\SLAVE_PORT|burst_bit_counter [3]),
	.datac(\SLAVE_PORT|Decoder0~10_combout ),
	.datad(\SLAVE_PORT|burst_bit_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~24 .lut_mask = 16'h8000;
defparam \SLAVE_PORT|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N24
cycloneive_lcell_comb \SLAVE_PORT|burst[11]~11 (
// Equation(s):
// \SLAVE_PORT|burst[11]~11_combout  = (\SLAVE_PORT|Decoder0~24_combout  & (\s_rx_burst~input_o )) # (!\SLAVE_PORT|Decoder0~24_combout  & ((\SLAVE_PORT|burst [11])))

	.dataa(gnd),
	.datab(\s_rx_burst~input_o ),
	.datac(\SLAVE_PORT|burst [11]),
	.datad(\SLAVE_PORT|Decoder0~24_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst[11]~11 .lut_mask = 16'hCCF0;
defparam \SLAVE_PORT|burst[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y71_N25
dffeas \SLAVE_PORT|burst[11] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst[11] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N10
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~18 (
// Equation(s):
// \SLAVE_PORT|Decoder0~18_combout  = (\SLAVE_PORT|burst_bit_counter [1] & (\SLAVE_PORT|burst_bit_counter [3] & (\SLAVE_PORT|Decoder0~10_combout  & !\SLAVE_PORT|burst_bit_counter [0])))

	.dataa(\SLAVE_PORT|burst_bit_counter [1]),
	.datab(\SLAVE_PORT|burst_bit_counter [3]),
	.datac(\SLAVE_PORT|Decoder0~10_combout ),
	.datad(\SLAVE_PORT|burst_bit_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~18 .lut_mask = 16'h0080;
defparam \SLAVE_PORT|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N0
cycloneive_lcell_comb \SLAVE_PORT|burst[10]~9 (
// Equation(s):
// \SLAVE_PORT|burst[10]~9_combout  = (\SLAVE_PORT|Decoder0~18_combout  & (\s_rx_burst~input_o )) # (!\SLAVE_PORT|Decoder0~18_combout  & ((\SLAVE_PORT|burst [10])))

	.dataa(gnd),
	.datab(\s_rx_burst~input_o ),
	.datac(\SLAVE_PORT|burst [10]),
	.datad(\SLAVE_PORT|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst[10]~9 .lut_mask = 16'hCCF0;
defparam \SLAVE_PORT|burst[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y71_N1
dffeas \SLAVE_PORT|burst[10] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst[10]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst[10] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N28
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~23 (
// Equation(s):
// \SLAVE_PORT|Decoder0~23_combout  = (!\SLAVE_PORT|burst_bit_counter [1] & (\SLAVE_PORT|burst_bit_counter [3] & (\SLAVE_PORT|Decoder0~10_combout  & \SLAVE_PORT|burst_bit_counter [0])))

	.dataa(\SLAVE_PORT|burst_bit_counter [1]),
	.datab(\SLAVE_PORT|burst_bit_counter [3]),
	.datac(\SLAVE_PORT|Decoder0~10_combout ),
	.datad(\SLAVE_PORT|burst_bit_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~23 .lut_mask = 16'h4000;
defparam \SLAVE_PORT|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N6
cycloneive_lcell_comb \SLAVE_PORT|burst[9]~10 (
// Equation(s):
// \SLAVE_PORT|burst[9]~10_combout  = (\SLAVE_PORT|Decoder0~23_combout  & (\s_rx_burst~input_o )) # (!\SLAVE_PORT|Decoder0~23_combout  & ((\SLAVE_PORT|burst [9])))

	.dataa(gnd),
	.datab(\s_rx_burst~input_o ),
	.datac(\SLAVE_PORT|burst [9]),
	.datad(\SLAVE_PORT|Decoder0~23_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst[9]~10 .lut_mask = 16'hCCF0;
defparam \SLAVE_PORT|burst[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y71_N7
dffeas \SLAVE_PORT|burst[9] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst[9]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst[9] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N16
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~11 (
// Equation(s):
// \SLAVE_PORT|Decoder0~11_combout  = (!\SLAVE_PORT|burst_bit_counter [1] & (!\SLAVE_PORT|burst_bit_counter [0] & (\SLAVE_PORT|burst_bit_counter [3] & \SLAVE_PORT|Decoder0~10_combout )))

	.dataa(\SLAVE_PORT|burst_bit_counter [1]),
	.datab(\SLAVE_PORT|burst_bit_counter [0]),
	.datac(\SLAVE_PORT|burst_bit_counter [3]),
	.datad(\SLAVE_PORT|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~11 .lut_mask = 16'h1000;
defparam \SLAVE_PORT|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N28
cycloneive_lcell_comb \SLAVE_PORT|burst[8]~1 (
// Equation(s):
// \SLAVE_PORT|burst[8]~1_combout  = (\SLAVE_PORT|Decoder0~11_combout  & (\s_rx_burst~input_o )) # (!\SLAVE_PORT|Decoder0~11_combout  & ((\SLAVE_PORT|burst [8])))

	.dataa(\s_rx_burst~input_o ),
	.datab(gnd),
	.datac(\SLAVE_PORT|burst [8]),
	.datad(\SLAVE_PORT|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst[8]~1 .lut_mask = 16'hAAF0;
defparam \SLAVE_PORT|burst[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N29
dffeas \SLAVE_PORT|burst[8] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst[8]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst[8] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N6
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~12 (
// Equation(s):
// \SLAVE_PORT|Decoder0~12_combout  = (\SLAVE_PORT|burst_bit_counter [0] & \SLAVE_PORT|burst_bit_counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_PORT|burst_bit_counter [0]),
	.datad(\SLAVE_PORT|burst_bit_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~12 .lut_mask = 16'hF000;
defparam \SLAVE_PORT|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N14
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~13 (
// Equation(s):
// \SLAVE_PORT|Decoder0~13_combout  = (\SLAVE_PORT|burst_bit_counter [2] & !\SLAVE_PORT|burst_bit_counter [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_PORT|burst_bit_counter [2]),
	.datad(\SLAVE_PORT|burst_bit_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~13 .lut_mask = 16'h00F0;
defparam \SLAVE_PORT|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N24
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~14 (
// Equation(s):
// \SLAVE_PORT|Decoder0~14_combout  = (!\SLAVE_PORT|burst_bit_counter [4] & (\SLAVE_PORT|Decoder0~13_combout  & (!\reset~input_o  & \SLAVE_PORT|burst_state~9_combout )))

	.dataa(\SLAVE_PORT|burst_bit_counter [4]),
	.datab(\SLAVE_PORT|Decoder0~13_combout ),
	.datac(\reset~input_o ),
	.datad(\SLAVE_PORT|burst_state~9_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~14 .lut_mask = 16'h0400;
defparam \SLAVE_PORT|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N4
cycloneive_lcell_comb \SLAVE_PORT|burst[7]~2 (
// Equation(s):
// \SLAVE_PORT|burst[7]~2_combout  = (\SLAVE_PORT|Decoder0~12_combout  & ((\SLAVE_PORT|Decoder0~14_combout  & (\s_rx_burst~input_o )) # (!\SLAVE_PORT|Decoder0~14_combout  & ((\SLAVE_PORT|burst [7]))))) # (!\SLAVE_PORT|Decoder0~12_combout  & 
// (((\SLAVE_PORT|burst [7]))))

	.dataa(\SLAVE_PORT|Decoder0~12_combout ),
	.datab(\s_rx_burst~input_o ),
	.datac(\SLAVE_PORT|burst [7]),
	.datad(\SLAVE_PORT|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst[7]~2 .lut_mask = 16'hD8F0;
defparam \SLAVE_PORT|burst[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y71_N5
dffeas \SLAVE_PORT|burst[7] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst[7] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N18
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~20 (
// Equation(s):
// \SLAVE_PORT|Decoder0~20_combout  = (\SLAVE_PORT|burst_bit_counter [2] & (\SLAVE_PORT|Decoder0~15_combout  & !\SLAVE_PORT|burst_bit_counter [3]))

	.dataa(gnd),
	.datab(\SLAVE_PORT|burst_bit_counter [2]),
	.datac(\SLAVE_PORT|Decoder0~15_combout ),
	.datad(\SLAVE_PORT|burst_bit_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~20 .lut_mask = 16'h00C0;
defparam \SLAVE_PORT|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N20
cycloneive_lcell_comb \SLAVE_PORT|burst[6]~3 (
// Equation(s):
// \SLAVE_PORT|burst[6]~3_combout  = (\SLAVE_PORT|burst_bit_counter [1] & ((\SLAVE_PORT|Decoder0~20_combout  & (\s_rx_burst~input_o )) # (!\SLAVE_PORT|Decoder0~20_combout  & ((\SLAVE_PORT|burst [6]))))) # (!\SLAVE_PORT|burst_bit_counter [1] & 
// (((\SLAVE_PORT|burst [6]))))

	.dataa(\SLAVE_PORT|burst_bit_counter [1]),
	.datab(\s_rx_burst~input_o ),
	.datac(\SLAVE_PORT|burst [6]),
	.datad(\SLAVE_PORT|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst[6]~3 .lut_mask = 16'hD8F0;
defparam \SLAVE_PORT|burst[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y71_N21
dffeas \SLAVE_PORT|burst[6] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst[6]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst[6] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N0
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~16 (
// Equation(s):
// \SLAVE_PORT|Decoder0~16_combout  = (\SLAVE_PORT|burst_bit_counter [0] & !\SLAVE_PORT|burst_bit_counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_PORT|burst_bit_counter [0]),
	.datad(\SLAVE_PORT|burst_bit_counter [1]),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~16 .lut_mask = 16'h00F0;
defparam \SLAVE_PORT|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N26
cycloneive_lcell_comb \SLAVE_PORT|burst[5]~4 (
// Equation(s):
// \SLAVE_PORT|burst[5]~4_combout  = (\SLAVE_PORT|Decoder0~16_combout  & ((\SLAVE_PORT|Decoder0~14_combout  & (\s_rx_burst~input_o )) # (!\SLAVE_PORT|Decoder0~14_combout  & ((\SLAVE_PORT|burst [5]))))) # (!\SLAVE_PORT|Decoder0~16_combout  & 
// (((\SLAVE_PORT|burst [5]))))

	.dataa(\s_rx_burst~input_o ),
	.datab(\SLAVE_PORT|Decoder0~16_combout ),
	.datac(\SLAVE_PORT|burst [5]),
	.datad(\SLAVE_PORT|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst[5]~4 .lut_mask = 16'hB8F0;
defparam \SLAVE_PORT|burst[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y71_N27
dffeas \SLAVE_PORT|burst[5] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst[5] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N8
cycloneive_lcell_comb \SLAVE_PORT|burst[4]~5 (
// Equation(s):
// \SLAVE_PORT|burst[4]~5_combout  = (\SLAVE_PORT|burst_bit_counter [1] & (((\SLAVE_PORT|burst [4])))) # (!\SLAVE_PORT|burst_bit_counter [1] & ((\SLAVE_PORT|Decoder0~20_combout  & (\s_rx_burst~input_o )) # (!\SLAVE_PORT|Decoder0~20_combout  & 
// ((\SLAVE_PORT|burst [4])))))

	.dataa(\SLAVE_PORT|burst_bit_counter [1]),
	.datab(\s_rx_burst~input_o ),
	.datac(\SLAVE_PORT|burst [4]),
	.datad(\SLAVE_PORT|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst[4]~5 .lut_mask = 16'hE4F0;
defparam \SLAVE_PORT|burst[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y71_N9
dffeas \SLAVE_PORT|burst[4] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst[4] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N16
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~21 (
// Equation(s):
// \SLAVE_PORT|Decoder0~21_combout  = (\SLAVE_PORT|burst_bit_counter [1] & (!\SLAVE_PORT|burst_bit_counter [3] & (\SLAVE_PORT|Decoder0~10_combout  & \SLAVE_PORT|burst_bit_counter [0])))

	.dataa(\SLAVE_PORT|burst_bit_counter [1]),
	.datab(\SLAVE_PORT|burst_bit_counter [3]),
	.datac(\SLAVE_PORT|Decoder0~10_combout ),
	.datad(\SLAVE_PORT|burst_bit_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~21 .lut_mask = 16'h2000;
defparam \SLAVE_PORT|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N14
cycloneive_lcell_comb \SLAVE_PORT|burst[3]~6 (
// Equation(s):
// \SLAVE_PORT|burst[3]~6_combout  = (\SLAVE_PORT|Decoder0~21_combout  & (\s_rx_burst~input_o )) # (!\SLAVE_PORT|Decoder0~21_combout  & ((\SLAVE_PORT|burst [3])))

	.dataa(gnd),
	.datab(\s_rx_burst~input_o ),
	.datac(\SLAVE_PORT|burst [3]),
	.datad(\SLAVE_PORT|Decoder0~21_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst[3]~6 .lut_mask = 16'hCCF0;
defparam \SLAVE_PORT|burst[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y71_N15
dffeas \SLAVE_PORT|burst[3] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst[3] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N22
cycloneive_lcell_comb \SLAVE_PORT|burst[2]~8 (
// Equation(s):
// \SLAVE_PORT|burst[2]~8_combout  = (\SLAVE_PORT|burst_bit_counter [1] & ((\SLAVE_PORT|Decoder0~17_combout  & (\s_rx_burst~input_o )) # (!\SLAVE_PORT|Decoder0~17_combout  & ((\SLAVE_PORT|burst [2]))))) # (!\SLAVE_PORT|burst_bit_counter [1] & 
// (((\SLAVE_PORT|burst [2]))))

	.dataa(\SLAVE_PORT|burst_bit_counter [1]),
	.datab(\s_rx_burst~input_o ),
	.datac(\SLAVE_PORT|burst [2]),
	.datad(\SLAVE_PORT|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst[2]~8 .lut_mask = 16'hD8F0;
defparam \SLAVE_PORT|burst[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y71_N23
dffeas \SLAVE_PORT|burst[2] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst[2] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N18
cycloneive_lcell_comb \SLAVE_PORT|Decoder0~22 (
// Equation(s):
// \SLAVE_PORT|Decoder0~22_combout  = (!\SLAVE_PORT|burst_bit_counter [1] & (!\SLAVE_PORT|burst_bit_counter [3] & (\SLAVE_PORT|Decoder0~10_combout  & \SLAVE_PORT|burst_bit_counter [0])))

	.dataa(\SLAVE_PORT|burst_bit_counter [1]),
	.datab(\SLAVE_PORT|burst_bit_counter [3]),
	.datac(\SLAVE_PORT|Decoder0~10_combout ),
	.datad(\SLAVE_PORT|burst_bit_counter [0]),
	.cin(gnd),
	.combout(\SLAVE_PORT|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Decoder0~22 .lut_mask = 16'h1000;
defparam \SLAVE_PORT|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y71_N4
cycloneive_lcell_comb \SLAVE_PORT|burst[1]~7 (
// Equation(s):
// \SLAVE_PORT|burst[1]~7_combout  = (\SLAVE_PORT|Decoder0~22_combout  & (\s_rx_burst~input_o )) # (!\SLAVE_PORT|Decoder0~22_combout  & ((\SLAVE_PORT|burst [1])))

	.dataa(gnd),
	.datab(\s_rx_burst~input_o ),
	.datac(\SLAVE_PORT|burst [1]),
	.datad(\SLAVE_PORT|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|burst[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|burst[1]~7 .lut_mask = 16'hCCF0;
defparam \SLAVE_PORT|burst[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y71_N5
dffeas \SLAVE_PORT|burst[1] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|burst[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|burst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|burst[1] .is_wysiwyg = "true";
defparam \SLAVE_PORT|burst[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N8
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~1 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~1_cout  = CARRY((!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0] & \SLAVE_PORT|burst [1]))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0]),
	.datab(\SLAVE_PORT|burst [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~1_cout ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~1 .lut_mask = 16'h0044;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N10
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~3 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~3_cout  = CARRY((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1] & ((!\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~1_cout ) # (!\SLAVE_PORT|burst [2]))) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1] & (!\SLAVE_PORT|burst [2] & 
// !\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~1_cout )))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]),
	.datab(\SLAVE_PORT|burst [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~1_cout ),
	.combout(),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~3_cout ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~3 .lut_mask = 16'h002B;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N12
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~5 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~5_cout  = CARRY((\SLAVE_PORT|burst [3] & ((!\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~3_cout ) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]))) # (!\SLAVE_PORT|burst [3] & (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & 
// !\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~3_cout )))

	.dataa(\SLAVE_PORT|burst [3]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~3_cout ),
	.combout(),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~5_cout ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~5 .lut_mask = 16'h002B;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N14
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~7 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~7_cout  = CARRY((\SLAVE_PORT|burst [4] & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3] & !\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~5_cout )) # (!\SLAVE_PORT|burst [4] & ((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]) # 
// (!\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~5_cout ))))

	.dataa(\SLAVE_PORT|burst [4]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~5_cout ),
	.combout(),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~7_cout ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~7 .lut_mask = 16'h004D;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N16
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~9 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~9_cout  = CARRY((\SLAVE_PORT|burst [5] & ((!\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~7_cout ) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4]))) # (!\SLAVE_PORT|burst [5] & (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4] & 
// !\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~7_cout )))

	.dataa(\SLAVE_PORT|burst [5]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~7_cout ),
	.combout(),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~9_cout ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~9 .lut_mask = 16'h002B;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N18
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~11 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~11_cout  = CARRY((\SLAVE_PORT|burst [6] & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5] & !\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~9_cout )) # (!\SLAVE_PORT|burst [6] & ((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]) # 
// (!\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~9_cout ))))

	.dataa(\SLAVE_PORT|burst [6]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~9_cout ),
	.combout(),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~11_cout ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~11 .lut_mask = 16'h004D;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N20
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~13 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~13_cout  = CARRY((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] & (\SLAVE_PORT|burst [7] & !\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~11_cout )) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] & ((\SLAVE_PORT|burst [7]) # 
// (!\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~11_cout ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6]),
	.datab(\SLAVE_PORT|burst [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~11_cout ),
	.combout(),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~13_cout ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~13 .lut_mask = 16'h004D;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N22
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~15 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~15_cout  = CARRY((\SLAVE_PORT|burst [8] & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7] & !\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~13_cout )) # (!\SLAVE_PORT|burst [8] & ((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]) # 
// (!\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~13_cout ))))

	.dataa(\SLAVE_PORT|burst [8]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~13_cout ),
	.combout(),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~15_cout ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~15 .lut_mask = 16'h004D;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N24
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~17 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~17_cout  = CARRY((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & (\SLAVE_PORT|burst [9] & !\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~15_cout )) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & ((\SLAVE_PORT|burst [9]) # 
// (!\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~15_cout ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8]),
	.datab(\SLAVE_PORT|burst [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~15_cout ),
	.combout(),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~17_cout ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~17 .lut_mask = 16'h004D;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N26
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~19 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~19_cout  = CARRY((\SLAVE_PORT|burst [10] & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9] & !\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~17_cout )) # (!\SLAVE_PORT|burst [10] & ((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]) # 
// (!\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~17_cout ))))

	.dataa(\SLAVE_PORT|burst [10]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~17_cout ),
	.combout(),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~19_cout ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~19 .lut_mask = 16'h004D;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N28
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~21 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~21_cout  = CARRY((\SLAVE_PORT|burst [11] & ((!\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~19_cout ) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10]))) # (!\SLAVE_PORT|burst [11] & (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10] 
// & !\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~19_cout )))

	.dataa(\SLAVE_PORT|burst [11]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~19_cout ),
	.combout(),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~21_cout ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~21 .lut_mask = 16'h002B;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y71_N30
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~22 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~22_combout  = (\SLAVE_PORT|burst [12] & ((\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~21_cout ) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11]))) # (!\SLAVE_PORT|burst [12] & (\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~21_cout  & 
// !\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11]))

	.dataa(gnd),
	.datab(\SLAVE_PORT|burst [12]),
	.datac(gnd),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11]),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~21_cout ),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~22_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~22 .lut_mask = 16'hC0FC;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N4
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector2~2 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector2~2_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout  & (\SLAVE_PORT|burst [0] & (\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & !\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout )))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.datab(\SLAVE_PORT|burst [0]),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector2~2 .lut_mask = 16'h0080;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N8
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector2~3 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector2~3_combout  = ((\SLAVE_PORT|SLAVE_IN_PORT|Selector2~2_combout ) # ((\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~22_combout  & \SLAVE_PORT|SLAVE_IN_PORT|Selector3~0_combout ))) # (!\SLAVE_PORT|SLAVE_IN_PORT|Selector2~1_combout )

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~22_combout ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|Selector2~1_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|Selector2~2_combout ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|Selector3~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector2~3 .lut_mask = 16'hFBF3;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y70_N9
dffeas \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N18
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector2~1 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector2~1_combout  = ((\SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ) # (\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout )) # (!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE~q )

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE~q ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector2~1 .lut_mask = 16'hFFF3;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y70_N27
dffeas \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|Selector2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N30
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~12 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~12_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (!\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1_combout  & !\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_INC_BURST~q 
// ))) # (!\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (((\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1_combout ) # (!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_INC_BURST~q )) # (!\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2])))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1_combout ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_INC_BURST~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~12 .lut_mask = 16'h5175;
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N28
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE~q ) # (((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~12_combout  & \SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q )) # 
// (!\SLAVE_PORT|SLAVE_IN_PORT|Selector20~0_combout ))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~12_combout ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|Selector20~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0 .lut_mask = 16'hF8FF;
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y70_N18
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector7~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector7~0_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector7~0 .lut_mask = 16'h0F00;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y70_N19
dffeas \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|Selector2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y70_N8
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector6~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector6~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] $ (\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1])))

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector6~0 .lut_mask = 16'h3C00;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y70_N9
dffeas \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|Selector2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N20
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector5~2 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector5~2_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] $ (((\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & \SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector5~2 .lut_mask = 16'h7800;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y70_N21
dffeas \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|Selector2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y70_N12
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & ((\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]) # ((\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & \SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0 .lut_mask = 16'hEA00;
defparam \SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N22
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector20~1 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector20~1_combout  = ((!\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout  & \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q )) # (!\SLAVE_PORT|SLAVE_IN_PORT|Selector20~0_combout )

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|Selector20~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector20~1 .lut_mask = 16'h50FF;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y70_N23
dffeas \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N6
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector2~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector2~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q  & (\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & ((\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]) # (!\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1_combout ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE~q ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector2~0 .lut_mask = 16'hA020;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N0
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector3~1 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector3~1_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|Selector2~0_combout  & (((!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & !\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout )) # (!\SLAVE_PORT|burst [0]))) # 
// (!\SLAVE_PORT|SLAVE_IN_PORT|Selector2~0_combout  & (!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & ((!\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|Selector2~0_combout ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datac(\SLAVE_PORT|burst [0]),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector3~1 .lut_mask = 16'h0A3B;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y70_N16
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|Selector3~2 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|Selector3~2_combout  = (!\SLAVE_PORT|SLAVE_IN_PORT|Selector3~1_combout  & ((\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~22_combout ) # (!\SLAVE_PORT|SLAVE_IN_PORT|Selector3~0_combout )))

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|Selector3~1_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|LessThan2~22_combout ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|Selector3~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector3~2 .lut_mask = 16'h3033;
defparam \SLAVE_PORT|SLAVE_IN_PORT|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y70_N17
dffeas \SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101 (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101 .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y71_N5
dffeas \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N6
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1] & (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14 )) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1] & ((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14 ) 
// # (GND)))
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17  = CARRY((!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14 ) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14 ),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16_combout ),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17 ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16 .lut_mask = 16'h5A5F;
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y71_N7
dffeas \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N8
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17  $ (GND))) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & 
// (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17  & VCC))
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19  = CARRY((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & !\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17 ))

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17 ),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18_combout ),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18 .lut_mask = 16'hC30C;
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y71_N9
dffeas \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N10
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3] & (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 )) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3] & ((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ) 
// # (GND)))
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21  = CARRY((!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20_combout ),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21 ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20 .lut_mask = 16'h5A5F;
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y71_N11
dffeas \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N12
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4] & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21  $ (GND))) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4] & 
// (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21  & VCC))
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23  = CARRY((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4] & !\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21 ))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21 ),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22_combout ),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22 .lut_mask = 16'hA50A;
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y71_N13
dffeas \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N14
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5] & (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 )) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5] & ((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ) 
// # (GND)))
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25  = CARRY((!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]))

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24_combout ),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25 ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24 .lut_mask = 16'h3C3F;
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y71_N15
dffeas \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y71_N16
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25  $ (GND))) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] & 
// (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25  & VCC))
// \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27  = CARRY((\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] & !\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25 ))

	.dataa(gnd),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25 ),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26_combout ),
	.cout(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26 .lut_mask = 16'hC30C;
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y71_N17
dffeas \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y71_N19
dffeas \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7] .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N4
cycloneive_lcell_comb \SLAVE_PORT|Add1~0 (
// Equation(s):
// \SLAVE_PORT|Add1~0_combout  = (\SLAVE_PORT|burst [1] & (\SLAVE_PORT|burst [2] $ (VCC))) # (!\SLAVE_PORT|burst [1] & (\SLAVE_PORT|burst [2] & VCC))
// \SLAVE_PORT|Add1~1  = CARRY((\SLAVE_PORT|burst [1] & \SLAVE_PORT|burst [2]))

	.dataa(\SLAVE_PORT|burst [1]),
	.datab(\SLAVE_PORT|burst [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SLAVE_PORT|Add1~0_combout ),
	.cout(\SLAVE_PORT|Add1~1 ));
// synopsys translate_off
defparam \SLAVE_PORT|Add1~0 .lut_mask = 16'h6688;
defparam \SLAVE_PORT|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N6
cycloneive_lcell_comb \SLAVE_PORT|Add1~2 (
// Equation(s):
// \SLAVE_PORT|Add1~2_combout  = (\SLAVE_PORT|burst [3] & (!\SLAVE_PORT|Add1~1 )) # (!\SLAVE_PORT|burst [3] & ((\SLAVE_PORT|Add1~1 ) # (GND)))
// \SLAVE_PORT|Add1~3  = CARRY((!\SLAVE_PORT|Add1~1 ) # (!\SLAVE_PORT|burst [3]))

	.dataa(gnd),
	.datab(\SLAVE_PORT|burst [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|Add1~1 ),
	.combout(\SLAVE_PORT|Add1~2_combout ),
	.cout(\SLAVE_PORT|Add1~3 ));
// synopsys translate_off
defparam \SLAVE_PORT|Add1~2 .lut_mask = 16'h3C3F;
defparam \SLAVE_PORT|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N8
cycloneive_lcell_comb \SLAVE_PORT|Add1~4 (
// Equation(s):
// \SLAVE_PORT|Add1~4_combout  = (\SLAVE_PORT|burst [4] & (\SLAVE_PORT|Add1~3  $ (GND))) # (!\SLAVE_PORT|burst [4] & (!\SLAVE_PORT|Add1~3  & VCC))
// \SLAVE_PORT|Add1~5  = CARRY((\SLAVE_PORT|burst [4] & !\SLAVE_PORT|Add1~3 ))

	.dataa(gnd),
	.datab(\SLAVE_PORT|burst [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|Add1~3 ),
	.combout(\SLAVE_PORT|Add1~4_combout ),
	.cout(\SLAVE_PORT|Add1~5 ));
// synopsys translate_off
defparam \SLAVE_PORT|Add1~4 .lut_mask = 16'hC30C;
defparam \SLAVE_PORT|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N10
cycloneive_lcell_comb \SLAVE_PORT|Add1~6 (
// Equation(s):
// \SLAVE_PORT|Add1~6_combout  = (\SLAVE_PORT|burst [5] & (!\SLAVE_PORT|Add1~5 )) # (!\SLAVE_PORT|burst [5] & ((\SLAVE_PORT|Add1~5 ) # (GND)))
// \SLAVE_PORT|Add1~7  = CARRY((!\SLAVE_PORT|Add1~5 ) # (!\SLAVE_PORT|burst [5]))

	.dataa(gnd),
	.datab(\SLAVE_PORT|burst [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|Add1~5 ),
	.combout(\SLAVE_PORT|Add1~6_combout ),
	.cout(\SLAVE_PORT|Add1~7 ));
// synopsys translate_off
defparam \SLAVE_PORT|Add1~6 .lut_mask = 16'h3C3F;
defparam \SLAVE_PORT|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N12
cycloneive_lcell_comb \SLAVE_PORT|Add1~8 (
// Equation(s):
// \SLAVE_PORT|Add1~8_combout  = (\SLAVE_PORT|burst [6] & (\SLAVE_PORT|Add1~7  $ (GND))) # (!\SLAVE_PORT|burst [6] & (!\SLAVE_PORT|Add1~7  & VCC))
// \SLAVE_PORT|Add1~9  = CARRY((\SLAVE_PORT|burst [6] & !\SLAVE_PORT|Add1~7 ))

	.dataa(\SLAVE_PORT|burst [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|Add1~7 ),
	.combout(\SLAVE_PORT|Add1~8_combout ),
	.cout(\SLAVE_PORT|Add1~9 ));
// synopsys translate_off
defparam \SLAVE_PORT|Add1~8 .lut_mask = 16'hA50A;
defparam \SLAVE_PORT|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N14
cycloneive_lcell_comb \SLAVE_PORT|Add1~10 (
// Equation(s):
// \SLAVE_PORT|Add1~10_combout  = (\SLAVE_PORT|burst [7] & (!\SLAVE_PORT|Add1~9 )) # (!\SLAVE_PORT|burst [7] & ((\SLAVE_PORT|Add1~9 ) # (GND)))
// \SLAVE_PORT|Add1~11  = CARRY((!\SLAVE_PORT|Add1~9 ) # (!\SLAVE_PORT|burst [7]))

	.dataa(gnd),
	.datab(\SLAVE_PORT|burst [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|Add1~9 ),
	.combout(\SLAVE_PORT|Add1~10_combout ),
	.cout(\SLAVE_PORT|Add1~11 ));
// synopsys translate_off
defparam \SLAVE_PORT|Add1~10 .lut_mask = 16'h3C3F;
defparam \SLAVE_PORT|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N28
cycloneive_lcell_comb \SLAVE_PORT|Equal0~0 (
// Equation(s):
// \SLAVE_PORT|Equal0~0_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5] & (\SLAVE_PORT|Add1~8_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] $ (!\SLAVE_PORT|Add1~10_combout )))) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5] & 
// (!\SLAVE_PORT|Add1~8_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] $ (!\SLAVE_PORT|Add1~10_combout ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6]),
	.datac(\SLAVE_PORT|Add1~10_combout ),
	.datad(\SLAVE_PORT|Add1~8_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Equal0~0 .lut_mask = 16'h8241;
defparam \SLAVE_PORT|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N16
cycloneive_lcell_comb \SLAVE_PORT|Add1~12 (
// Equation(s):
// \SLAVE_PORT|Add1~12_combout  = (\SLAVE_PORT|burst [8] & (\SLAVE_PORT|Add1~11  $ (GND))) # (!\SLAVE_PORT|burst [8] & (!\SLAVE_PORT|Add1~11  & VCC))
// \SLAVE_PORT|Add1~13  = CARRY((\SLAVE_PORT|burst [8] & !\SLAVE_PORT|Add1~11 ))

	.dataa(gnd),
	.datab(\SLAVE_PORT|burst [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|Add1~11 ),
	.combout(\SLAVE_PORT|Add1~12_combout ),
	.cout(\SLAVE_PORT|Add1~13 ));
// synopsys translate_off
defparam \SLAVE_PORT|Add1~12 .lut_mask = 16'hC30C;
defparam \SLAVE_PORT|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N30
cycloneive_lcell_comb \SLAVE_PORT|Equal0~2 (
// Equation(s):
// \SLAVE_PORT|Equal0~2_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3] & (\SLAVE_PORT|Add1~4_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] $ (!\SLAVE_PORT|Add1~2_combout )))) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3] & 
// (!\SLAVE_PORT|Add1~4_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] $ (!\SLAVE_PORT|Add1~2_combout ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.datac(\SLAVE_PORT|Add1~4_combout ),
	.datad(\SLAVE_PORT|Add1~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Equal0~2 .lut_mask = 16'h8421;
defparam \SLAVE_PORT|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N0
cycloneive_lcell_comb \SLAVE_PORT|Equal0~1 (
// Equation(s):
// \SLAVE_PORT|Equal0~1_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0] & (!\SLAVE_PORT|burst [1] & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1] $ (!\SLAVE_PORT|Add1~0_combout )))) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0] & (\SLAVE_PORT|burst 
// [1] & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1] $ (!\SLAVE_PORT|Add1~0_combout ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]),
	.datac(\SLAVE_PORT|burst [1]),
	.datad(\SLAVE_PORT|Add1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Equal0~1 .lut_mask = 16'h4812;
defparam \SLAVE_PORT|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N0
cycloneive_lcell_comb \SLAVE_PORT|Equal0~3 (
// Equation(s):
// \SLAVE_PORT|Equal0~3_combout  = (\SLAVE_PORT|Equal0~2_combout  & (\SLAVE_PORT|Equal0~1_combout  & (\SLAVE_PORT|Add1~6_combout  $ (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4]))))

	.dataa(\SLAVE_PORT|Add1~6_combout ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4]),
	.datac(\SLAVE_PORT|Equal0~2_combout ),
	.datad(\SLAVE_PORT|Equal0~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Equal0~3 .lut_mask = 16'h9000;
defparam \SLAVE_PORT|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N2
cycloneive_lcell_comb \SLAVE_PORT|Equal0~4 (
// Equation(s):
// \SLAVE_PORT|Equal0~4_combout  = (\SLAVE_PORT|Equal0~0_combout  & (\SLAVE_PORT|Equal0~3_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7] $ (!\SLAVE_PORT|Add1~12_combout ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]),
	.datab(\SLAVE_PORT|Equal0~0_combout ),
	.datac(\SLAVE_PORT|Add1~12_combout ),
	.datad(\SLAVE_PORT|Equal0~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Equal0~4 .lut_mask = 16'h8400;
defparam \SLAVE_PORT|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N18
cycloneive_lcell_comb \SLAVE_PORT|Add1~14 (
// Equation(s):
// \SLAVE_PORT|Add1~14_combout  = (\SLAVE_PORT|burst [9] & (!\SLAVE_PORT|Add1~13 )) # (!\SLAVE_PORT|burst [9] & ((\SLAVE_PORT|Add1~13 ) # (GND)))
// \SLAVE_PORT|Add1~15  = CARRY((!\SLAVE_PORT|Add1~13 ) # (!\SLAVE_PORT|burst [9]))

	.dataa(\SLAVE_PORT|burst [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|Add1~13 ),
	.combout(\SLAVE_PORT|Add1~14_combout ),
	.cout(\SLAVE_PORT|Add1~15 ));
// synopsys translate_off
defparam \SLAVE_PORT|Add1~14 .lut_mask = 16'h5A5F;
defparam \SLAVE_PORT|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N20
cycloneive_lcell_comb \SLAVE_PORT|Add1~16 (
// Equation(s):
// \SLAVE_PORT|Add1~16_combout  = (\SLAVE_PORT|burst [10] & (\SLAVE_PORT|Add1~15  $ (GND))) # (!\SLAVE_PORT|burst [10] & (!\SLAVE_PORT|Add1~15  & VCC))
// \SLAVE_PORT|Add1~17  = CARRY((\SLAVE_PORT|burst [10] & !\SLAVE_PORT|Add1~15 ))

	.dataa(gnd),
	.datab(\SLAVE_PORT|burst [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|Add1~15 ),
	.combout(\SLAVE_PORT|Add1~16_combout ),
	.cout(\SLAVE_PORT|Add1~17 ));
// synopsys translate_off
defparam \SLAVE_PORT|Add1~16 .lut_mask = 16'hC30C;
defparam \SLAVE_PORT|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N6
cycloneive_lcell_comb \SLAVE_PORT|Equal0~5 (
// Equation(s):
// \SLAVE_PORT|Equal0~5_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & (\SLAVE_PORT|Add1~14_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9] $ (!\SLAVE_PORT|Add1~16_combout )))) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & 
// (!\SLAVE_PORT|Add1~14_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9] $ (!\SLAVE_PORT|Add1~16_combout ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]),
	.datac(\SLAVE_PORT|Add1~16_combout ),
	.datad(\SLAVE_PORT|Add1~14_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Equal0~5 .lut_mask = 16'h8241;
defparam \SLAVE_PORT|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N22
cycloneive_lcell_comb \SLAVE_PORT|Add1~18 (
// Equation(s):
// \SLAVE_PORT|Add1~18_combout  = (\SLAVE_PORT|burst [11] & (!\SLAVE_PORT|Add1~17 )) # (!\SLAVE_PORT|burst [11] & ((\SLAVE_PORT|Add1~17 ) # (GND)))
// \SLAVE_PORT|Add1~19  = CARRY((!\SLAVE_PORT|Add1~17 ) # (!\SLAVE_PORT|burst [11]))

	.dataa(\SLAVE_PORT|burst [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|Add1~17 ),
	.combout(\SLAVE_PORT|Add1~18_combout ),
	.cout(\SLAVE_PORT|Add1~19 ));
// synopsys translate_off
defparam \SLAVE_PORT|Add1~18 .lut_mask = 16'h5A5F;
defparam \SLAVE_PORT|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N24
cycloneive_lcell_comb \SLAVE_PORT|Add1~20 (
// Equation(s):
// \SLAVE_PORT|Add1~20_combout  = (\SLAVE_PORT|burst [12] & (\SLAVE_PORT|Add1~19  $ (GND))) # (!\SLAVE_PORT|burst [12] & (!\SLAVE_PORT|Add1~19  & VCC))
// \SLAVE_PORT|Add1~21  = CARRY((\SLAVE_PORT|burst [12] & !\SLAVE_PORT|Add1~19 ))

	.dataa(\SLAVE_PORT|burst [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SLAVE_PORT|Add1~19 ),
	.combout(\SLAVE_PORT|Add1~20_combout ),
	.cout(\SLAVE_PORT|Add1~21 ));
// synopsys translate_off
defparam \SLAVE_PORT|Add1~20 .lut_mask = 16'hA50A;
defparam \SLAVE_PORT|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N26
cycloneive_lcell_comb \SLAVE_PORT|Add1~22 (
// Equation(s):
// \SLAVE_PORT|Add1~22_combout  = \SLAVE_PORT|Add1~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SLAVE_PORT|Add1~21 ),
	.combout(\SLAVE_PORT|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Add1~22 .lut_mask = 16'hF0F0;
defparam \SLAVE_PORT|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N18
cycloneive_lcell_comb \SLAVE_PORT|Equal0~6 (
// Equation(s):
// \SLAVE_PORT|Equal0~6_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11] & (\SLAVE_PORT|Add1~20_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10] $ (!\SLAVE_PORT|Add1~18_combout )))) # (!\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11] & 
// (!\SLAVE_PORT|Add1~20_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10] $ (!\SLAVE_PORT|Add1~18_combout ))))

	.dataa(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11]),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10]),
	.datac(\SLAVE_PORT|Add1~20_combout ),
	.datad(\SLAVE_PORT|Add1~18_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Equal0~6 .lut_mask = 16'h8421;
defparam \SLAVE_PORT|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N24
cycloneive_lcell_comb \SLAVE_PORT|state.BURST_END~0 (
// Equation(s):
// \SLAVE_PORT|state.BURST_END~0_combout  = (\SLAVE_PORT|Equal0~5_combout  & (!\SLAVE_PORT|Add1~22_combout  & (\SLAVE_PORT|state.VALID~q  & \SLAVE_PORT|Equal0~6_combout )))

	.dataa(\SLAVE_PORT|Equal0~5_combout ),
	.datab(\SLAVE_PORT|Add1~22_combout ),
	.datac(\SLAVE_PORT|state.VALID~q ),
	.datad(\SLAVE_PORT|Equal0~6_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|state.BURST_END~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|state.BURST_END~0 .lut_mask = 16'h2000;
defparam \SLAVE_PORT|state.BURST_END~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N4
cycloneive_lcell_comb \SLAVE_PORT|state.BURST_END~1 (
// Equation(s):
// \SLAVE_PORT|state.BURST_END~1_combout  = (\SLAVE_PORT|Selector1~0_combout  & (\SLAVE_PORT|Equal0~4_combout  & ((\SLAVE_PORT|state.BURST_END~0_combout )))) # (!\SLAVE_PORT|Selector1~0_combout  & (((\SLAVE_PORT|state.BURST_END~q ))))

	.dataa(\SLAVE_PORT|Equal0~4_combout ),
	.datab(\SLAVE_PORT|Selector1~0_combout ),
	.datac(\SLAVE_PORT|state.BURST_END~q ),
	.datad(\SLAVE_PORT|state.BURST_END~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|state.BURST_END~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|state.BURST_END~1 .lut_mask = 16'hB830;
defparam \SLAVE_PORT|state.BURST_END~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y71_N5
dffeas \SLAVE_PORT|state.BURST_END (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|state.BURST_END~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|state.BURST_END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|state.BURST_END .is_wysiwyg = "true";
defparam \SLAVE_PORT|state.BURST_END .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y70_N6
cycloneive_lcell_comb \SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~0 (
// Equation(s):
// \SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~0_combout  = (\s_master_valid~input_o  & (!\SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (\s_read_en~input_o  & !\SLAVE_PORT|SLAVE_IN_PORT|data_idle~q )))

	.dataa(\s_master_valid~input_o ),
	.datab(\SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datac(\s_read_en~input_o ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~0 .lut_mask = 16'h0020;
defparam \SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y70_N7
dffeas \SLAVE_PORT|SLAVE_IN_PORT|read_en_in1 (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|SLAVE_IN_PORT|read_en_in1 .is_wysiwyg = "true";
defparam \SLAVE_PORT|SLAVE_IN_PORT|read_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N20
cycloneive_lcell_comb \SLAVE_PORT|Selector1~1 (
// Equation(s):
// \SLAVE_PORT|Selector1~1_combout  = (\SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~q  & \SLAVE_PORT|SLAVE_IN_PORT|rx_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Selector1~1 .lut_mask = 16'hF000;
defparam \SLAVE_PORT|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N2
cycloneive_lcell_comb \SLAVE_PORT|Selector1~2 (
// Equation(s):
// \SLAVE_PORT|Selector1~2_combout  = (\SLAVE_PORT|Selector1~0_combout  & (!\SLAVE_PORT|state.BURST_END~q  & ((\SLAVE_PORT|state.001~q ) # (\SLAVE_PORT|Selector1~1_combout )))) # (!\SLAVE_PORT|Selector1~0_combout  & (((\SLAVE_PORT|state.001~q ) # 
// (\SLAVE_PORT|Selector1~1_combout ))))

	.dataa(\SLAVE_PORT|Selector1~0_combout ),
	.datab(\SLAVE_PORT|state.BURST_END~q ),
	.datac(\SLAVE_PORT|state.001~q ),
	.datad(\SLAVE_PORT|Selector1~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Selector1~2 .lut_mask = 16'h7770;
defparam \SLAVE_PORT|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y71_N3
dffeas \SLAVE_PORT|state.001 (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|state.001 .is_wysiwyg = "true";
defparam \SLAVE_PORT|state.001 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N8
cycloneive_io_ibuf \s_slave_delay[1]~input (
	.i(s_slave_delay[1]),
	.ibar(gnd),
	.o(\s_slave_delay[1]~input_o ));
// synopsys translate_off
defparam \s_slave_delay[1]~input .bus_hold = "false";
defparam \s_slave_delay[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N15
cycloneive_io_ibuf \s_slave_delay[0]~input (
	.i(s_slave_delay[0]),
	.ibar(gnd),
	.o(\s_slave_delay[0]~input_o ));
// synopsys translate_off
defparam \s_slave_delay[0]~input .bus_hold = "false";
defparam \s_slave_delay[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N15
cycloneive_io_ibuf \s_slave_delay[3]~input (
	.i(s_slave_delay[3]),
	.ibar(gnd),
	.o(\s_slave_delay[3]~input_o ));
// synopsys translate_off
defparam \s_slave_delay[3]~input .bus_hold = "false";
defparam \s_slave_delay[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N1
cycloneive_io_ibuf \s_slave_delay[2]~input (
	.i(s_slave_delay[2]),
	.ibar(gnd),
	.o(\s_slave_delay[2]~input_o ));
// synopsys translate_off
defparam \s_slave_delay[2]~input .bus_hold = "false";
defparam \s_slave_delay[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y71_N12
cycloneive_lcell_comb \SLAVE_PORT|LessThan0~0 (
// Equation(s):
// \SLAVE_PORT|LessThan0~0_combout  = (!\s_slave_delay[3]~input_o  & (((!\s_slave_delay[1]~input_o  & !\s_slave_delay[0]~input_o )) # (!\s_slave_delay[2]~input_o )))

	.dataa(\s_slave_delay[1]~input_o ),
	.datab(\s_slave_delay[0]~input_o ),
	.datac(\s_slave_delay[3]~input_o ),
	.datad(\s_slave_delay[2]~input_o ),
	.cin(gnd),
	.combout(\SLAVE_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|LessThan0~0 .lut_mask = 16'h010F;
defparam \SLAVE_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \s_slave_delay[4]~input (
	.i(s_slave_delay[4]),
	.ibar(gnd),
	.o(\s_slave_delay[4]~input_o ));
// synopsys translate_off
defparam \s_slave_delay[4]~input .bus_hold = "false";
defparam \s_slave_delay[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N22
cycloneive_io_ibuf \s_slave_delay[5]~input (
	.i(s_slave_delay[5]),
	.ibar(gnd),
	.o(\s_slave_delay[5]~input_o ));
// synopsys translate_off
defparam \s_slave_delay[5]~input .bus_hold = "false";
defparam \s_slave_delay[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y71_N22
cycloneive_lcell_comb \SLAVE_PORT|LessThan0~1 (
// Equation(s):
// \SLAVE_PORT|LessThan0~1_combout  = (\SLAVE_PORT|LessThan0~0_combout  & (!\s_slave_delay[4]~input_o  & !\s_slave_delay[5]~input_o ))

	.dataa(\SLAVE_PORT|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\s_slave_delay[4]~input_o ),
	.datad(\s_slave_delay[5]~input_o ),
	.cin(gnd),
	.combout(\SLAVE_PORT|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|LessThan0~1 .lut_mask = 16'h000A;
defparam \SLAVE_PORT|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y71_N10
cycloneive_lcell_comb \SLAVE_PORT|LessThan1~3 (
// Equation(s):
// \SLAVE_PORT|LessThan1~3_combout  = (\s_slave_delay[5]~input_o ) # ((\s_slave_delay[4]~input_o ) # (\SLAVE_PORT|LessThan1~2_combout ))

	.dataa(gnd),
	.datab(\s_slave_delay[5]~input_o ),
	.datac(\s_slave_delay[4]~input_o ),
	.datad(\SLAVE_PORT|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|LessThan1~3 .lut_mask = 16'hFFFC;
defparam \SLAVE_PORT|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y71_N4
cycloneive_lcell_comb \SLAVE_PORT|counterReg~5 (
// Equation(s):
// \SLAVE_PORT|counterReg~5_combout  = (\SLAVE_PORT|state.SPLIT~q  & (!\SLAVE_PORT|counterReg [0] & \SLAVE_PORT|LessThan1~3_combout ))

	.dataa(gnd),
	.datab(\SLAVE_PORT|state.SPLIT~q ),
	.datac(\SLAVE_PORT|counterReg [0]),
	.datad(\SLAVE_PORT|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|counterReg~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|counterReg~5 .lut_mask = 16'h0C00;
defparam \SLAVE_PORT|counterReg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y71_N5
dffeas \SLAVE_PORT|counterReg[0] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|counterReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|counterReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|counterReg[0] .is_wysiwyg = "true";
defparam \SLAVE_PORT|counterReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y71_N6
cycloneive_lcell_comb \SLAVE_PORT|counterReg~6 (
// Equation(s):
// \SLAVE_PORT|counterReg~6_combout  = (\SLAVE_PORT|LessThan1~3_combout  & (\SLAVE_PORT|state.SPLIT~q  & (\SLAVE_PORT|counterReg [0] $ (\SLAVE_PORT|counterReg [1]))))

	.dataa(\SLAVE_PORT|LessThan1~3_combout ),
	.datab(\SLAVE_PORT|counterReg [0]),
	.datac(\SLAVE_PORT|counterReg [1]),
	.datad(\SLAVE_PORT|state.SPLIT~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|counterReg~6_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|counterReg~6 .lut_mask = 16'h2800;
defparam \SLAVE_PORT|counterReg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y71_N7
dffeas \SLAVE_PORT|counterReg[1] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|counterReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|counterReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|counterReg[1] .is_wysiwyg = "true";
defparam \SLAVE_PORT|counterReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y71_N26
cycloneive_lcell_comb \SLAVE_PORT|counterReg~4 (
// Equation(s):
// \SLAVE_PORT|counterReg~4_combout  = (\SLAVE_PORT|counterReg~7_combout  & (\SLAVE_PORT|counterReg [2] $ (((\SLAVE_PORT|counterReg [1] & \SLAVE_PORT|counterReg [0])))))

	.dataa(\SLAVE_PORT|counterReg [1]),
	.datab(\SLAVE_PORT|counterReg [0]),
	.datac(\SLAVE_PORT|counterReg [2]),
	.datad(\SLAVE_PORT|counterReg~7_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|counterReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|counterReg~4 .lut_mask = 16'h7800;
defparam \SLAVE_PORT|counterReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y71_N27
dffeas \SLAVE_PORT|counterReg[2] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|counterReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|counterReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|counterReg[2] .is_wysiwyg = "true";
defparam \SLAVE_PORT|counterReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y71_N8
cycloneive_lcell_comb \SLAVE_PORT|Add0~0 (
// Equation(s):
// \SLAVE_PORT|Add0~0_combout  = \SLAVE_PORT|counterReg [3] $ (((\SLAVE_PORT|counterReg [1] & (\SLAVE_PORT|counterReg [0] & \SLAVE_PORT|counterReg [2]))))

	.dataa(\SLAVE_PORT|counterReg [1]),
	.datab(\SLAVE_PORT|counterReg [0]),
	.datac(\SLAVE_PORT|counterReg [2]),
	.datad(\SLAVE_PORT|counterReg [3]),
	.cin(gnd),
	.combout(\SLAVE_PORT|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Add0~0 .lut_mask = 16'h7F80;
defparam \SLAVE_PORT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y71_N16
cycloneive_lcell_comb \SLAVE_PORT|counterReg~3 (
// Equation(s):
// \SLAVE_PORT|counterReg~3_combout  = (\SLAVE_PORT|state.SPLIT~q  & (\SLAVE_PORT|Add0~0_combout  & \SLAVE_PORT|LessThan1~3_combout ))

	.dataa(gnd),
	.datab(\SLAVE_PORT|state.SPLIT~q ),
	.datac(\SLAVE_PORT|Add0~0_combout ),
	.datad(\SLAVE_PORT|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|counterReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|counterReg~3 .lut_mask = 16'hC000;
defparam \SLAVE_PORT|counterReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y71_N17
dffeas \SLAVE_PORT|counterReg[3] (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|counterReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|counterReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|counterReg[3] .is_wysiwyg = "true";
defparam \SLAVE_PORT|counterReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y71_N28
cycloneive_lcell_comb \SLAVE_PORT|LessThan1~0 (
// Equation(s):
// \SLAVE_PORT|LessThan1~0_combout  = (\s_slave_delay[1]~input_o  & (((\s_slave_delay[0]~input_o  & !\SLAVE_PORT|counterReg [0])) # (!\SLAVE_PORT|counterReg [1]))) # (!\s_slave_delay[1]~input_o  & (\s_slave_delay[0]~input_o  & (!\SLAVE_PORT|counterReg [0] & 
// !\SLAVE_PORT|counterReg [1])))

	.dataa(\s_slave_delay[1]~input_o ),
	.datab(\s_slave_delay[0]~input_o ),
	.datac(\SLAVE_PORT|counterReg [0]),
	.datad(\SLAVE_PORT|counterReg [1]),
	.cin(gnd),
	.combout(\SLAVE_PORT|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|LessThan1~0 .lut_mask = 16'h08AE;
defparam \SLAVE_PORT|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y71_N18
cycloneive_lcell_comb \SLAVE_PORT|LessThan1~1 (
// Equation(s):
// \SLAVE_PORT|LessThan1~1_combout  = (\s_slave_delay[2]~input_o  & ((\SLAVE_PORT|LessThan1~0_combout ) # (!\SLAVE_PORT|counterReg [2]))) # (!\s_slave_delay[2]~input_o  & (!\SLAVE_PORT|counterReg [2] & \SLAVE_PORT|LessThan1~0_combout ))

	.dataa(gnd),
	.datab(\s_slave_delay[2]~input_o ),
	.datac(\SLAVE_PORT|counterReg [2]),
	.datad(\SLAVE_PORT|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|LessThan1~1 .lut_mask = 16'hCF0C;
defparam \SLAVE_PORT|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y71_N24
cycloneive_lcell_comb \SLAVE_PORT|LessThan1~2 (
// Equation(s):
// \SLAVE_PORT|LessThan1~2_combout  = (\SLAVE_PORT|counterReg [3] & (\s_slave_delay[3]~input_o  & \SLAVE_PORT|LessThan1~1_combout )) # (!\SLAVE_PORT|counterReg [3] & ((\s_slave_delay[3]~input_o ) # (\SLAVE_PORT|LessThan1~1_combout )))

	.dataa(gnd),
	.datab(\SLAVE_PORT|counterReg [3]),
	.datac(\s_slave_delay[3]~input_o ),
	.datad(\SLAVE_PORT|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|LessThan1~2 .lut_mask = 16'hF330;
defparam \SLAVE_PORT|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y71_N20
cycloneive_lcell_comb \SLAVE_PORT|counterReg~7 (
// Equation(s):
// \SLAVE_PORT|counterReg~7_combout  = (\SLAVE_PORT|state.SPLIT~q  & ((\s_slave_delay[5]~input_o ) # ((\s_slave_delay[4]~input_o ) # (\SLAVE_PORT|LessThan1~2_combout ))))

	.dataa(\SLAVE_PORT|state.SPLIT~q ),
	.datab(\s_slave_delay[5]~input_o ),
	.datac(\s_slave_delay[4]~input_o ),
	.datad(\SLAVE_PORT|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|counterReg~7_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|counterReg~7 .lut_mask = 16'hAAA8;
defparam \SLAVE_PORT|counterReg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N30
cycloneive_lcell_comb \SLAVE_PORT|Selector4~0 (
// Equation(s):
// \SLAVE_PORT|Selector4~0_combout  = (\SLAVE_PORT|counterReg~7_combout ) # ((!\SLAVE_PORT|state.001~q  & (!\SLAVE_PORT|LessThan0~1_combout  & \SLAVE_PORT|Selector1~1_combout )))

	.dataa(\SLAVE_PORT|state.001~q ),
	.datab(\SLAVE_PORT|LessThan0~1_combout ),
	.datac(\SLAVE_PORT|counterReg~7_combout ),
	.datad(\SLAVE_PORT|Selector1~1_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Selector4~0 .lut_mask = 16'hF1F0;
defparam \SLAVE_PORT|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N28
cycloneive_lcell_comb \SLAVE_PORT|state.SPLIT~feeder (
// Equation(s):
// \SLAVE_PORT|state.SPLIT~feeder_combout  = \SLAVE_PORT|Selector4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SLAVE_PORT|Selector4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SLAVE_PORT|state.SPLIT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|state.SPLIT~feeder .lut_mask = 16'hF0F0;
defparam \SLAVE_PORT|state.SPLIT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y71_N29
dffeas \SLAVE_PORT|state.SPLIT (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|state.SPLIT~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|state.SPLIT .is_wysiwyg = "true";
defparam \SLAVE_PORT|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y71_N14
cycloneive_lcell_comb \SLAVE_PORT|Selector0~3 (
// Equation(s):
// \SLAVE_PORT|Selector0~3_combout  = (\SLAVE_PORT|state.SPLIT~q  & (!\s_slave_delay[5]~input_o  & (!\s_slave_delay[4]~input_o  & !\SLAVE_PORT|LessThan1~2_combout )))

	.dataa(\SLAVE_PORT|state.SPLIT~q ),
	.datab(\s_slave_delay[5]~input_o ),
	.datac(\s_slave_delay[4]~input_o ),
	.datad(\SLAVE_PORT|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Selector0~3 .lut_mask = 16'h0002;
defparam \SLAVE_PORT|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N14
cycloneive_lcell_comb \SLAVE_PORT|Selector2~5 (
// Equation(s):
// \SLAVE_PORT|Selector2~5_combout  = (!\SLAVE_PORT|state.001~q  & (\SLAVE_PORT|LessThan0~1_combout  & (\SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~q  & \SLAVE_PORT|SLAVE_IN_PORT|rx_done~q )))

	.dataa(\SLAVE_PORT|state.001~q ),
	.datab(\SLAVE_PORT|LessThan0~1_combout ),
	.datac(\SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~q ),
	.datad(\SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Selector2~5 .lut_mask = 16'h4000;
defparam \SLAVE_PORT|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N8
cycloneive_lcell_comb \SLAVE_PORT|Selector2~2 (
// Equation(s):
// \SLAVE_PORT|Selector2~2_combout  = (\SLAVE_PORT|slave_valid~q  & (\SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q  & !\SLAVE_PORT|Add1~22_combout ))

	.dataa(\SLAVE_PORT|slave_valid~q ),
	.datab(gnd),
	.datac(\SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ),
	.datad(\SLAVE_PORT|Add1~22_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Selector2~2 .lut_mask = 16'h00A0;
defparam \SLAVE_PORT|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N10
cycloneive_lcell_comb \SLAVE_PORT|Selector2~3 (
// Equation(s):
// \SLAVE_PORT|Selector2~3_combout  = (\SLAVE_PORT|Equal0~5_combout  & (\SLAVE_PORT|Equal0~4_combout  & (\SLAVE_PORT|Selector2~2_combout  & \SLAVE_PORT|Equal0~6_combout )))

	.dataa(\SLAVE_PORT|Equal0~5_combout ),
	.datab(\SLAVE_PORT|Equal0~4_combout ),
	.datac(\SLAVE_PORT|Selector2~2_combout ),
	.datad(\SLAVE_PORT|Equal0~6_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Selector2~3 .lut_mask = 16'h8000;
defparam \SLAVE_PORT|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N26
cycloneive_lcell_comb \SLAVE_PORT|Selector2~4 (
// Equation(s):
// \SLAVE_PORT|Selector2~4_combout  = (\SLAVE_PORT|Selector0~3_combout ) # ((\SLAVE_PORT|Selector2~5_combout ) # ((\SLAVE_PORT|state.VALID~q  & !\SLAVE_PORT|Selector2~3_combout )))

	.dataa(\SLAVE_PORT|Selector0~3_combout ),
	.datab(\SLAVE_PORT|Selector2~5_combout ),
	.datac(\SLAVE_PORT|state.VALID~q ),
	.datad(\SLAVE_PORT|Selector2~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Selector2~4 .lut_mask = 16'hEEFE;
defparam \SLAVE_PORT|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y71_N27
dffeas \SLAVE_PORT|state.VALID (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|Selector2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|state.VALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|state.VALID .is_wysiwyg = "true";
defparam \SLAVE_PORT|state.VALID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N12
cycloneive_lcell_comb \SLAVE_PORT|Selector0~2 (
// Equation(s):
// \SLAVE_PORT|Selector0~2_combout  = (\SLAVE_PORT|state.VALID~q ) # ((\SLAVE_PORT|Selector0~3_combout ) # ((!\SLAVE_PORT|Selector1~0_combout  & \SLAVE_PORT|state.BURST_END~q )))

	.dataa(\SLAVE_PORT|Selector1~0_combout ),
	.datab(\SLAVE_PORT|state.VALID~q ),
	.datac(\SLAVE_PORT|state.BURST_END~q ),
	.datad(\SLAVE_PORT|Selector0~3_combout ),
	.cin(gnd),
	.combout(\SLAVE_PORT|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SLAVE_PORT|Selector0~2 .lut_mask = 16'hFFDC;
defparam \SLAVE_PORT|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y71_N13
dffeas \SLAVE_PORT|slave_valid (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|slave_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|slave_valid .is_wysiwyg = "true";
defparam \SLAVE_PORT|slave_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y71_N31
dffeas \SLAVE_PORT|split_en (
	.clk(\bus_clk~inputclkctrl_outclk ),
	.d(\SLAVE_PORT|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLAVE_PORT|split_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SLAVE_PORT|split_en .is_wysiwyg = "true";
defparam \SLAVE_PORT|split_en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y73_N1
cycloneive_io_ibuf \m_rx_data~input (
	.i(m_rx_data),
	.ibar(gnd),
	.o(\m_rx_data~input_o ));
// synopsys translate_off
defparam \m_rx_data~input .bus_hold = "false";
defparam \m_rx_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N15
cycloneive_io_ibuf \s_rx_address~input (
	.i(s_rx_address),
	.ibar(gnd),
	.o(\s_rx_address~input_o ));
// synopsys translate_off
defparam \s_rx_address~input .bus_hold = "false";
defparam \s_rx_address~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \s_rx_data~input (
	.i(s_rx_data),
	.ibar(gnd),
	.o(\s_rx_data~input_o ));
// synopsys translate_off
defparam \s_rx_data~input .bus_hold = "false";
defparam \s_rx_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \u_rx_data~input (
	.i(u_rx_data),
	.ibar(gnd),
	.o(\u_rx_data~input_o ));
// synopsys translate_off
defparam \u_rx_data~input .bus_hold = "false";
defparam \u_rx_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \m_slave_valid~input (
	.i(m_slave_valid),
	.ibar(gnd),
	.o(\m_slave_valid~input_o ));
// synopsys translate_off
defparam \m_slave_valid~input .bus_hold = "false";
defparam \m_slave_valid~input .simulate_z_as = "z";
// synopsys translate_on

assign u_tx_data = \u_tx_data~output_o ;

assign m_approval_request = \m_approval_request~output_o ;

assign m_tx_slave_select = \m_tx_slave_select~output_o ;

assign m_trans_done = \m_trans_done~output_o ;

assign m_tx_address = \m_tx_address~output_o ;

assign m_tx_data = \m_tx_data~output_o ;

assign m_tx_burst_num = \m_tx_burst_num~output_o ;

assign m_master_valid = \m_master_valid~output_o ;

assign m_master_ready = \m_master_ready~output_o ;

assign m_write_en = \m_write_en~output_o ;

assign m_read_en = \m_read_en~output_o ;

assign s_slave_valid = \s_slave_valid~output_o ;

assign s_slave_ready = \s_slave_ready~output_o ;

assign s_tx_data = \s_tx_data~output_o ;

assign s_split_en = \s_split_en~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
