#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr  3 15:16:08 2019
# Process ID: 6672
# Current directory: C:/Users/Aiden/Desktop/ECE562
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22844 C:\Users\Aiden\Desktop\ECE562\ECE562.xpr
# Log file: C:/Users/Aiden/Desktop/ECE562/vivado.log
# Journal file: C:/Users/Aiden/Desktop/ECE562\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Aiden/Desktop/ECE562/ECE562.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 762.098 ; gain = 170.395
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr  3 15:29:45 2019] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr  3 15:30:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr  3 15:31:31 2019] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelCache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TopLevelCache_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CacheController'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MainMemory'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21aa7e03de334287b7f0138cd89de4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TopLevelCache_behav xil_defaultlib.TopLevelCache -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.CacheController [cachecontroller_default]
Compiling architecture behavorial_data_array of entity xil_defaultlib.MainMemory [mainmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.CacheStruct [cachestruct_default]
Compiling architecture behavioral of entity xil_defaultlib.toplevelcache
Built simulation snapshot TopLevelCache_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim/xsim.dir/TopLevelCache_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr  3 15:34:36 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelCache_behav -key {Behavioral:sim_1:Functional:TopLevelCache} -tclbatch {TopLevelCache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TopLevelCache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelCache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.785 ; gain = 0.000
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {0 0ns}
add_force {/TopLevelCache/Address} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/ECE562/ECE562.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Apr  3 15:49:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelCache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TopLevelCache_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CacheController'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21aa7e03de334287b7f0138cd89de4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TopLevelCache_behav xil_defaultlib.TopLevelCache -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.CacheController [cachecontroller_default]
Compiling architecture behavorial_data_array of entity xil_defaultlib.MainMemory [mainmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.CacheStruct [cachestruct_default]
Compiling architecture behavioral of entity xil_defaultlib.toplevelcache
Built simulation snapshot TopLevelCache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelCache_behav -key {Behavioral:sim_1:Functional:TopLevelCache} -tclbatch {TopLevelCache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TopLevelCache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelCache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {1B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xcku035-fbva900-1L-i
Top: TopLevelCache
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1000.785 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevelCache' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:42]
INFO: [Synth 8-3491] module 'CacheController' declared at 'C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:34' bound to instance 'UnitOne' of component 'CacheController' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:77]
INFO: [Synth 8-638] synthesizing module 'CacheController' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'CacheController' (1#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:39]
INFO: [Synth 8-3491] module 'MainMemory' declared at 'C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:5' bound to instance 'UnitTwo' of component 'MainMemory' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:92]
INFO: [Synth 8-638] synthesizing module 'MainMemory' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:15]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:22]
WARNING: [Synth 8-614] signal 'Address' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'MainMemory' (2#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:15]
INFO: [Synth 8-3491] module 'CacheStruct' declared at 'C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:34' bound to instance 'UnitThree' of component 'CacheStruct' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:99]
INFO: [Synth 8-638] synthesizing module 'CacheStruct' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:45]
WARNING: [Synth 8-614] signal 'index' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:69]
WARNING: [Synth 8-4767] Trying to implement RAM 'lruOne_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruOne_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruTwo_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruTwo_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruThree_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruThree_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruFour_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruFour_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'CacheStruct' (3#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:111]
WARNING: [Synth 8-614] signal 'CacheOutData' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:119]
WARNING: [Synth 8-3848] Net Ready in module/entity TopLevelCache does not have driver. [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'TopLevelCache' (4#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:42]
WARNING: [Synth 8-3331] design MainMemory has unconnected port CLK
WARNING: [Synth 8-3331] design TopLevelCache has unconnected port Ready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1099.109 ; gain = 98.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.109 ; gain = 98.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.109 ; gain = 98.324
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku035-fbva900-1L-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1695.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1865.352 ; gain = 864.566
16 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1865.352 ; gain = 864.566
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelCache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TopLevelCache_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21aa7e03de334287b7f0138cd89de4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TopLevelCache_behav xil_defaultlib.TopLevelCache -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelCache_behav -key {Behavioral:sim_1:Functional:TopLevelCache} -tclbatch {TopLevelCache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TopLevelCache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelCache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/TopLevelCache/Write} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelCache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TopLevelCache_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CacheController'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CacheStruct'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21aa7e03de334287b7f0138cd89de4f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TopLevelCache_behav xil_defaultlib.TopLevelCache -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.CacheController [cachecontroller_default]
Compiling architecture behavorial_data_array of entity xil_defaultlib.MainMemory [mainmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.CacheStruct [cachestruct_default]
Compiling architecture behavioral of entity xil_defaultlib.toplevelcache
Built simulation snapshot TopLevelCache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aiden/Desktop/ECE562/ECE562.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelCache_behav -key {Behavioral:sim_1:Functional:TopLevelCache} -tclbatch {TopLevelCache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TopLevelCache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelCache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
add_force {/TopLevelCache/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/TopLevelCache/Read} -radix hex {0 0ns}
add_force {/TopLevelCache/Write} -radix hex {0 0ns}
add_force {/TopLevelCache/DataIn} -radix hex {A 0ns}
add_force {/TopLevelCache/Address} -radix hex {B 0ns}
run 1000 ns
add_force {/TopLevelCache/Read} -radix hex {1 0ns}
run 1000 ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/ECE562/ECE562.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Apr  3 20:27:41 2019] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku035-fbva900-1L-i
INFO: [Netlist 29-17] Analyzing 6813 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'TopLevelCache' is not ideal for floorplanning, since the cellview 'MainMemory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2091.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 189 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 45 instances
  RAM64X1S => RAM64X1S (RAMS64E): 144 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2258.543 ; gain = 178.398
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2458.547 ; gain = 3.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevelCache' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:42]
INFO: [Synth 8-3491] module 'CacheController' declared at 'C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:34' bound to instance 'UnitOne' of component 'CacheController' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:77]
INFO: [Synth 8-638] synthesizing module 'CacheController' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'CacheController' (1#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:39]
INFO: [Synth 8-3491] module 'MainMemory' declared at 'C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:5' bound to instance 'UnitTwo' of component 'MainMemory' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:92]
INFO: [Synth 8-638] synthesizing module 'MainMemory' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:15]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:22]
WARNING: [Synth 8-614] signal 'Address' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'MainMemory' (2#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:15]
INFO: [Synth 8-3491] module 'CacheStruct' declared at 'C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:34' bound to instance 'UnitThree' of component 'CacheStruct' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:99]
INFO: [Synth 8-638] synthesizing module 'CacheStruct' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:45]
WARNING: [Synth 8-614] signal 'index' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:69]
WARNING: [Synth 8-4767] Trying to implement RAM 'lruOne_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruOne_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruTwo_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruTwo_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruThree_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruThree_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruFour_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruFour_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'CacheStruct' (3#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:111]
WARNING: [Synth 8-614] signal 'CacheOutData' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:119]
WARNING: [Synth 8-3848] Net Ready in module/entity TopLevelCache does not have driver. [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'TopLevelCache' (4#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:42]
WARNING: [Synth 8-3331] design MainMemory has unconnected port CLK
WARNING: [Synth 8-3331] design TopLevelCache has unconnected port Ready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2537.336 ; gain = 82.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2537.340 ; gain = 82.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2537.340 ; gain = 82.391
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.473 ; gain = 97.523
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 19:34:36 2019...
