Command: vcs -Mupdate fifo_tb.sv -o salida -full64 -sverilog -kdb -lca -debug_acc+all \
-debug_region+cell+encrypt -l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert \

                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Wed Aug 23 22:39:53 2023

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'fifo_tb.sv'
Parsing included file 'fifo_flops.sv'.

Error-[IND] Identifier not declared
fifo_flops.sv, 43
  Identifier 'ctr' has not been declared yet. If this error is not expected, 
  please check if you have set `default_nettype to none.
  


Error-[IND] Identifier not declared
fifo_flops.sv, 63
  Identifier 'next_state' has not been declared yet. If this error is not 
  expected, please check if you have set `default_nettype to none.
  


Error-[IND] Identifier not declared
fifo_flops.sv, 63
  Identifier 'current_state' has not been declared yet. If this error is not 
  expected, please check if you have set `default_nettype to none.
  


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "fifo_flops.sv", 91: token is 'else'
          end else begin
                  ^

1 warning
4 errors
CPU time: .169 seconds to compile
