Item(by='Zenst', descendants=None, kids=[24698416, 24697861, 24698298], score=None, time=1601993323, title=None, item_type='comment', url=None, parent=24697138, text='I like what IBM has done with their latest power chip - effectually made the whole memory interface upgradable.<p><a href="https:&#x2F;&#x2F;www.nextplatform.com&#x2F;2020&#x2F;09&#x2F;03&#x2F;the-memory-area-network-at-the-heart-of-ibms-power10&#x2F;" rel="nofollow">https:&#x2F;&#x2F;www.nextplatform.com&#x2F;2020&#x2F;09&#x2F;03&#x2F;the-memory-area-netw...</a><p>&quot;the shift from dedicated DDR4 memory controllers to Serdes-based, high speed differential signaling mixed with buffer chips on memory modules that can be taught to speak DDR4, DDR5, GDDR6, 3D XPoint, or whatever, is an important shift in system design and one that we think, ultimately, the entire industry will get behind eventually.&quot;')