SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Tue May 18 13:50:57 2021
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : E:\tools\Iscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n packet_data_fifo -lang verilog -synth lse -bus_exp 7 -bb -arch sa5p00 -type ebfifo -sync_mode -depth 2048 -width 8 -no_enable -pe -1 -pf -1 -sync_reset -fill 
    Circuit name     : packet_data_fifo
    Module type      : fifoblk
    Module Version   : 5.1
    Ports            : 
    Inputs       : Data[7:0], Clock, WrEn, RdEn, Reset
    Outputs      : Q[7:0], WCNT[11:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : packet_data_fifo.edn
    Verilog output   : packet_data_fifo.v
    Verilog template : packet_data_fifo_tmpl.v
    Verilog testbench: tb_packet_data_fifo_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : packet_data_fifo.srp
    Estimated Resource Usage:
            LUT : 80
            EBR : 1
            Reg : 38
  
END   SCUBA Module Synthesis

