// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "05/26/2018 08:50:38"

// 
// Device: Altera EP4CE6F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module chinon100top (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLK50,
	RST);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLK50;
input 	RST;

// Design Ports Information
// CLK50	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ChinoN100_v.sdo");
// synopsys translate_on

wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \CLK50~input_o ;
wire \CLK50~inputclkctrl_outclk ;
wire \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \RST~input_o ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ;
wire \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][73]~q ;
wire \u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~feeder_combout ;
wire \u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ;
wire \u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~0_combout ;
wire \u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q ;
wire \u0|onchip_rom|wren~0_combout ;
wire \u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer~0_combout ;
wire \u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer~q ;
wire \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~1_combout ;
wire \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[1][73]~q ;
wire \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|update_grant~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_udr~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_udr~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_uir~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_uir~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jxuir~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jxuir~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~22_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[37]~21_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~20_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux37~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.100~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[35]~6_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~23_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~24_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~25_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ;
wire \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout ;
wire \u0|rst_controller|r_sync_rst_chain~0_combout ;
wire \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|rst_controller|always2~0_combout ;
wire \u0|rst_controller|r_early_rst~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_reset_req~combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~11_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~12_combout ;
wire \u0|cpu0|cpu|E_shift_rot_cnt[0]~5_combout ;
wire \u0|onchip_ram|wren~0_combout ;
wire \u0|onchip_ram|wren~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~6_combout ;
wire \u0|cpu0|cpu|D_logic_op[0]~1_combout ;
wire \u0|cpu0|cpu|D_ctrl_jmp_direct~0_combout ;
wire \u0|cpu0|cpu|D_ctrl_jmp_direct~1_combout ;
wire \u0|cpu0|cpu|R_ctrl_jmp_direct~q ;
wire \u0|cpu0|cpu|R_src1~36_combout ;
wire \u0|cpu0|cpu|D_ctrl_b_is_dst~1_combout ;
wire \u0|cpu0|cpu|D_ctrl_b_is_dst~0_combout ;
wire \u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout ;
wire \u0|cpu0|cpu|wait_for_one_post_bret_inst~0_combout ;
wire \u0|cpu0|cpu|wait_for_one_post_bret_inst~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~17_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0_combout ;
wire \u0|cpu0|cpu|D_ctrl_mem16~0_combout ;
wire \u0|cpu0|cpu|D_ctrl_mem16~1_combout ;
wire \u0|cpu0|cpu|D_ctrl_mem8~0_combout ;
wire \u0|cpu0|cpu|E_st_data[8]~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q ;
wire \u0|cpu0|cpu|F_pc_plus_one[0]~1 ;
wire \u0|cpu0|cpu|F_pc_plus_one[1]~3 ;
wire \u0|cpu0|cpu|F_pc_plus_one[2]~5 ;
wire \u0|cpu0|cpu|F_pc_plus_one[3]~6_combout ;
wire \u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \u0|cpu0|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \u0|cpu0|cpu|D_ctrl_hi_imm16~0_combout ;
wire \u0|cpu0|cpu|D_ctrl_hi_imm16~1_combout ;
wire \u0|cpu0|cpu|R_ctrl_hi_imm16~q ;
wire \u0|cpu0|cpu|E_src2[5]~15_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~16_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~2_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~3_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~4_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~5_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \u0|cpu0|cpu|F_pc_plus_one[5]~11 ;
wire \u0|cpu0|cpu|F_pc_plus_one[6]~12_combout ;
wire \u0|cpu0|cpu|R_src2_lo[8]~3_combout ;
wire \u0|cpu0|cpu|Add1~3_combout ;
wire \u0|cpu0|cpu|Add1~11_combout ;
wire \u0|cpu0|cpu|Add1~13_cout ;
wire \u0|cpu0|cpu|Add1~14_combout ;
wire \u0|cpu0|cpu|D_ctrl_mem8~1_combout ;
wire \u0|cpu0|cpu|E_mem_byte_en[0]~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ;
wire \u0|cpu0|cpu|Equal0~8_combout ;
wire \u0|cpu0|cpu|D_ctrl_alu_force_xor~2_combout ;
wire \u0|cpu0|cpu|Equal0~18_combout ;
wire \u0|cpu0|cpu|D_ctrl_force_src2_zero~7_combout ;
wire \u0|cpu0|cpu|Equal0~11_combout ;
wire \u0|cpu0|cpu|D_ctrl_force_src2_zero~8_combout ;
wire \u0|cpu0|cpu|D_ctrl_retaddr~2_combout ;
wire \u0|cpu0|cpu|Equal62~2_combout ;
wire \u0|cpu0|cpu|Equal0~3_combout ;
wire \u0|cpu0|cpu|D_op_cmpge~0_combout ;
wire \u0|cpu0|cpu|D_op_opx_rsv17~0_combout ;
wire \u0|cpu0|cpu|Equal62~3_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~18_combout ;
wire \u0|cpu0|cpu|Equal62~8_combout ;
wire \u0|cpu0|cpu|Equal0~7_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~19_combout ;
wire \u0|cpu0|cpu|Equal62~13_combout ;
wire \u0|cpu0|cpu|Equal62~6_combout ;
wire \u0|cpu0|cpu|Equal62~12_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~20_combout ;
wire \u0|cpu0|cpu|Equal62~11_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~23_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~21_combout ;
wire \u0|cpu0|cpu|Equal62~14_combout ;
wire \u0|cpu0|cpu|D_ctrl_retaddr~1_combout ;
wire \u0|cpu0|cpu|Equal62~10_combout ;
wire \u0|cpu0|cpu|D_ctrl_retaddr~0_combout ;
wire \u0|cpu0|cpu|D_ctrl_shift_rot_right~4_combout ;
wire \u0|cpu0|cpu|Equal0~5_combout ;
wire \u0|cpu0|cpu|D_ctrl_force_src2_zero~13_combout ;
wire \u0|cpu0|cpu|D_ctrl_force_src2_zero~14_combout ;
wire \u0|cpu0|cpu|Equal0~16_combout ;
wire \u0|cpu0|cpu|D_ctrl_force_src2_zero~15_combout ;
wire \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ;
wire \u0|cpu0|cpu|Equal62~9_combout ;
wire \u0|cpu0|cpu|D_ctrl_retaddr~5_combout ;
wire \u0|cpu0|cpu|D_ctrl_retaddr~6_combout ;
wire \u0|cpu0|cpu|D_ctrl_retaddr~7_combout ;
wire \u0|cpu0|cpu|Equal0~10_combout ;
wire \u0|cpu0|cpu|D_ctrl_retaddr~3_combout ;
wire \u0|cpu0|cpu|D_ctrl_retaddr~4_combout ;
wire \u0|cpu0|cpu|D_ctrl_retaddr~8_combout ;
wire \u0|cpu0|cpu|R_ctrl_retaddr~q ;
wire \u0|cpu0|cpu|R_src1~37_combout ;
wire \u0|cpu0|cpu|Equal0~14_combout ;
wire \u0|cpu0|cpu|D_ctrl_br_cmp~2_combout ;
wire \u0|cpu0|cpu|Equal62~5_combout ;
wire \u0|cpu0|cpu|D_ctrl_br_cmp~5_combout ;
wire \u0|cpu0|cpu|D_ctrl_br_cmp~3_combout ;
wire \u0|cpu0|cpu|D_ctrl_br_cmp~4_combout ;
wire \u0|cpu0|cpu|R_ctrl_br_cmp~q ;
wire \u0|cpu0|cpu|D_op_rdctl~combout ;
wire \u0|cpu0|cpu|R_ctrl_rd_ctl_reg~q ;
wire \u0|cpu0|cpu|E_alu_result~0_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ;
wire \u0|cpu0|cpu|E_logic_result[8]~12_combout ;
wire \u0|cpu0|cpu|W_alu_result[8]~7_combout ;
wire \u0|cpu0|cpu|D_ctrl_shift_rot_right~2_combout ;
wire \u0|cpu0|cpu|D_ctrl_shift_rot_right~3_combout ;
wire \u0|cpu0|cpu|R_ctrl_shift_rot_right~q ;
wire \u0|cpu0|cpu|D_ctrl_shift_logical~0_combout ;
wire \u0|cpu0|cpu|Equal62~4_combout ;
wire \u0|cpu0|cpu|Equal62~1_combout ;
wire \u0|cpu0|cpu|D_ctrl_shift_logical~1_combout ;
wire \u0|cpu0|cpu|D_ctrl_shift_logical~2_combout ;
wire \u0|cpu0|cpu|R_ctrl_shift_logical~q ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[9]~13_combout ;
wire \u0|cpu0|cpu|D_ctrl_mem32~0_combout ;
wire \u0|cpu0|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \u0|cpu0|cpu|av_ld_align_cycle_nxt[0]~1_combout ;
wire \u0|cpu0|cpu|av_ld_align_cycle_nxt[1]~0_combout ;
wire \u0|cpu0|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \u0|cpu0|cpu|av_ld_aligning_data_nxt~2_combout ;
wire \u0|cpu0|cpu|av_ld_aligning_data~q ;
wire \u0|cpu0|cpu|E_logic_result[0]~30_combout ;
wire \u0|cpu0|cpu|W_alu_result[0]~14_combout ;
wire \u0|cpu0|cpu|D_op_opx_rsv63~0_combout ;
wire \u0|cpu0|cpu|D_ctrl_shift_rot~0_combout ;
wire \u0|cpu0|cpu|D_ctrl_shift_rot~1_combout ;
wire \u0|cpu0|cpu|D_ctrl_shift_rot~2_combout ;
wire \u0|cpu0|cpu|D_ctrl_shift_rot~3_combout ;
wire \u0|cpu0|cpu|R_ctrl_shift_rot~q ;
wire \u0|cpu0|cpu|av_ld_rshift8~0_combout ;
wire \u0|cpu0|cpu|av_ld_rshift8~1_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst1~q ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ;
wire \u0|jtag_uart|t_dav~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~0_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~1_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|always0~0_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~2_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~9_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~8_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~7_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~6_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~5_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~4_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~2_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~3_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~1_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_valid~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~2_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~2_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst2~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~4_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~3_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write1~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write1~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write2~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~3_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u0|jtag_uart|fifo_rd~2_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~2_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~2_combout ;
wire \u0|jtag_uart|r_val~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u0|cpu0|cpu|d_writedata[7]~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~13_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~14_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~0_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read1~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read1~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read2~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read_req~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena1~q ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u0|jtag_uart|r_val~0_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u0|jtag_uart|fifo_wr~0_combout ;
wire \u0|jtag_uart|fifo_wr~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~21_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~19_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~20_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~17_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~18_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~15_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~16_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ;
wire \u0|jtag_uart|fifo_rd~4_combout ;
wire \u0|jtag_uart|read_0~q ;
wire \u0|jtag_uart|av_readdata[3]~7_combout ;
wire \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][73]~q ;
wire \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][73]~q ;
wire \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ;
wire \u0|cpu0|cpu|F_pc_plus_one[6]~13 ;
wire \u0|cpu0|cpu|F_pc_plus_one[7]~14_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[7]~17_combout ;
wire \u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout ;
wire \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][55]~q ;
wire \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q ;
wire \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ;
wire \u0|cpu0|cpu|Add1~40_combout ;
wire \u0|cpu0|cpu|D_ctrl_ld_signed~0_combout ;
wire \u0|cpu0|cpu|D_ctrl_ld_signed~1_combout ;
wire \u0|cpu0|cpu|R_ctrl_ld_signed~q ;
wire \u0|jtag_uart|av_readdata[7]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~10_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~9_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~13_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~12_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~20_combout ;
wire \u0|cpu0|cpu|E_st_data[9]~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~15_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[7]~3_combout ;
wire \u0|cpu0|cpu|R_src2_lo[10]~1_combout ;
wire \u0|cpu0|cpu|E_logic_result[10]~5_combout ;
wire \u0|cpu0|cpu|W_alu_result[10]~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~0_combout ;
wire \u0|mm_interconnect_0|router|Equal4~2_combout ;
wire \u0|mm_interconnect_0|router|always1~0_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[12]~17_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[13]~16_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[14]~15_combout ;
wire \u0|jtag_uart|fifo_rd~3_combout ;
wire \u0|jtag_uart|rvalid~0_combout ;
wire \u0|jtag_uart|rvalid~q ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[15]~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[12]~4_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~25_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[15]~3_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd_d1~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~67_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~68_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~79_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.010~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[15]~9_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[13]~7_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~4_combout ;
wire \u0|cpu0|cpu|d_byteenable[2]~0_combout ;
wire \u0|cpu0|cpu|E_mem_byte_en[2]~2_combout ;
wire \u0|cpu0|cpu|E_src2[25]~5_combout ;
wire \u0|cpu0|cpu|Equal0~13_combout ;
wire \u0|cpu0|cpu|D_ctrl_logic~0_combout ;
wire \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~3_combout ;
wire \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~4_combout ;
wire \u0|cpu0|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \u0|cpu0|cpu|R_src2_hi~2_combout ;
wire \u0|cpu0|cpu|Add1~56_combout ;
wire \u0|cpu0|cpu|d_writedata[26]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~26_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ;
wire \u0|cpu0|cpu|E_mem_byte_en[3]~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~28_combout ;
wire \u0|cpu0|cpu|d_writedata[29]~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~29_combout ;
wire \u0|cpu0|cpu|d_writedata[30]~6_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~30_combout ;
wire \u0|cpu0|cpu|d_writedata[31]~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~31_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~52_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95 ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~10_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w[2]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~61_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~62_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~11_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~12_combout ;
wire \u0|cpu0|cpu|R_src2_hi[15]~0_combout ;
wire \u0|cpu0|cpu|R_src2_hi[15]~1_combout ;
wire \u0|cpu0|cpu|R_src1[31]~40_combout ;
wire \u0|cpu0|cpu|E_logic_result[31]~14_combout ;
wire \u0|cpu0|cpu|E_invert_arith_src_msb~1_combout ;
wire \u0|cpu0|cpu|Equal0~6_combout ;
wire \u0|cpu0|cpu|E_invert_arith_src_msb~0_combout ;
wire \u0|cpu0|cpu|E_invert_arith_src_msb~2_combout ;
wire \u0|cpu0|cpu|E_invert_arith_src_msb~q ;
wire \u0|cpu0|cpu|Add1~50_combout ;
wire \u0|cpu0|cpu|R_src1[30]~41_combout ;
wire \u0|cpu0|cpu|Add1~51_combout ;
wire \u0|cpu0|cpu|R_src1[29]~42_combout ;
wire \u0|cpu0|cpu|E_src2[29]~1_combout ;
wire \u0|cpu0|cpu|Add1~52_combout ;
wire \u0|cpu0|cpu|E_src2[28]~2_combout ;
wire \u0|cpu0|cpu|Add1~53_combout ;
wire \u0|cpu0|cpu|R_src1[27]~44_combout ;
wire \u0|cpu0|cpu|E_src2[27]~3_combout ;
wire \u0|cpu0|cpu|E_st_data[20]~12_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~20_combout ;
wire \u0|cpu0|cpu|E_st_data[21]~10_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~18_combout ;
wire \u0|cpu0|cpu|E_st_data[22]~14_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~22_combout ;
wire \u0|cpu0|cpu|E_st_data[23]~15_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~23_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~30_combout ;
wire \u0|cpu0|cpu|F_iw[17]~36_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~16_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~34_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~35_combout ;
wire \u0|cpu0|cpu|F_iw[17]~37_combout ;
wire \u0|cpu0|cpu|F_iw[17]~38_combout ;
wire \u0|cpu0|cpu|Add1~54_combout ;
wire \u0|cpu0|cpu|R_src1[26]~45_combout ;
wire \u0|cpu0|cpu|E_src2[24]~14_combout ;
wire \u0|cpu0|cpu|Add1~57_combout ;
wire \u0|cpu0|cpu|R_src1[23]~47_combout ;
wire \u0|cpu0|cpu|E_src2[22]~7_combout ;
wire \u0|cpu0|cpu|Add1~59_combout ;
wire \u0|cpu0|cpu|E_src2[21]~8_combout ;
wire \u0|cpu0|cpu|Add1~60_combout ;
wire \u0|cpu0|cpu|R_src1[20]~50_combout ;
wire \u0|cpu0|cpu|R_src1[19]~51_combout ;
wire \u0|cpu0|cpu|E_src2[19]~10_combout ;
wire \u0|cpu0|cpu|Add1~62_combout ;
wire \u0|cpu0|cpu|E_src2[18]~11_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~28_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~29_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[15]~12_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[16]~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[20]~22_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~28_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[23]~31_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[2]~3_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~30_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[22]~30_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~29_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[21]~28_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~24_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[19]~23_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[18]~5_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[18]~29_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~15_combout ;
wire \u0|cpu0|cpu|F_iw[8]~34_combout ;
wire \u0|cpu0|cpu|F_iw[8]~35_combout ;
wire \u0|cpu0|cpu|Add1~63_combout ;
wire \u0|cpu0|cpu|R_src1[18]~52_combout ;
wire \u0|cpu0|cpu|E_src2[17]~12_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~14_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[25]~13_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[27]~15_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~2_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[29]~2_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~19_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~15_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~48_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~50_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~49_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[29]~17_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[30]~18_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[31]~19_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~15_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[26]~14_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[4]~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~26_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~27_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~7_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~33_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~34_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~16_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~20_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux30~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~8_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~20_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~57_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~58_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~24_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~65_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~66_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~27_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~71_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~30_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~77_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~78_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~72_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~27_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[7]~24_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~11_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~24_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~25_combout ;
wire \u0|cpu0|cpu|F_iw[7]~26_combout ;
wire \u0|cpu0|cpu|F_iw[7]~27_combout ;
wire \u0|cpu0|cpu|Add1~64_combout ;
wire \u0|cpu0|cpu|R_src1[17]~53_combout ;
wire \u0|cpu0|cpu|E_src2[16]~13_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~22_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~23_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~12_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~26_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~27_combout ;
wire \u0|cpu0|cpu|F_iw[6]~28_combout ;
wire \u0|cpu0|cpu|F_iw[6]~29_combout ;
wire \u0|cpu0|cpu|Add1~65_combout ;
wire \u0|cpu0|cpu|R_src1[16]~54_combout ;
wire \u0|cpu0|cpu|R_src2_lo[15]~14_combout ;
wire \u0|cpu0|cpu|Add1~38_combout ;
wire \u0|cpu0|cpu|R_src2_lo[14]~15_combout ;
wire \u0|cpu0|cpu|Add1~39_combout ;
wire \u0|cpu0|cpu|E_src1[12]~3_combout ;
wire \u0|cpu0|cpu|F_pc_plus_one[7]~15 ;
wire \u0|cpu0|cpu|F_pc_plus_one[8]~17 ;
wire \u0|cpu0|cpu|F_pc_plus_one[9]~19 ;
wire \u0|cpu0|cpu|F_pc_plus_one[10]~20_combout ;
wire \u0|cpu0|cpu|R_src2_lo[11]~0_combout ;
wire \u0|cpu0|cpu|Add1~0_combout ;
wire \u0|cpu0|cpu|Add1~1_combout ;
wire \u0|cpu0|cpu|E_src1[7]~8_combout ;
wire \u0|cpu0|cpu|R_src2_lo[6]~5_combout ;
wire \u0|cpu0|cpu|Add1~5_combout ;
wire \u0|cpu0|cpu|Add1~7_combout ;
wire \u0|cpu0|cpu|Add1~15 ;
wire \u0|cpu0|cpu|Add1~17 ;
wire \u0|cpu0|cpu|Add1~19 ;
wire \u0|cpu0|cpu|Add1~21 ;
wire \u0|cpu0|cpu|Add1~23 ;
wire \u0|cpu0|cpu|Add1~25 ;
wire \u0|cpu0|cpu|Add1~27 ;
wire \u0|cpu0|cpu|Add1~29 ;
wire \u0|cpu0|cpu|Add1~31 ;
wire \u0|cpu0|cpu|Add1~33 ;
wire \u0|cpu0|cpu|Add1~35 ;
wire \u0|cpu0|cpu|Add1~37 ;
wire \u0|cpu0|cpu|Add1~43 ;
wire \u0|cpu0|cpu|Add1~45 ;
wire \u0|cpu0|cpu|Add1~47 ;
wire \u0|cpu0|cpu|Add1~49 ;
wire \u0|cpu0|cpu|Add1~67 ;
wire \u0|cpu0|cpu|Add1~69 ;
wire \u0|cpu0|cpu|Add1~71 ;
wire \u0|cpu0|cpu|Add1~73 ;
wire \u0|cpu0|cpu|Add1~75 ;
wire \u0|cpu0|cpu|Add1~77 ;
wire \u0|cpu0|cpu|Add1~79 ;
wire \u0|cpu0|cpu|Add1~81 ;
wire \u0|cpu0|cpu|Add1~83 ;
wire \u0|cpu0|cpu|Add1~85 ;
wire \u0|cpu0|cpu|Add1~87 ;
wire \u0|cpu0|cpu|Add1~89 ;
wire \u0|cpu0|cpu|Add1~91 ;
wire \u0|cpu0|cpu|Add1~93 ;
wire \u0|cpu0|cpu|Add1~95 ;
wire \u0|cpu0|cpu|Add1~96_combout ;
wire \u0|cpu0|cpu|W_alu_result[31]~17_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[31]~19_combout ;
wire \u0|cpu0|cpu|E_src2[30]~0_combout ;
wire \u0|cpu0|cpu|E_logic_result[30]~15_combout ;
wire \u0|cpu0|cpu|Add1~94_combout ;
wire \u0|cpu0|cpu|W_alu_result[30]~18_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~29_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~29_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~59_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~60_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~13_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~14_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[30]~20_combout ;
wire \u0|cpu0|cpu|d_writedata[28]~4_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~57_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~58_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~16_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~49_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93 ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~15_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~17_combout ;
wire \u0|cpu0|cpu|Add1~92_combout ;
wire \u0|cpu0|cpu|E_logic_result[29]~16_combout ;
wire \u0|cpu0|cpu|W_alu_result[29]~19_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[29]~21_combout ;
wire \u0|cpu0|cpu|R_src1[28]~43_combout ;
wire \u0|cpu0|cpu|Add1~90_combout ;
wire \u0|cpu0|cpu|E_logic_result[28]~17_combout ;
wire \u0|cpu0|cpu|W_alu_result[28]~20_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~47_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~48_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~30_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~55_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~56_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~18_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~19_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[28]~22_combout ;
wire \u0|cpu0|cpu|d_writedata[27]~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~27_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~45_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~46_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~31_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~53_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~54_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~20_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~21_combout ;
wire \u0|cpu0|cpu|Add1~88_combout ;
wire \u0|cpu0|cpu|E_logic_result[27]~18_combout ;
wire \u0|cpu0|cpu|W_alu_result[27]~21_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[27]~23_combout ;
wire \u0|cpu0|cpu|E_src2[26]~4_combout ;
wire \u0|cpu0|cpu|Add1~55_combout ;
wire \u0|cpu0|cpu|Add1~86_combout ;
wire \u0|cpu0|cpu|E_logic_result[26]~19_combout ;
wire \u0|cpu0|cpu|W_alu_result[26]~22_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90 ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~22_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~25_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~51_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~52_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~23_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~24_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[26]~24_combout ;
wire \u0|cpu0|cpu|R_src1[25]~46_combout ;
wire \u0|cpu0|cpu|Add1~84_combout ;
wire \u0|cpu0|cpu|E_logic_result[25]~20_combout ;
wire \u0|cpu0|cpu|W_alu_result[25]~23_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~42_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~43_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~32_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~49_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~50_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~25_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~26_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[25]~25_combout ;
wire \u0|cpu0|cpu|R_src1[24]~55_combout ;
wire \u0|cpu0|cpu|E_logic_result[24]~31_combout ;
wire \u0|cpu0|cpu|Add1~82_combout ;
wire \u0|cpu0|cpu|W_alu_result[24]~31_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~33_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~47_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~48_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~23_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~27_combout ;
wire \u0|cpu0|cpu|av_ld_byte3_data_nxt~28_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[24]~33_combout ;
wire \u0|cpu0|cpu|E_src2[23]~6_combout ;
wire \u0|cpu0|cpu|Add1~58_combout ;
wire \u0|cpu0|cpu|Add1~80_combout ;
wire \u0|cpu0|cpu|E_logic_result[23]~21_combout ;
wire \u0|cpu0|cpu|W_alu_result[23]~24_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~46_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~39_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \u0|cpu0|cpu|av_ld_byte2_data[7]~1_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[23]~26_combout ;
wire \u0|cpu0|cpu|R_src1[22]~48_combout ;
wire \u0|cpu0|cpu|E_logic_result[22]~22_combout ;
wire \u0|cpu0|cpu|Add1~78_combout ;
wire \u0|cpu0|cpu|W_alu_result[22]~25_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~44_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~45_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~21_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[22]~18_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~38_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ;
wire \u0|cpu0|cpu|av_ld_byte2_data[6]~2_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[22]~27_combout ;
wire \u0|cpu0|cpu|R_src1[21]~49_combout ;
wire \u0|cpu0|cpu|E_logic_result[21]~23_combout ;
wire \u0|cpu0|cpu|Add1~76_combout ;
wire \u0|cpu0|cpu|W_alu_result[21]~26_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~17_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~36_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~37_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[21]~19_combout ;
wire \u0|cpu0|cpu|av_ld_byte2_data[5]~3_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[21]~28_combout ;
wire \u0|cpu0|cpu|E_st_data[19]~11_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~19_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~32_combout ;
wire \u0|cpu0|cpu|F_iw[21]~39_combout ;
wire \u0|cpu0|cpu|F_iw[21]~40_combout ;
wire \u0|cpu0|cpu|E_src2[20]~9_combout ;
wire \u0|cpu0|cpu|Add1~61_combout ;
wire \u0|cpu0|cpu|Add1~74_combout ;
wire \u0|cpu0|cpu|E_logic_result[20]~24_combout ;
wire \u0|cpu0|cpu|W_alu_result[20]~27_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~35_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~36_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~19_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[20]~20_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ;
wire \u0|cpu0|cpu|av_ld_byte2_data[4]~4_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[20]~29_combout ;
wire \u0|cpu0|cpu|E_st_data[18]~13_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~21_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~33_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~34_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[19]~15_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~38_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~39_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~18_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[19]~14_combout ;
wire \u0|cpu0|cpu|av_ld_byte2_data[3]~5_combout ;
wire \u0|cpu0|cpu|Add1~72_combout ;
wire \u0|cpu0|cpu|E_logic_result[19]~25_combout ;
wire \u0|cpu0|cpu|W_alu_result[19]~28_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[19]~30_combout ;
wire \u0|cpu0|cpu|E_st_data[17]~9_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~17_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~37_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82 ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~42_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~43_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~20_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[18]~16_combout ;
wire \u0|cpu0|cpu|av_ld_byte2_data[2]~6_combout ;
wire \u0|cpu0|cpu|Add1~70_combout ;
wire \u0|cpu0|cpu|E_logic_result[18]~26_combout ;
wire \u0|cpu0|cpu|W_alu_result[18]~29_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[18]~31_combout ;
wire \u0|cpu0|cpu|E_st_data[16]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~2_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81 ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[17]~17_combout ;
wire \u0|cpu0|cpu|av_ld_byte2_data[1]~7_combout ;
wire \u0|cpu0|cpu|Add1~68_combout ;
wire \u0|cpu0|cpu|E_logic_result[17]~27_combout ;
wire \u0|cpu0|cpu|W_alu_result[17]~30_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[17]~32_combout ;
wire \u0|cpu0|cpu|E_st_data[15]~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~11_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[16]~13_combout ;
wire \u0|cpu0|cpu|av_ld_byte2_data[0]~0_combout ;
wire \u0|cpu0|cpu|E_logic_result[16]~28_combout ;
wire \u0|cpu0|cpu|Add1~66_combout ;
wire \u0|cpu0|cpu|W_alu_result[16]~16_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[16]~18_combout ;
wire \u0|cpu0|cpu|E_st_data[14]~4_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[14]~10_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~26_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~29_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~75_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~76_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~25_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~28_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~73_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~74_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~32_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~82_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~83_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~31_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[10]~25_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~22_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~31_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~80_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~81_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~32_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[9]~26_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~10_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~22_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~23_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[15]~7_combout ;
wire \u0|cpu0|cpu|av_ld_byte1_data[7]~1_combout ;
wire \u0|cpu0|cpu|av_ld_byte1_data_en~0_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[15]~14_combout ;
wire \u0|cpu0|cpu|E_st_data[13]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~1_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[11]~0_combout ;
wire \u0|cpu0|cpu|av_ld_byte1_data[3]~5_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[11]~5_combout ;
wire \u0|cpu0|cpu|E_src1[14]~1_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[12]~19_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[12]~6_combout ;
wire \u0|cpu0|cpu|F_pc_plus_one[10]~21 ;
wire \u0|cpu0|cpu|F_pc_plus_one[11]~23 ;
wire \u0|cpu0|cpu|F_pc_plus_one[12]~24_combout ;
wire \u0|cpu0|cpu|Add1~46_combout ;
wire \u0|cpu0|cpu|E_logic_result[14]~2_combout ;
wire \u0|cpu0|cpu|W_alu_result[14]~1_combout ;
wire \u0|mm_interconnect_0|router|Equal4~0_combout ;
wire \u0|mm_interconnect_0|router|always1~1_combout ;
wire \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout ;
wire \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ;
wire \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout ;
wire \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|always2~0_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate1~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate2~q ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~1_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ;
wire \u0|jtag_uart|ac~0_combout ;
wire \u0|jtag_uart|ien_AE~2_combout ;
wire \u0|jtag_uart|ac~1_combout ;
wire \u0|jtag_uart|ac~q ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[10]~2_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~28_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~29_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[10]~1_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~24_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~25_combout ;
wire \u0|cpu0|cpu|av_ld_byte1_data[2]~6_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[10]~6_combout ;
wire \u0|cpu0|cpu|E_st_data[12]~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~3_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~26_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~27_combout ;
wire \u0|jtag_uart|LessThan0~0_combout ;
wire \u0|jtag_uart|LessThan0~1_combout ;
wire \u0|jtag_uart|fifo_AE~q ;
wire \u0|jtag_uart|ien_AE~feeder_combout ;
wire \u0|jtag_uart|ien_AE~q ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[9]~4_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~30_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~31_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[9]~3_combout ;
wire \u0|cpu0|cpu|av_ld_byte1_data[1]~7_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[9]~7_combout ;
wire \u0|cpu0|cpu|E_st_data[11]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~32_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~33_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[8]~5_combout ;
wire \u0|jtag_uart|pause_irq~0_combout ;
wire \u0|jtag_uart|pause_irq~q ;
wire \u0|jtag_uart|Add0~1 ;
wire \u0|jtag_uart|Add0~3 ;
wire \u0|jtag_uart|Add0~5 ;
wire \u0|jtag_uart|Add0~7 ;
wire \u0|jtag_uart|Add0~9 ;
wire \u0|jtag_uart|Add0~11 ;
wire \u0|jtag_uart|Add0~12_combout ;
wire \u0|jtag_uart|Add0~8_combout ;
wire \u0|jtag_uart|Add0~6_combout ;
wire \u0|jtag_uart|LessThan1~1_combout ;
wire \u0|jtag_uart|Add0~10_combout ;
wire \u0|jtag_uart|Add0~2_combout ;
wire \u0|jtag_uart|Add0~4_combout ;
wire \u0|jtag_uart|Add0~0_combout ;
wire \u0|jtag_uart|LessThan1~0_combout ;
wire \u0|jtag_uart|LessThan1~2_combout ;
wire \u0|jtag_uart|fifo_AF~q ;
wire \u0|jtag_uart|ien_AF~feeder_combout ;
wire \u0|jtag_uart|ien_AF~q ;
wire \u0|jtag_uart|av_readdata[8]~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[8]~6_combout ;
wire \u0|cpu0|cpu|av_ld_byte1_data[0]~0_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[8]~8_combout ;
wire \u0|cpu0|cpu|E_st_data[10]~6_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~14_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~7_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~8_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~9_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~4_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[14]~9_combout ;
wire \u0|jtag_uart|woverflow~3_combout ;
wire \u0|jtag_uart|woverflow~2_combout ;
wire \u0|jtag_uart|woverflow~q ;
wire \u0|cpu0|cpu|av_ld_byte1_data[6]~2_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~9_combout ;
wire \u0|jtag_uart|av_readdata[6]~4_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~10_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~11_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data[3]~0_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[6]~9_combout ;
wire \u0|cpu0|cpu|d_writedata[25]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~25_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~21_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~4_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~3_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~5_combout ;
wire \u0|cpu0|cpu|av_fill_bit~0_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[13]~11_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[13]~10_combout ;
wire \u0|cpu0|cpu|av_ld_byte1_data[5]~3_combout ;
wire \u0|jtag_uart|av_readdata[5]~5_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~15_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~16_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~13_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~8_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~12_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~14_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[5]~10_combout ;
wire \u0|cpu0|cpu|E_src1[13]~2_combout ;
wire \u0|cpu0|cpu|F_pc_plus_one[11]~22_combout ;
wire \u0|cpu0|cpu|Add1~44_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[11]~7_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \u0|onchip_rom|wren~1_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~7_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[12]~12_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \u0|cpu0|cpu|av_ld_byte1_data[4]~4_combout ;
wire \u0|jtag_uart|av_readdata[4]~6_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~17_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~16_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~17_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~9_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~20_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~21_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~15_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~18_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[4]~11_combout ;
wire \u0|cpu0|cpu|E_src1[10]~5_combout ;
wire \u0|cpu0|cpu|F_pc_plus_one[8]~16_combout ;
wire \u0|cpu0|cpu|Add1~34_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[8]~9_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~12_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~20_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~21_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~14_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~15_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~19_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~22_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[3]~12_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[5]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[5]~11_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~30_combout ;
wire \u0|cpu0|cpu|F_iw[31]~72_combout ;
wire \u0|cpu0|cpu|F_iw[31]~71_combout ;
wire \u0|cpu0|cpu|F_iw[31]~73_combout ;
wire \u0|cpu0|cpu|E_src1[9]~6_combout ;
wire \u0|cpu0|cpu|E_new_inst~q ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[10]~5_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[11]~0_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[12]~3_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[13]~4_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[14]~2_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[15]~1_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[16]~14_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[17]~16_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[18]~18_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[19]~30_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[20]~29_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[21]~28_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[22]~27_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[23]~26_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[24]~31_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[25]~25_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[26]~24_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[27]~23_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[28]~22_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[29]~21_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[30]~20_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[31]~19_combout ;
wire \u0|cpu0|cpu|R_ctrl_rot_right_nxt~0_combout ;
wire \u0|cpu0|cpu|R_ctrl_rot_right~q ;
wire \u0|cpu0|cpu|E_shift_rot_fill_bit~0_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[0]~17_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[1]~15_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[2]~6_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[3]~7_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[4]~8_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[5]~9_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[6]~10_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[7]~11_combout ;
wire \u0|cpu0|cpu|E_shift_rot_result_nxt[8]~12_combout ;
wire \u0|mm_interconnect_0|router|Equal4~1_combout ;
wire \u0|mm_interconnect_0|router|Equal4~3_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|jtag_uart|av_waitrequest~1_combout ;
wire \u0|jtag_uart|av_waitrequest~q ;
wire \u0|jtag_uart|always2~0_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u0|jtag_uart|wr_rfifo~combout ;
wire \u0|jtag_uart|av_readdata[2]~8_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~24_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~7_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[2]~feeder_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~16_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~17_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~23_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~25_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[2]~13_combout ;
wire \u0|cpu0|cpu|R_src2_lo[7]~4_combout ;
wire \u0|cpu0|cpu|Add1~4_combout ;
wire \u0|cpu0|cpu|Add1~28_combout ;
wire \u0|cpu0|cpu|E_logic_result[7]~11_combout ;
wire \u0|cpu0|cpu|W_alu_result[7]~8_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~50_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~51_combout ;
wire \u0|cpu0|cpu|F_iw[30]~69_combout ;
wire \u0|cpu0|cpu|F_iw[30]~70_combout ;
wire \u0|cpu0|cpu|R_src1[1]~38_combout ;
wire \u0|cpu0|cpu|E_logic_result[1]~29_combout ;
wire \u0|cpu0|cpu|W_alu_result[1]~15_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~8_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~9_combout ;
wire \u0|jtag_uart|av_readdata[1]~3_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~7_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~5_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[1]~feeder_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~6_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~8_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[1]~4_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~10_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~11_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~7_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[0]~5_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~10_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~11_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~12_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~2_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~14_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~15_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~3_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~16_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~17_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~4_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~18_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~19_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~9_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~24_combout ;
wire \u0|cpu0|cpu|F_iw[25]~57_combout ;
wire \u0|cpu0|cpu|F_iw[25]~58_combout ;
wire \u0|cpu0|cpu|R_src2_lo~8_combout ;
wire \u0|cpu0|cpu|R_src2_lo[1]~12_combout ;
wire \u0|cpu0|cpu|Add1~10_combout ;
wire \u0|cpu0|cpu|Add1~16_combout ;
wire \u0|cpu0|cpu|E_mem_byte_en[1]~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~22_combout ;
wire \u0|cpu0|cpu|F_iw[23]~52_combout ;
wire \u0|cpu0|cpu|F_iw[23]~53_combout ;
wire \u0|cpu0|cpu|F_iw[23]~51_combout ;
wire \u0|cpu0|cpu|F_iw[23]~54_combout ;
wire \u0|cpu0|cpu|R_src2_lo[9]~2_combout ;
wire \u0|cpu0|cpu|Add1~2_combout ;
wire \u0|cpu0|cpu|Add1~32_combout ;
wire \u0|cpu0|cpu|E_logic_result[9]~13_combout ;
wire \u0|cpu0|cpu|W_alu_result[9]~6_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~6_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~7_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~28_combout ;
wire \u0|cpu0|cpu|F_iw[29]~67_combout ;
wire \u0|cpu0|cpu|F_iw[29]~66_combout ;
wire \u0|cpu0|cpu|F_iw[29]~68_combout ;
wire \u0|cpu0|cpu|E_src1[8]~7_combout ;
wire \u0|cpu0|cpu|Add1~30_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[6]~16_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~27_combout ;
wire \u0|cpu0|cpu|F_iw[28]~64_combout ;
wire \u0|cpu0|cpu|F_iw[28]~65_combout ;
wire \u0|cpu0|cpu|E_src1[5]~10_combout ;
wire \u0|cpu0|cpu|E_logic_result[5]~9_combout ;
wire \u0|cpu0|cpu|W_alu_result[5]~10_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86 ;
wire \u0|cpu0|cpu|F_iw[22]~48_combout ;
wire \u0|cpu0|cpu|F_iw[22]~49_combout ;
wire \u0|cpu0|cpu|F_iw[22]~50_combout ;
wire \u0|cpu0|cpu|R_src2_lo[5]~6_combout ;
wire \u0|cpu0|cpu|Add1~6_combout ;
wire \u0|cpu0|cpu|Add1~24_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[3]~13_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~26_combout ;
wire \u0|cpu0|cpu|F_iw[27]~62_combout ;
wire \u0|cpu0|cpu|F_iw[27]~63_combout ;
wire \u0|cpu0|cpu|E_src1[6]~9_combout ;
wire \u0|cpu0|cpu|F_pc_plus_one[3]~7 ;
wire \u0|cpu0|cpu|F_pc_plus_one[4]~8_combout ;
wire \u0|cpu0|cpu|Add1~26_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[4]~14_combout ;
wire \u0|cpu0|cpu|F_pc_plus_one[4]~9 ;
wire \u0|cpu0|cpu|F_pc_plus_one[5]~10_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[5]~15_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|debugaccess~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~13_combout ;
wire \u0|cpu0|cpu|F_iw[10]~30_combout ;
wire \u0|cpu0|cpu|F_iw[10]~31_combout ;
wire \u0|cpu0|cpu|R_src2_lo[4]~9_combout ;
wire \u0|cpu0|cpu|E_logic_result[4]~8_combout ;
wire \u0|cpu0|cpu|W_alu_result[4]~11_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~44_combout ;
wire \u0|cpu0|cpu|F_iw[26]~59_combout ;
wire \u0|cpu0|cpu|F_iw[26]~60_combout ;
wire \u0|cpu0|cpu|F_iw[26]~61_combout ;
wire \u0|cpu0|cpu|D_dst_regnum[4]~6_combout ;
wire \u0|cpu0|cpu|E_src1[4]~11_combout ;
wire \u0|cpu0|cpu|F_pc_plus_one[2]~4_combout ;
wire \u0|cpu0|cpu|Add1~22_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[2]~12_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~14_combout ;
wire \u0|cpu0|cpu|F_iw[9]~32_combout ;
wire \u0|cpu0|cpu|F_iw[9]~33_combout ;
wire \u0|cpu0|cpu|R_src2_lo[3]~10_combout ;
wire \u0|cpu0|cpu|Add1~8_combout ;
wire \u0|cpu0|cpu|Add1~20_combout ;
wire \u0|cpu0|cpu|F_pc_plus_one[1]~2_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[1]~11_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~40_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~41_combout ;
wire \u0|cpu0|cpu|F_iw[20]~43_combout ;
wire \u0|cpu0|cpu|F_iw[20]~44_combout ;
wire \u0|cpu0|cpu|D_dst_regnum[3]~4_combout ;
wire \u0|cpu0|cpu|d_writedata[24]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|src_payload~24_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~40_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~41_combout ;
wire \u0|cpu0|cpu|F_iw[24]~55_combout ;
wire \u0|cpu0|cpu|F_iw[24]~56_combout ;
wire \u0|cpu0|cpu|D_dst_regnum[2]~7_combout ;
wire \u0|cpu0|cpu|E_src1[3]~12_combout ;
wire \u0|cpu0|cpu|E_logic_result[3]~7_combout ;
wire \u0|cpu0|cpu|W_alu_result[3]~12_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~21_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~51_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~52_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~q ;
wire \u0|cpu0|cpu|hbreak_pending_nxt~0_combout ;
wire \u0|cpu0|cpu|hbreak_pending~q ;
wire \u0|cpu0|cpu|hbreak_req~0_combout ;
wire \u0|cpu0|cpu|hbreak_req~1_combout ;
wire \u0|cpu0|cpu|F_iw[18]~46_combout ;
wire \u0|cpu0|cpu|F_iw[18]~45_combout ;
wire \u0|cpu0|cpu|F_iw[18]~47_combout ;
wire \u0|cpu0|cpu|D_dst_regnum[1]~0_combout ;
wire \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ;
wire \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ;
wire \u0|cpu0|cpu|D_dst_regnum[1]~1_combout ;
wire \u0|cpu0|cpu|E_src1[2]~13_combout ;
wire \u0|cpu0|cpu|F_pc_plus_one[0]~0_combout ;
wire \u0|cpu0|cpu|E_logic_result[2]~6_combout ;
wire \u0|cpu0|cpu|W_alu_result[2]~13_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~10_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~11_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[0]~feeder_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~12_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~13_combout ;
wire \u0|cpu0|cpu|F_iw[0]~14_combout ;
wire \u0|cpu0|cpu|F_iw[0]~15_combout ;
wire \u0|cpu0|cpu|D_ctrl_ld~2_combout ;
wire \u0|cpu0|cpu|D_ctrl_ld~3_combout ;
wire \u0|cpu0|cpu|R_ctrl_ld~q ;
wire \u0|cpu0|cpu|d_read_nxt~combout ;
wire \u0|cpu0|cpu|d_read~q ;
wire \u0|jtag_uart|av_waitrequest~0_combout ;
wire \u0|mm_interconnect_0|router_001|Equal2~0_combout ;
wire \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_valid~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ;
wire \u0|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|update_grant~2_combout ;
wire \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~10_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~11_combout ;
wire \u0|cpu0|cpu|F_iw[1]~12_combout ;
wire \u0|cpu0|cpu|F_iw[1]~13_combout ;
wire \u0|cpu0|cpu|Equal0~2_combout ;
wire \u0|cpu0|cpu|D_op_eret~0_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~16_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~13_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~14_combout ;
wire \u0|cpu0|cpu|Equal62~7_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~15_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~17_combout ;
wire \u0|cpu0|cpu|D_dst_regnum[4]~2_combout ;
wire \u0|cpu0|cpu|D_dst_regnum[4]~3_combout ;
wire \u0|cpu0|cpu|D_dst_regnum[0]~5_combout ;
wire \u0|cpu0|cpu|R_src2_lo[2]~11_combout ;
wire \u0|cpu0|cpu|Add1~9_combout ;
wire \u0|cpu0|cpu|Add1~18_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[0]~10_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~3_combout ;
wire \u0|cpu0|cpu|F_iw[12]~7_combout ;
wire \u0|cpu0|cpu|F_iw[12]~6_combout ;
wire \u0|cpu0|cpu|F_iw[12]~8_combout ;
wire \u0|cpu0|cpu|D_ctrl_alu_subtract~5_combout ;
wire \u0|cpu0|cpu|D_ctrl_alu_subtract~9_combout ;
wire \u0|cpu0|cpu|D_ctrl_alu_subtract~8_combout ;
wire \u0|cpu0|cpu|E_alu_sub~0_combout ;
wire \u0|cpu0|cpu|E_alu_sub~q ;
wire \u0|cpu0|cpu|R_src2_lo[12]~17_combout ;
wire \u0|cpu0|cpu|Add1~41_combout ;
wire \u0|cpu0|cpu|Add1~42_combout ;
wire \u0|cpu0|cpu|E_logic_result[12]~3_combout ;
wire \u0|cpu0|cpu|W_alu_result[12]~3_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~13_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~14_combout ;
wire \u0|cpu0|cpu|F_iw[2]~18_combout ;
wire \u0|cpu0|cpu|F_iw[2]~19_combout ;
wire \u0|cpu0|cpu|R_ctrl_br_nxt~0_combout ;
wire \u0|cpu0|cpu|R_ctrl_br_nxt~1_combout ;
wire \u0|cpu0|cpu|R_ctrl_br~q ;
wire \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~2_combout ;
wire \u0|cpu0|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \u0|cpu0|cpu|Add1~97 ;
wire \u0|cpu0|cpu|Add1~98_combout ;
wire \u0|cpu0|cpu|D_logic_op_raw[0]~1_combout ;
wire \u0|cpu0|cpu|D_logic_op_raw[1]~0_combout ;
wire \u0|cpu0|cpu|Equal127~3_combout ;
wire \u0|cpu0|cpu|E_logic_result[15]~1_combout ;
wire \u0|cpu0|cpu|Equal127~0_combout ;
wire \u0|cpu0|cpu|Equal127~2_combout ;
wire \u0|cpu0|cpu|E_logic_result[11]~0_combout ;
wire \u0|cpu0|cpu|Equal127~1_combout ;
wire \u0|cpu0|cpu|Equal127~4_combout ;
wire \u0|cpu0|cpu|Equal127~8_combout ;
wire \u0|cpu0|cpu|Equal127~5_combout ;
wire \u0|cpu0|cpu|Equal127~6_combout ;
wire \u0|cpu0|cpu|Equal127~7_combout ;
wire \u0|cpu0|cpu|Equal127~9_combout ;
wire \u0|cpu0|cpu|E_cmp_result~0_combout ;
wire \u0|cpu0|cpu|E_cmp_result~1_combout ;
wire \u0|cpu0|cpu|W_cmp_result~q ;
wire \u0|cpu0|cpu|Equal0~17_combout ;
wire \u0|cpu0|cpu|R_ctrl_br_uncond~q ;
wire \u0|cpu0|cpu|F_pc_sel_nxt~0_combout ;
wire \u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[10]~8_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout ;
wire \u0|cpu0|cpu|F_iw[11]~0_combout ;
wire \u0|cpu0|cpu|F_iw[11]~1_combout ;
wire \u0|cpu0|cpu|Equal62~0_combout ;
wire \u0|cpu0|cpu|D_op_eret~combout ;
wire \u0|cpu0|cpu|D_op_wrctl~combout ;
wire \u0|cpu0|cpu|R_ctrl_wrctl_inst~q ;
wire \u0|cpu0|cpu|E_wrctl_status~1_combout ;
wire \u0|cpu0|cpu|E_wrctl_status~0_combout ;
wire \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~1_combout ;
wire \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~2_combout ;
wire \u0|cpu0|cpu|W_bstatus_reg~q ;
wire \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~2_combout ;
wire \u0|cpu0|cpu|W_status_reg_pie~q ;
wire \u0|cpu0|cpu|W_estatus_reg_inst_nxt~1_combout ;
wire \u0|cpu0|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \u0|cpu0|cpu|W_estatus_reg_inst_nxt~2_combout ;
wire \u0|cpu0|cpu|W_estatus_reg~q ;
wire \u0|cpu0|cpu|E_control_rd_data[0]~1_combout ;
wire \u0|cpu0|cpu|E_control_rd_data[0]~0_combout ;
wire \u0|cpu0|cpu|E_control_rd_data[0]~2_combout ;
wire \u0|cpu0|cpu|E_control_rd_data[0]~3_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[0]~1_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~0_combout ;
wire \u0|jtag_uart|av_readdata[0]~1_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~1_combout ;
wire \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~2_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[0]~0_combout ;
wire \u0|cpu0|cpu|W_rf_wr_data[0]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~6_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[3]~feeder_combout ;
wire \u0|cpu0|cpu|F_iw[3]~16_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ;
wire \u0|cpu0|cpu|F_iw[3]~17_combout ;
wire \u0|cpu0|cpu|Equal0~9_combout ;
wire \u0|cpu0|cpu|D_ctrl_force_src2_zero~10_combout ;
wire \u0|cpu0|cpu|D_ctrl_force_src2_zero~11_combout ;
wire \u0|cpu0|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \u0|cpu0|cpu|D_ctrl_force_src2_zero~4_combout ;
wire \u0|cpu0|cpu|D_ctrl_force_src2_zero~17_combout ;
wire \u0|cpu0|cpu|D_ctrl_force_src2_zero~9_combout ;
wire \u0|cpu0|cpu|D_ctrl_force_src2_zero~12_combout ;
wire \u0|cpu0|cpu|D_ctrl_force_src2_zero~16_combout ;
wire \u0|cpu0|cpu|R_ctrl_force_src2_zero~q ;
wire \u0|cpu0|cpu|R_src2_lo[4]~7_combout ;
wire \u0|cpu0|cpu|R_src2_lo[0]~13_combout ;
wire \u0|cpu0|cpu|E_shift_rot_cnt[0]~6 ;
wire \u0|cpu0|cpu|E_shift_rot_cnt[1]~7_combout ;
wire \u0|cpu0|cpu|E_shift_rot_cnt[1]~8 ;
wire \u0|cpu0|cpu|E_shift_rot_cnt[2]~9_combout ;
wire \u0|cpu0|cpu|E_stall~1_combout ;
wire \u0|cpu0|cpu|E_shift_rot_cnt[2]~10 ;
wire \u0|cpu0|cpu|E_shift_rot_cnt[3]~11_combout ;
wire \u0|cpu0|cpu|E_shift_rot_cnt[3]~12 ;
wire \u0|cpu0|cpu|E_shift_rot_cnt[4]~13_combout ;
wire \u0|cpu0|cpu|E_stall~0_combout ;
wire \u0|cpu0|cpu|E_stall~2_combout ;
wire \u0|cpu0|cpu|av_ld_waiting_for_data~q ;
wire \u0|cpu0|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \u0|cpu0|cpu|av_ld_waiting_for_data_nxt~1_combout ;
wire \u0|cpu0|cpu|E_stall~3_combout ;
wire \u0|cpu0|cpu|D_ctrl_st~0_combout ;
wire \u0|cpu0|cpu|R_ctrl_st~q ;
wire \u0|cpu0|cpu|E_stall~4_combout ;
wire \u0|cpu0|cpu|E_stall~5_combout ;
wire \u0|cpu0|cpu|W_valid~0_combout ;
wire \u0|cpu0|cpu|W_valid~q ;
wire \u0|cpu0|cpu|D_wr_dst_reg~2_combout ;
wire \u0|cpu0|cpu|Equal0~15_combout ;
wire \u0|cpu0|cpu|D_wr_dst_reg~0_combout ;
wire \u0|cpu0|cpu|D_wr_dst_reg~1_combout ;
wire \u0|cpu0|cpu|D_wr_dst_reg~3_combout ;
wire \u0|cpu0|cpu|R_wr_dst_reg~q ;
wire \u0|cpu0|cpu|W_rf_wren~combout ;
wire \u0|cpu0|cpu|d_writedata[0]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~18_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~14_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~47_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~7_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~17_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~43_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~44_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~13_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~45_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~46_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~16_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~41_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~42_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~10_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~39_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~40_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~9_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~37_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~38_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~4_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[8]~6_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[8]~27_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~23_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~18_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~53_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~54_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~19_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~55_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~56_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~21_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~59_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~60_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~13_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~8_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~35_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~36_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~12_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~6_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~30_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~32_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|always1~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~28_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~2_combout ;
wire \u0|cpu0|cpu|F_iw[16]~4_combout ;
wire \u0|cpu0|cpu|F_iw[16]~5_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~11_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~7_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~24_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~10_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~12_combout ;
wire \u0|cpu0|cpu|D_ctrl_exception~22_combout ;
wire \u0|cpu0|cpu|R_ctrl_exception~q ;
wire \u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ;
wire \u0|cpu0|cpu|F_pc_plus_one[12]~25 ;
wire \u0|cpu0|cpu|F_pc_plus_one[13]~26_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[13]~5_combout ;
wire \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|WideOr1~combout ;
wire \u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~2_combout ;
wire \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|update_grant~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~q ;
wire \u0|mm_interconnect_0|cmd_mux_004|update_grant~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15 ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~18_combout ;
wire \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~19_combout ;
wire \u0|cpu0|cpu|F_iw[15]~24_combout ;
wire \u0|cpu0|cpu|F_iw[15]~25_combout ;
wire \u0|cpu0|cpu|E_src1[11]~4_combout ;
wire \u0|cpu0|cpu|F_pc_plus_one[9]~18_combout ;
wire \u0|cpu0|cpu|Add1~36_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[9]~18_combout ;
wire \u0|cpu0|cpu|F_pc_no_crst_nxt[9]~4_combout ;
wire \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~0_combout ;
wire \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~1_combout ;
wire \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~2_combout ;
wire \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~4_combout ;
wire \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~5_combout ;
wire \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~6_combout ;
wire \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~q ;
wire \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ;
wire \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][73]~q ;
wire \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout ;
wire \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~2_combout ;
wire \u0|cpu0|cpu|E_st_stall~combout ;
wire \u0|cpu0|cpu|d_write~q ;
wire \u0|mm_interconnect_0|cpu0_data_master_agent|always2~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout ;
wire \u0|onchip_rom|wren~2_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37 ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~18_combout ;
wire \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~19_combout ;
wire \u0|cpu0|cpu|F_iw[5]~20_combout ;
wire \u0|cpu0|cpu|F_iw[5]~21_combout ;
wire \u0|cpu0|cpu|Equal0~4_combout ;
wire \u0|cpu0|cpu|Equal0~12_combout ;
wire \u0|cpu0|cpu|D_ctrl_logic~combout ;
wire \u0|cpu0|cpu|R_ctrl_logic~q ;
wire \u0|cpu0|cpu|W_alu_result[11]~4_combout ;
wire \u0|mm_interconnect_0|router|Equal2~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux|src4_valid~2_combout ;
wire \u0|mm_interconnect_0|router|src_channel[3]~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~0_combout ;
wire \u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~0_combout ;
wire \u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q ;
wire \u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout ;
wire \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[1][55]~q ;
wire \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][55]~q ;
wire \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ;
wire \u0|cpu0|cpu|F_iw[19]~41_combout ;
wire \u0|cpu0|cpu|F_iw[19]~42_combout ;
wire \u0|cpu0|cpu|E_src1[15]~0_combout ;
wire \u0|cpu0|cpu|Add1~48_combout ;
wire \u0|cpu0|cpu|W_alu_result[15]~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|src4_valid~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout ;
wire \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][55]~q ;
wire \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][55]~q ;
wire \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ;
wire \u0|cpu0|cpu|i_read_nxt~0_combout ;
wire \u0|cpu0|cpu|i_read_nxt~1_combout ;
wire \u0|cpu0|cpu|i_read~q ;
wire \u0|cpu0|cpu|F_valid~0_combout ;
wire \u0|cpu0|cpu|D_valid~q ;
wire \u0|cpu0|cpu|R_valid~feeder_combout ;
wire \u0|cpu0|cpu|R_valid~q ;
wire \u0|cpu0|cpu|E_valid_from_R~0_combout ;
wire \u0|cpu0|cpu|E_valid_from_R~q ;
wire \u0|cpu0|cpu|R_src1[0]~39_combout ;
wire \u0|cpu0|cpu|W_ienable_reg_nxt~0_combout ;
wire \u0|cpu0|cpu|W_ienable_reg[0]~0_combout ;
wire \u0|cpu0|cpu|W_ipending_reg_nxt[0]~0_combout ;
wire \u0|cpu0|cpu|D_iw[13]~0_combout ;
wire \u0|cpu0|cpu|F_iw[4]~22_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ;
wire \u0|cpu0|cpu|F_iw[4]~23_combout ;
wire \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~2_combout ;
wire \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~5_combout ;
wire \u0|cpu0|cpu|R_src2_use_imm~0_combout ;
wire \u0|cpu0|cpu|R_src2_use_imm~1_combout ;
wire \u0|cpu0|cpu|R_src2_use_imm~q ;
wire \u0|cpu0|cpu|R_src2_lo[13]~16_combout ;
wire \u0|cpu0|cpu|E_logic_result[13]~4_combout ;
wire \u0|cpu0|cpu|W_alu_result[13]~2_combout ;
wire \u0|mm_interconnect_0|router|Equal2~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ;
wire \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout ;
wire \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent|rf_source_valid~0_combout ;
wire \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][73]~q ;
wire \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ;
wire \u0|cpu0|cpu|F_iw[14]~10_combout ;
wire \u0|cpu0|cpu|F_iw[14]~9_combout ;
wire \u0|cpu0|cpu|F_iw[14]~11_combout ;
wire \u0|cpu0|cpu|D_ctrl_alu_force_xor~6_combout ;
wire \u0|cpu0|cpu|D_ctrl_alu_force_xor~4_combout ;
wire \u0|cpu0|cpu|D_ctrl_alu_force_xor~3_combout ;
wire \u0|cpu0|cpu|D_ctrl_alu_force_xor~5_combout ;
wire \u0|cpu0|cpu|D_logic_op[1]~0_combout ;
wire \u0|cpu0|cpu|E_logic_result[6]~10_combout ;
wire \u0|cpu0|cpu|W_alu_result[6]~9_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~0_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~feeder_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~22_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~61_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~62_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~26_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~69_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~70_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~23_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~63_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~64_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetrequest~q ;
wire \u0|rst_controller|merged_reset~0_combout ;
wire \u0|rst_controller|merged_reset~0clkctrl_outclk ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \u0|rst_controller|r_sync_rst_chain~1_combout ;
wire \u0|rst_controller|WideOr0~0_combout ;
wire \u0|rst_controller|r_sync_rst~q ;
wire \u0|rst_controller|r_sync_rst~clkctrl_outclk ;
wire \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~1_combout ;
wire \u0|cpu0|cpu|F_iw[13]~2_combout ;
wire \u0|cpu0|cpu|F_iw[13]~3_combout ;
wire \u0|cpu0|cpu|D_ctrl_break~0_combout ;
wire \u0|cpu0|cpu|R_ctrl_break~q ;
wire \u0|cpu0|cpu|hbreak_enabled~0_combout ;
wire \u0|cpu0|cpu|hbreak_enabled~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ;
wire \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder_combout ;
wire \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [31:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata ;
wire [31:0] \u0|cpu0|cpu|E_src1 ;
wire [37:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr ;
wire [1:0] \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used ;
wire [8:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address ;
wire [31:0] \u0|cpu0|cpu|E_shift_rot_result ;
wire [10:0] \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [91:0] \u0|mm_interconnect_0|cmd_mux_002|src_data ;
wire [1:0] \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used ;
wire [31:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [31:0] \u0|cpu0|cpu|W_alu_result ;
wire [7:0] \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata ;
wire [4:0] \u0|cpu0|cpu|E_shift_rot_cnt ;
wire [0:0] \u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg ;
wire [31:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg ;
wire [1:0] \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used ;
wire [31:0] \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg ;
wire [31:0] \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_004|saved_grant ;
wire [31:0] \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre ;
wire [31:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata ;
wire [31:0] \u0|cpu0|cpu|E_src2 ;
wire [2:0] \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w ;
wire [7:0] \u0|cpu0|cpu|av_ld_byte1_data ;
wire [10:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg ;
wire [7:0] \u0|cpu0|cpu|av_ld_byte2_data ;
wire [1:0] \u0|cpu0|cpu|av_ld_align_cycle ;
wire [7:0] \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b ;
wire [5:0] \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [31:0] \u0|cpu0|cpu|d_writedata ;
wire [4:0] \u0|rst_controller|altera_reset_synchronizer_int_chain ;
wire [31:0] \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre ;
wire [1:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|ir_out ;
wire [0:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg ;
wire [9:0] \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count ;
wire [7:0] \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata ;
wire [0:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg ;
wire [37:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo ;
wire [1:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir ;
wire [0:0] \u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg ;
wire [3:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable ;
wire [31:0] \u0|cpu0|cpu|D_iw ;
wire [1:0] \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [1:0] \u0|cpu0|cpu|R_logic_op ;
wire [1:0] \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used ;
wire [0:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg ;
wire [91:0] \u0|mm_interconnect_0|cmd_mux_004|src_data ;
wire [1:0] \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a ;
wire [0:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_002|saved_grant ;
wire [13:0] \u0|cpu0|cpu|F_pc ;
wire [0:0] \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [3:0] \u0|rst_controller|r_sync_rst_chain ;
wire [3:0] \u0|cpu0|cpu|d_byteenable ;
wire [0:0] \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg ;
wire [5:0] \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [31:0] \u0|cpu0|cpu|W_ipending_reg ;
wire [1:0] \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a ;
wire [91:0] \u0|mm_interconnect_0|cmd_mux_003|src_data ;
wire [0:0] \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg ;
wire [1:0] \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter ;
wire [1:0] \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_003|saved_grant ;
wire [0:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [5:0] \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [1:0] \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [2:0] \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w ;
wire [2:0] \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w ;
wire [31:0] \u0|cpu0|cpu|W_ienable_reg ;
wire [31:0] \u0|jtag_uart|av_readdata ;
wire [31:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg ;
wire [5:0] \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [1:0] \u0|cpu0|cpu|R_compare_op ;
wire [31:0] \u0|cpu0|cpu|E_arith_src1 ;
wire [7:0] \u0|cpu0|cpu|av_ld_byte0_data ;
wire [31:0] \u0|cpu0|cpu|W_control_rd_data ;
wire [4:0] \u0|cpu0|cpu|R_dst_regnum ;
wire [31:0] \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre ;
wire [91:0] \u0|mm_interconnect_0|rsp_mux|src_data ;
wire [7:0] \u0|cpu0|cpu|av_ld_byte3_data ;
wire [1:0] \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [5:0] \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [6:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [23:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [17:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [35:0] \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [17:0] \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [17:0] \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [8:0] \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [35:0] \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];

assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [1];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [2];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [3];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [4];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [5];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [6];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [7];

assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [5];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [6];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [7];

assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [1];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [2];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [3];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [4];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [5];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [6];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus [7];

assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [5];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [6];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus [7];

assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [1];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [2];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [3];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [4];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [5];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [6];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [7];

assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [1];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [2];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [3];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [4];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [5];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [6];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [7];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [9];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [10];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [11];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [12];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [13];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [14];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [15];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [16];

assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [1];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [2];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [3];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [4];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [5];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [6];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus [7];

assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [1];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [2];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [3];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [4];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [5];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [6];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [7];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [9];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [10];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [11];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [12];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [13];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [14];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [15];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus [16];

assign \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [0] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [1] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [2] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [3] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [4] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [5] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [6] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [7] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [1];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [2];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [3];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [4];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [5];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [6];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [7];

assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];

assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [1];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [2];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [3];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [4];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [5];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [6];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [7];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [9];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [10];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [11];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [12];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [13];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [14];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [15];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [16];

assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [1];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [2];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [3];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [4];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [5];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [6];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus [7];

assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];

assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [1];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [2];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [3];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [4];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [5];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [6];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [7];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [9];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [10];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [11];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [12];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [13];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [14];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [15];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus [16];

assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [1];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [2];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [3];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [4];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [5];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [6];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [7];

assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [2];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [3];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [4];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [5];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [6];
assign \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31  = \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [7];

assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [1];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [2];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [3];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [4];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [5];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [6];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus [7];

assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [2];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [3];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [4];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [5];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [6];
assign \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31  = \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus [7];

assign \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];

// Location: IOOBUF_X0_Y12_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y12_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: CLKCTRL_G0
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hAAA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hAA88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'h0E0E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLK50~input (
	.i(CLK50),
	.ibar(gnd),
	.o(\CLK50~input_o ));
// synopsys translate_off
defparam \CLK50~input .bus_hold = "false";
defparam \CLK50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK50~inputclkctrl .clock_type = "global clock";
defparam \CLK50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout  = !\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \RST~input (
	.i(RST),
	.ibar(gnd),
	.o(\RST~input_o ));
// synopsys translate_off
defparam \RST~input .bus_hold = "false";
defparam \RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 16'h00C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 16'h0000;
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .lut_mask = 16'h2020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 .lut_mask = 16'h5700;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .lut_mask = 16'hFFEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y17_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y17_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 .lut_mask = 16'hFBC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 .lut_mask = 16'hE020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0011;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 .lut_mask = 16'h0010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'h5F0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'h50D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 .lut_mask = 16'hA0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 .lut_mask = 16'hC04C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .lut_mask = 16'hD0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .lut_mask = 16'hAEAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10 .lut_mask = 16'hFEDC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][73] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][73]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][73] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~feeder (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~feeder .lut_mask = 16'hFFFF;
defparam \u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~0_combout  = (\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~2_combout  & ((\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q ) # ((\u0|cpu0|cpu|d_write~q  
// & \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~0_combout ))))

	.dataa(\u0|cpu0|cpu|d_write~q ),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~2_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q ),
	.datad(\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~0 .lut_mask = 16'hC8C0;
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \u0|onchip_rom|wren~0 (
// Equation(s):
// \u0|onchip_rom|wren~0_combout  = (\u0|cpu0|cpu|d_write~q  & !\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q )

	.dataa(\u0|cpu0|cpu|d_write~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u0|onchip_rom|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|wren~0 .lut_mask = 16'h00AA;
defparam \u0|onchip_rom|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer~0_combout  = (!\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~0_combout  & ((\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout ) # 
// ((\u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer~q ) # (\u0|onchip_rom|wren~0_combout ))))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer~q ),
	.datad(\u0|onchip_rom|wren~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer~0 .lut_mask = 16'h5554;
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~1_combout  = (\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q ) # ((\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~0_combout  & 
// \u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer~q ))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~0_combout ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cpu0_data_master_translator|end_begintransfer~q ),
	.datad(\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~1 .lut_mask = 16'hFFA0;
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[1][73] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[1][73]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[1][73] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[1][73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1_combout  = !\u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|update_grant~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|update_grant~1_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]) # (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|update_grant~1 .lut_mask = 16'hFFF0;
defparam \u0|mm_interconnect_0|cmd_mux_004|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h0707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'hBF33;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h00AE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hDCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hFCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_udr~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_udr~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_udr~0 .lut_mask = 16'h00C0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_udr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_udr~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_udr~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_udr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_udr (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_udr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_udr .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_udr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout  = 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_udr~q  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0])

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_udr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~0 .lut_mask = 16'h5500;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N21
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_uir~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_uir~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_uir~0 .lut_mask = 16'h8800;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_uir~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N21
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_uir~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_uir~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_uir~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_uir (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jxuir~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jxuir~0_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0] & 
// !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_uir~q )

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|sync2_uir~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jxuir~0 .lut_mask = 16'h00CC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jxuir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jxuir (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jxuir .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .lut_mask = 16'h08C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 16'h020E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [1] & 
// !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [0]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [1]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .lut_mask = 16'h0022;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~22 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~22_combout  = (\altera_internal_jtag~TDIUTAP  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~22 .lut_mask = 16'h0080;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0 .lut_mask = 16'h00A0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout  = 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr .lut_mask = 16'hDDFF;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[37]~21 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[37]~21_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[37]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[37]~21 .lut_mask = 16'hCCDE;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[37]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N7
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[37]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[37] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~20 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~20_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [37] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [37]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~20 .lut_mask = 16'h0080;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[37]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[36] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux37~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux37~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux37~0 .lut_mask = 16'h0303;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.100 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux37~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.100 .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[35]~6 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[35]~6_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.100~q  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.100~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [36]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [36]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.100~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[35]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[35]~6 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[35]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~23 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~23_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~23 .lut_mask = 16'h0008;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~24 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~24_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q )))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~23_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~23_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~24 .lut_mask = 16'hEC20;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~25 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~25_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [35] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout ) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~24_combout )))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [35] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~23_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~24_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [35]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~23_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~24_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~25 .lut_mask = 16'hFA88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[35]~6_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[35] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N3
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[35] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [1] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [35] & 
// !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [0])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [1]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [35]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .lut_mask = 16'h0002;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [1] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [35] & 
// !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [0])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [1]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [35]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b .lut_mask = 16'h0020;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \u0|rst_controller|r_sync_rst_chain[3]~feeder (
// Equation(s):
// \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout  = \u0|rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u0|rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|r_sync_rst_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N9
dffeas \u0|rst_controller|r_sync_rst_chain[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \u0|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \u0|rst_controller|r_sync_rst_chain~0_combout  = (\u0|rst_controller|r_sync_rst_chain [3] & \u0|rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|rst_controller|r_sync_rst_chain [3]),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u0|rst_controller|r_sync_rst_chain~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain~0 .lut_mask = 16'hF000;
defparam \u0|rst_controller|r_sync_rst_chain~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N15
dffeas \u0|rst_controller|r_sync_rst_chain[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N5
dffeas \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N21
dffeas \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \u0|rst_controller|always2~0 (
// Equation(s):
// \u0|rst_controller|always2~0_combout  = (\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\u0|rst_controller|r_sync_rst_chain [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|rst_controller|r_sync_rst_chain [2]),
	.datad(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u0|rst_controller|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|always2~0 .lut_mask = 16'hFF0F;
defparam \u0|rst_controller|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N1
dffeas \u0|rst_controller|r_early_rst (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \u0|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~1_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~0_combout )) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~1 .lut_mask = 16'h4474;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_reset_req (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_reset_req~combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ) # (!\u0|rst_controller|r_early_rst~q )

	.dataa(gnd),
	.datab(\u0|rst_controller|r_early_rst~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_reset_req .lut_mask = 16'hF3F3;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_reset_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [1] & 
// !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [0]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [1]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1 .lut_mask = 16'h0088;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[37]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [37]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[37]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[37] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[36]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [36]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[36]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[36] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[27]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [27]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[27]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N3
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[27] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~11 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~11_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [27] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [27]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~11 .lut_mask = 16'hFD00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[27] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N21
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[28] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~12 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~12_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [28] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [28]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~12 .lut_mask = 16'hFD00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[28] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N12
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_cnt[0]~5 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_cnt[0]~5_combout  = \u0|cpu0|cpu|E_shift_rot_cnt [0] $ (VCC)
// \u0|cpu0|cpu|E_shift_rot_cnt[0]~6  = CARRY(\u0|cpu0|cpu|E_shift_rot_cnt [0])

	.dataa(\u0|cpu0|cpu|E_shift_rot_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_cnt[0]~5_combout ),
	.cout(\u0|cpu0|cpu|E_shift_rot_cnt[0]~6 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_cnt[0]~5 .lut_mask = 16'h55AA;
defparam \u0|cpu0|cpu|E_shift_rot_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \u0|onchip_ram|wren~0 (
// Equation(s):
// \u0|onchip_ram|wren~0_combout  = ((\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q ) # ((\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|cpu0|cpu|d_write~q ))) # (!\u0|mm_interconnect_0|cmd_mux_004|saved_grant 
// [0])

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q ),
	.datac(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|cpu0|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u0|onchip_ram|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|wren~0 .lut_mask = 16'hFDFF;
defparam \u0|onchip_ram|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \u0|onchip_ram|wren~1 (
// Equation(s):
// \u0|onchip_ram|wren~1_combout  = (\u0|onchip_ram|wren~0_combout ) # ((!\u0|mm_interconnect_0|cmd_demux|src4_valid~3_combout  & ((!\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]) # (!\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|cmd_demux|src4_valid~3_combout ),
	.datab(\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.datac(\u0|onchip_ram|wren~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|onchip_ram|wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|wren~1 .lut_mask = 16'hF1F5;
defparam \u0|onchip_ram|wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout  = !\u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout  = (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & !\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1])

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 .lut_mask = 16'h0A0A;
defparam \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~6_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [0])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(\u0|cpu0|cpu|d_writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~6 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \u0|cpu0|cpu|D_logic_op[0]~1 (
// Equation(s):
// \u0|cpu0|cpu|D_logic_op[0]~1_combout  = (\u0|cpu0|cpu|D_ctrl_alu_force_xor~5_combout ) # ((\u0|cpu0|cpu|Equal0~4_combout  & ((\u0|cpu0|cpu|D_iw [14]))) # (!\u0|cpu0|cpu|Equal0~4_combout  & (\u0|cpu0|cpu|D_iw [3])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|Equal0~4_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_alu_force_xor~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_logic_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_logic_op[0]~1 .lut_mask = 16'hFFCA;
defparam \u0|cpu0|cpu|D_logic_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \u0|cpu0|cpu|R_logic_op[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_jmp_direct~0_combout  = (!\u0|cpu0|cpu|D_iw [5] & !\u0|cpu0|cpu|D_iw [4])

	.dataa(\u0|cpu0|cpu|D_iw [5]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|D_iw [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_jmp_direct~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_jmp_direct~0 .lut_mask = 16'h0505;
defparam \u0|cpu0|cpu|D_ctrl_jmp_direct~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_jmp_direct~1 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_jmp_direct~1_combout  = (!\u0|cpu0|cpu|D_iw [2] & (!\u0|cpu0|cpu|D_iw [1] & (!\u0|cpu0|cpu|D_iw [3] & \u0|cpu0|cpu|D_ctrl_jmp_direct~0_combout )))

	.dataa(\u0|cpu0|cpu|D_iw [2]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [3]),
	.datad(\u0|cpu0|cpu|D_ctrl_jmp_direct~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_jmp_direct~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_jmp_direct~1 .lut_mask = 16'h0100;
defparam \u0|cpu0|cpu|D_ctrl_jmp_direct~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N9
dffeas \u0|cpu0|cpu|R_ctrl_jmp_direct (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_jmp_direct~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1~36 (
// Equation(s):
// \u0|cpu0|cpu|R_src1~36_combout  = (!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datad(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1~36 .lut_mask = 16'h0FFF;
defparam \u0|cpu0|cpu|R_src1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_b_is_dst~1 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_b_is_dst~1_combout  = (\u0|cpu0|cpu|D_iw [4] & (\u0|cpu0|cpu|D_iw [3] & ((\u0|cpu0|cpu|D_iw [5]) # (\u0|cpu0|cpu|D_iw [2])))) # (!\u0|cpu0|cpu|D_iw [4] & (\u0|cpu0|cpu|D_iw [5] & (!\u0|cpu0|cpu|D_iw [3] & \u0|cpu0|cpu|D_iw [2])))

	.dataa(\u0|cpu0|cpu|D_iw [5]),
	.datab(\u0|cpu0|cpu|D_iw [4]),
	.datac(\u0|cpu0|cpu|D_iw [3]),
	.datad(\u0|cpu0|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_b_is_dst~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_b_is_dst~1 .lut_mask = 16'hC280;
defparam \u0|cpu0|cpu|D_ctrl_b_is_dst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_b_is_dst~0_combout  = (\u0|cpu0|cpu|D_iw [4] & (((\u0|cpu0|cpu|D_iw [2]) # (!\u0|cpu0|cpu|D_iw [3])) # (!\u0|cpu0|cpu|D_iw [5]))) # (!\u0|cpu0|cpu|D_iw [4] & ((\u0|cpu0|cpu|D_iw [3]) # (\u0|cpu0|cpu|D_iw [5] $ (\u0|cpu0|cpu|D_iw 
// [2]))))

	.dataa(\u0|cpu0|cpu|D_iw [5]),
	.datab(\u0|cpu0|cpu|D_iw [4]),
	.datac(\u0|cpu0|cpu|D_iw [3]),
	.datad(\u0|cpu0|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_b_is_dst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_b_is_dst~0 .lut_mask = 16'hFD7E;
defparam \u0|cpu0|cpu|D_ctrl_b_is_dst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_b_is_dst~2 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout  = (\u0|cpu0|cpu|D_iw [1] & (\u0|cpu0|cpu|D_iw [0] & ((!\u0|cpu0|cpu|D_ctrl_b_is_dst~0_combout ) # (!\u0|cpu0|cpu|D_ctrl_b_is_dst~1_combout )))) # (!\u0|cpu0|cpu|D_iw [1] & ((\u0|cpu0|cpu|D_ctrl_b_is_dst~0_combout  & 
// (!\u0|cpu0|cpu|D_iw [0])) # (!\u0|cpu0|cpu|D_ctrl_b_is_dst~0_combout  & ((!\u0|cpu0|cpu|D_ctrl_b_is_dst~1_combout )))))

	.dataa(\u0|cpu0|cpu|D_iw [0]),
	.datab(\u0|cpu0|cpu|D_ctrl_b_is_dst~1_combout ),
	.datac(\u0|cpu0|cpu|D_iw [1]),
	.datad(\u0|cpu0|cpu|D_ctrl_b_is_dst~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_b_is_dst~2 .lut_mask = 16'h25A3;
defparam \u0|cpu0|cpu|D_ctrl_b_is_dst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \u0|cpu0|cpu|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \u0|cpu0|cpu|wait_for_one_post_bret_inst~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~q  & ((\u0|cpu0|cpu|hbreak_enabled~q ) # ((\u0|cpu0|cpu|wait_for_one_post_bret_inst~q  & 
// !\u0|cpu0|cpu|F_valid~0_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datab(\u0|cpu0|cpu|hbreak_enabled~q ),
	.datac(\u0|cpu0|cpu|wait_for_one_post_bret_inst~q ),
	.datad(\u0|cpu0|cpu|F_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|wait_for_one_post_bret_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|wait_for_one_post_bret_inst~0 .lut_mask = 16'h88A8;
defparam \u0|cpu0|cpu|wait_for_one_post_bret_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \u0|cpu0|cpu|wait_for_one_post_bret_inst (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|wait_for_one_post_bret_inst~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout  = \u0|rst_controller|r_sync_rst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|r_sync_rst~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N7
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~17 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~17_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [17] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~17 .lut_mask = 16'hFD00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N3
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[17] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[20] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0_combout  = (!\u0|rst_controller|r_early_rst~q  & \u0|onchip_ram|wren~1_combout )

	.dataa(gnd),
	.datab(\u0|rst_controller|r_early_rst~q ),
	.datac(gnd),
	.datad(\u0|onchip_ram|wren~1_combout ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0 .lut_mask = 16'h3300;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N19
dffeas \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_004|src_data [48]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w[2] (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w [2] = (!\u0|onchip_ram|wren~1_combout  & (\u0|mm_interconnect_0|cmd_mux_004|src_data [48] & !\u0|mm_interconnect_0|cmd_mux_004|src_data [49]))

	.dataa(gnd),
	.datab(\u0|onchip_ram|wren~1_combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|src_data [48]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|src_data [49]),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w [2]),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w[2] .lut_mask = 16'h0030;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_mem16~0_combout  = (\u0|cpu0|cpu|D_iw [0] & (\u0|cpu0|cpu|D_iw [3] & ((\u0|cpu0|cpu|D_iw [2]) # (\u0|cpu0|cpu|D_iw [1]))))

	.dataa(\u0|cpu0|cpu|D_iw [0]),
	.datab(\u0|cpu0|cpu|D_iw [2]),
	.datac(\u0|cpu0|cpu|D_iw [3]),
	.datad(\u0|cpu0|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_mem16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_mem16~0 .lut_mask = 16'hA080;
defparam \u0|cpu0|cpu|D_ctrl_mem16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_mem16~1_combout  = (\u0|cpu0|cpu|D_ctrl_mem16~0_combout  & !\u0|cpu0|cpu|D_iw [4])

	.dataa(\u0|cpu0|cpu|D_ctrl_mem16~0_combout ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|D_iw [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_mem16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_mem16~1 .lut_mask = 16'h0A0A;
defparam \u0|cpu0|cpu|D_ctrl_mem16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N28
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_mem8~0_combout  = (!\u0|cpu0|cpu|D_iw [3] & (\u0|cpu0|cpu|D_iw [0] & ((\u0|cpu0|cpu|D_iw [1]) # (\u0|cpu0|cpu|D_iw [2]))))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_mem8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_mem8~0 .lut_mask = 16'h5400;
defparam \u0|cpu0|cpu|D_ctrl_mem8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[8]~8 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[8]~8_combout  = (\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & ((\u0|cpu0|cpu|D_iw [4] & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])) # (!\u0|cpu0|cpu|D_iw [4] & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]))))) # (!\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datac(\u0|cpu0|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u0|cpu0|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[8]~8 .lut_mask = 16'hAACA;
defparam \u0|cpu0|cpu|E_st_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \u0|cpu0|cpu|d_writedata[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout  = (\u0|cpu0|cpu|d_writedata [8] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [8]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[38] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [38] = (\u0|cpu0|cpu|W_alu_result [2] & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u0|cpu0|cpu|F_pc [0] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u0|cpu0|cpu|W_alu_result [2] & 
// (((\u0|cpu0|cpu|F_pc [0] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u0|cpu0|cpu|W_alu_result [2]),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u0|cpu0|cpu|F_pc [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[38] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[39] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [39] = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1] & ((\u0|cpu0|cpu|F_pc [1]) # ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|W_alu_result [3])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1] & (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & (\u0|cpu0|cpu|W_alu_result [3])))

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(\u0|cpu0|cpu|W_alu_result [3]),
	.datad(\u0|cpu0|cpu|F_pc [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[39] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .lut_mask = 16'hFFFF;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~q  & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q )))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~q  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent|rf_source_valid~0_combout  & (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~0 .lut_mask = 16'hF202;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout  = (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q  & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 16'h0B00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ) # ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .lut_mask = 16'hEA00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~0_combout  = ((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q ))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q )

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~0 .lut_mask = 16'h40FF;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~1_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~0_combout ) # 
// ((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q  & ((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~q ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|read~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~1 .lut_mask = 16'hFF13;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~0_combout  = (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q  & (\u0|onchip_rom|wren~0_combout  & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// !\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q ),
	.datab(\u0|onchip_rom|wren~0_combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~0 .lut_mask = 16'h0040;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~1_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q  & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q ) # 
// ((\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~0_combout )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q  & 
// (\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~0_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q ),
	.datab(\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~1 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_plus_one[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_plus_one[0]~0_combout  = \u0|cpu0|cpu|F_pc [0] $ (VCC)
// \u0|cpu0|cpu|F_pc_plus_one[0]~1  = CARRY(\u0|cpu0|cpu|F_pc [0])

	.dataa(\u0|cpu0|cpu|F_pc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_plus_one[0]~0_combout ),
	.cout(\u0|cpu0|cpu|F_pc_plus_one[0]~1 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_plus_one[0]~0 .lut_mask = 16'h55AA;
defparam \u0|cpu0|cpu|F_pc_plus_one[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_plus_one[1]~2 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_plus_one[1]~2_combout  = (\u0|cpu0|cpu|F_pc [1] & (!\u0|cpu0|cpu|F_pc_plus_one[0]~1 )) # (!\u0|cpu0|cpu|F_pc [1] & ((\u0|cpu0|cpu|F_pc_plus_one[0]~1 ) # (GND)))
// \u0|cpu0|cpu|F_pc_plus_one[1]~3  = CARRY((!\u0|cpu0|cpu|F_pc_plus_one[0]~1 ) # (!\u0|cpu0|cpu|F_pc [1]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|F_pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|F_pc_plus_one[0]~1 ),
	.combout(\u0|cpu0|cpu|F_pc_plus_one[1]~2_combout ),
	.cout(\u0|cpu0|cpu|F_pc_plus_one[1]~3 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_plus_one[1]~2 .lut_mask = 16'h3C3F;
defparam \u0|cpu0|cpu|F_pc_plus_one[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_plus_one[2]~4 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_plus_one[2]~4_combout  = (\u0|cpu0|cpu|F_pc [2] & (\u0|cpu0|cpu|F_pc_plus_one[1]~3  $ (GND))) # (!\u0|cpu0|cpu|F_pc [2] & (!\u0|cpu0|cpu|F_pc_plus_one[1]~3  & VCC))
// \u0|cpu0|cpu|F_pc_plus_one[2]~5  = CARRY((\u0|cpu0|cpu|F_pc [2] & !\u0|cpu0|cpu|F_pc_plus_one[1]~3 ))

	.dataa(\u0|cpu0|cpu|F_pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|F_pc_plus_one[1]~3 ),
	.combout(\u0|cpu0|cpu|F_pc_plus_one[2]~4_combout ),
	.cout(\u0|cpu0|cpu|F_pc_plus_one[2]~5 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_plus_one[2]~4 .lut_mask = 16'hA50A;
defparam \u0|cpu0|cpu|F_pc_plus_one[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_plus_one[3]~6 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_plus_one[3]~6_combout  = (\u0|cpu0|cpu|F_pc [3] & (!\u0|cpu0|cpu|F_pc_plus_one[2]~5 )) # (!\u0|cpu0|cpu|F_pc [3] & ((\u0|cpu0|cpu|F_pc_plus_one[2]~5 ) # (GND)))
// \u0|cpu0|cpu|F_pc_plus_one[3]~7  = CARRY((!\u0|cpu0|cpu|F_pc_plus_one[2]~5 ) # (!\u0|cpu0|cpu|F_pc [3]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|F_pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|F_pc_plus_one[2]~5 ),
	.combout(\u0|cpu0|cpu|F_pc_plus_one[3]~6_combout ),
	.cout(\u0|cpu0|cpu|F_pc_plus_one[3]~7 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_plus_one[3]~6 .lut_mask = 16'h3C3F;
defparam \u0|cpu0|cpu|F_pc_plus_one[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N30
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = (\u0|cpu0|cpu|D_iw [11]) # ((\u0|cpu0|cpu|D_iw [14] & ((!\u0|cpu0|cpu|D_iw [15]))) # (!\u0|cpu0|cpu|D_iw [14] & (\u0|cpu0|cpu|D_iw [16])))

	.dataa(\u0|cpu0|cpu|D_iw [11]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|D_iw [16]),
	.datad(\u0|cpu0|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 16'hBAFE;
defparam \u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N2
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = (!\u0|cpu0|cpu|D_iw [13] & (\u0|cpu0|cpu|D_iw [12] & (!\u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~0_combout  & \u0|cpu0|cpu|Equal0~4_combout )))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [12]),
	.datac(\u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.datad(\u0|cpu0|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 16'h0400;
defparam \u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N3
dffeas \u0|cpu0|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_hi_imm16~0_combout  = (!\u0|cpu0|cpu|D_iw [0] & (!\u0|cpu0|cpu|D_iw [1] & ((\u0|cpu0|cpu|D_iw [3]) # (\u0|cpu0|cpu|D_iw [4]))))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [4]),
	.datac(\u0|cpu0|cpu|D_iw [0]),
	.datad(\u0|cpu0|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_hi_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_hi_imm16~0 .lut_mask = 16'h000E;
defparam \u0|cpu0|cpu|D_ctrl_hi_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_hi_imm16~1 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_hi_imm16~1_combout  = (\u0|cpu0|cpu|D_ctrl_hi_imm16~0_combout  & (\u0|cpu0|cpu|D_iw [5] & \u0|cpu0|cpu|D_iw [2]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|D_ctrl_hi_imm16~0_combout ),
	.datac(\u0|cpu0|cpu|D_iw [5]),
	.datad(\u0|cpu0|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_hi_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_hi_imm16~1 .lut_mask = 16'hC000;
defparam \u0|cpu0|cpu|D_ctrl_hi_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \u0|cpu0|cpu|R_ctrl_hi_imm16 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_hi_imm16~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[5]~15 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[5]~15_combout  = (\u0|cpu0|cpu|R_ctrl_force_src2_zero~q ) # ((\u0|cpu0|cpu|R_ctrl_src_imm5_shift_rot~q ) # (\u0|cpu0|cpu|R_ctrl_hi_imm16~q ))

	.dataa(\u0|cpu0|cpu|R_ctrl_force_src2_zero~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[5]~15 .lut_mask = 16'hFFFA;
defparam \u0|cpu0|cpu|E_src2[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~16 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~16_combout  = (\u0|cpu0|cpu|d_writedata [8] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [8]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~16 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~2 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~1 )) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # (GND)))
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~3  = CARRY((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.cout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .lut_mask = 16'h3C3F;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~4 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~3  $ (GND))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~3  & VCC))
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~5  = CARRY((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4] & 
// !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.cout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .lut_mask = 16'hC30C;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~2 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~2_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [28]))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo 
// [34] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [28]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~2 .lut_mask = 16'hEA2A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~6 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [5] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~5 )) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [5] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # (GND)))
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~7  = CARRY((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [5]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.cout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .lut_mask = 16'h3C3F;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~3 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~3_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [29])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout 
// ))))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [29]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~3 .lut_mask = 16'hD8F0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N5
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~8 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [6] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~7  $ (GND))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [6] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~7  & VCC))
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~9  = CARRY((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [6] & 
// !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.cout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .lut_mask = 16'hA50A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~4 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~4_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [30]))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo 
// [34] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [30]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~4 .lut_mask = 16'hE4CC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N7
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[4]~4 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[4]~4_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [6])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [4])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [6]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 16'hF5A0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~10 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [7] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~9 )) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [7] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # (GND)))
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~11  = CARRY((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [7]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.cout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .lut_mask = 16'h5A5F;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~5 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~5_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [31])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ))))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [31]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~5 .lut_mask = 16'hACCC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[5]~5 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[5]~5_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [7]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [5]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [5]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [7]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 16'hFA50;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_plus_one[5]~10 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_plus_one[5]~10_combout  = (\u0|cpu0|cpu|F_pc [5] & (!\u0|cpu0|cpu|F_pc_plus_one[4]~9 )) # (!\u0|cpu0|cpu|F_pc [5] & ((\u0|cpu0|cpu|F_pc_plus_one[4]~9 ) # (GND)))
// \u0|cpu0|cpu|F_pc_plus_one[5]~11  = CARRY((!\u0|cpu0|cpu|F_pc_plus_one[4]~9 ) # (!\u0|cpu0|cpu|F_pc [5]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|F_pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|F_pc_plus_one[4]~9 ),
	.combout(\u0|cpu0|cpu|F_pc_plus_one[5]~10_combout ),
	.cout(\u0|cpu0|cpu|F_pc_plus_one[5]~11 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_plus_one[5]~10 .lut_mask = 16'h3C3F;
defparam \u0|cpu0|cpu|F_pc_plus_one[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_plus_one[6]~12 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_plus_one[6]~12_combout  = (\u0|cpu0|cpu|F_pc [6] & (\u0|cpu0|cpu|F_pc_plus_one[5]~11  $ (GND))) # (!\u0|cpu0|cpu|F_pc [6] & (!\u0|cpu0|cpu|F_pc_plus_one[5]~11  & VCC))
// \u0|cpu0|cpu|F_pc_plus_one[6]~13  = CARRY((\u0|cpu0|cpu|F_pc [6] & !\u0|cpu0|cpu|F_pc_plus_one[5]~11 ))

	.dataa(\u0|cpu0|cpu|F_pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|F_pc_plus_one[5]~11 ),
	.combout(\u0|cpu0|cpu|F_pc_plus_one[6]~12_combout ),
	.cout(\u0|cpu0|cpu|F_pc_plus_one[6]~13 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_plus_one[6]~12 .lut_mask = 16'hA50A;
defparam \u0|cpu0|cpu|F_pc_plus_one[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[8]~3 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[8]~3_combout  = (!\u0|cpu0|cpu|E_src2[5]~15_combout  & ((\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|D_iw [14]))) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]))))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datad(\u0|cpu0|cpu|E_src2[5]~15_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[8]~3 .lut_mask = 16'h00CA;
defparam \u0|cpu0|cpu|R_src2_lo[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \u0|cpu0|cpu|E_src2[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[8]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~3 (
// Equation(s):
// \u0|cpu0|cpu|Add1~3_combout  = \u0|cpu0|cpu|E_src2 [8] $ (\u0|cpu0|cpu|E_alu_sub~q )

	.dataa(\u0|cpu0|cpu|E_src2 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~3 .lut_mask = 16'h55AA;
defparam \u0|cpu0|cpu|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~11 (
// Equation(s):
// \u0|cpu0|cpu|Add1~11_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [0])

	.dataa(\u0|cpu0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~11 .lut_mask = 16'h5A5A;
defparam \u0|cpu0|cpu|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~13 (
// Equation(s):
// \u0|cpu0|cpu|Add1~13_cout  = CARRY(\u0|cpu0|cpu|E_alu_sub~q )

	.dataa(\u0|cpu0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u0|cpu0|cpu|Add1~13_cout ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~13 .lut_mask = 16'h00AA;
defparam \u0|cpu0|cpu|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~14 (
// Equation(s):
// \u0|cpu0|cpu|Add1~14_combout  = (\u0|cpu0|cpu|Add1~11_combout  & ((\u0|cpu0|cpu|E_src1 [0] & (\u0|cpu0|cpu|Add1~13_cout  & VCC)) # (!\u0|cpu0|cpu|E_src1 [0] & (!\u0|cpu0|cpu|Add1~13_cout )))) # (!\u0|cpu0|cpu|Add1~11_combout  & ((\u0|cpu0|cpu|E_src1 [0] & 
// (!\u0|cpu0|cpu|Add1~13_cout )) # (!\u0|cpu0|cpu|E_src1 [0] & ((\u0|cpu0|cpu|Add1~13_cout ) # (GND)))))
// \u0|cpu0|cpu|Add1~15  = CARRY((\u0|cpu0|cpu|Add1~11_combout  & (!\u0|cpu0|cpu|E_src1 [0] & !\u0|cpu0|cpu|Add1~13_cout )) # (!\u0|cpu0|cpu|Add1~11_combout  & ((!\u0|cpu0|cpu|Add1~13_cout ) # (!\u0|cpu0|cpu|E_src1 [0]))))

	.dataa(\u0|cpu0|cpu|Add1~11_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~13_cout ),
	.combout(\u0|cpu0|cpu|Add1~14_combout ),
	.cout(\u0|cpu0|cpu|Add1~15 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~14 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_mem8~1_combout  = (\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & !\u0|cpu0|cpu|D_iw [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u0|cpu0|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_mem8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_mem8~1 .lut_mask = 16'h00F0;
defparam \u0|cpu0|cpu|D_ctrl_mem8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \u0|cpu0|cpu|E_mem_byte_en[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|E_mem_byte_en[0]~0_combout  = (\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & (((\u0|cpu0|cpu|D_ctrl_mem8~1_combout ) # (!\u0|cpu0|cpu|Add1~16_combout )))) # (!\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & (((!\u0|cpu0|cpu|Add1~14_combout  & 
// !\u0|cpu0|cpu|Add1~16_combout )) # (!\u0|cpu0|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\u0|cpu0|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u0|cpu0|cpu|Add1~14_combout ),
	.datac(\u0|cpu0|cpu|Add1~16_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_mem8~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_mem_byte_en[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_mem_byte_en[0]~0 .lut_mask = 16'hAB5F;
defparam \u0|cpu0|cpu|E_mem_byte_en[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \u0|cpu0|cpu|d_byteenable[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_mem_byte_en[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[32] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [32] = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u0|cpu0|cpu|d_byteenable [0] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]))

	.dataa(\u0|cpu0|cpu|d_byteenable [0]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[32] .lut_mask = 16'hFAF0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 16'hFFF0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N21
dffeas \u0|cpu0|cpu|d_writedata[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|d_writedata [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|cpu0|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~3 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[3]~3 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [3]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [3]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [3]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [3]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[3]~3 .lut_mask = 16'hCACA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N0
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~8 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~8_combout  = (\u0|cpu0|cpu|D_iw [3] & (!\u0|cpu0|cpu|D_iw [1] & (\u0|cpu0|cpu|D_iw [2] & \u0|cpu0|cpu|D_iw [0])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~8 .lut_mask = 16'h2000;
defparam \u0|cpu0|cpu|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N20
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_alu_force_xor~2 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_alu_force_xor~2_combout  = (\u0|cpu0|cpu|D_iw [3] & (!\u0|cpu0|cpu|D_iw [0] & (\u0|cpu0|cpu|D_iw [1] $ (!\u0|cpu0|cpu|D_iw [2]))))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_alu_force_xor~2 .lut_mask = 16'h0082;
defparam \u0|cpu0|cpu|D_ctrl_alu_force_xor~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N6
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~18 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~18_combout  = (\u0|cpu0|cpu|D_iw [3] & (\u0|cpu0|cpu|D_iw [1] & (\u0|cpu0|cpu|D_iw [2] & \u0|cpu0|cpu|D_iw [0])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~18 .lut_mask = 16'h8000;
defparam \u0|cpu0|cpu|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_force_src2_zero~7 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_force_src2_zero~7_combout  = (!\u0|cpu0|cpu|Equal0~8_combout  & (!\u0|cpu0|cpu|Equal0~18_combout  & ((!\u0|cpu0|cpu|D_iw [5]) # (!\u0|cpu0|cpu|D_ctrl_alu_force_xor~2_combout ))))

	.dataa(\u0|cpu0|cpu|Equal0~8_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datac(\u0|cpu0|cpu|D_iw [5]),
	.datad(\u0|cpu0|cpu|Equal0~18_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_force_src2_zero~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~7 .lut_mask = 16'h0015;
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N22
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~11 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~11_combout  = (!\u0|cpu0|cpu|D_iw [3] & (\u0|cpu0|cpu|D_iw [1] & (!\u0|cpu0|cpu|D_iw [2] & !\u0|cpu0|cpu|D_iw [0])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~11 .lut_mask = 16'h0004;
defparam \u0|cpu0|cpu|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_force_src2_zero~8 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_force_src2_zero~8_combout  = (!\u0|cpu0|cpu|D_iw [5] & \u0|cpu0|cpu|Equal0~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|D_iw [5]),
	.datad(\u0|cpu0|cpu|Equal0~11_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_force_src2_zero~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~8 .lut_mask = 16'h0F00;
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_retaddr~2_combout  = (\u0|cpu0|cpu|D_iw [4] & (((\u0|cpu0|cpu|Equal0~9_combout ) # (\u0|cpu0|cpu|D_ctrl_force_src2_zero~8_combout )) # (!\u0|cpu0|cpu|D_ctrl_force_src2_zero~7_combout )))

	.dataa(\u0|cpu0|cpu|D_iw [4]),
	.datab(\u0|cpu0|cpu|D_ctrl_force_src2_zero~7_combout ),
	.datac(\u0|cpu0|cpu|Equal0~9_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_force_src2_zero~8_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_retaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_retaddr~2 .lut_mask = 16'hAAA2;
defparam \u0|cpu0|cpu|D_ctrl_retaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~2 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~2_combout  = (!\u0|cpu0|cpu|D_iw [13] & (!\u0|cpu0|cpu|D_iw [11] & (\u0|cpu0|cpu|D_iw [16] & \u0|cpu0|cpu|D_iw [12])))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [11]),
	.datac(\u0|cpu0|cpu|D_iw [16]),
	.datad(\u0|cpu0|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~2 .lut_mask = 16'h1000;
defparam \u0|cpu0|cpu|Equal62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~3 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~3_combout  = (\u0|cpu0|cpu|D_iw [5] & \u0|cpu0|cpu|D_iw [4])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|D_iw [5]),
	.datac(\u0|cpu0|cpu|D_iw [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~3 .lut_mask = 16'hC0C0;
defparam \u0|cpu0|cpu|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \u0|cpu0|cpu|D_op_cmpge~0 (
// Equation(s):
// \u0|cpu0|cpu|D_op_cmpge~0_combout  = (\u0|cpu0|cpu|D_iw [14] & (\u0|cpu0|cpu|Equal0~2_combout  & (!\u0|cpu0|cpu|D_iw [15] & \u0|cpu0|cpu|Equal0~3_combout )))

	.dataa(\u0|cpu0|cpu|D_iw [14]),
	.datab(\u0|cpu0|cpu|Equal0~2_combout ),
	.datac(\u0|cpu0|cpu|D_iw [15]),
	.datad(\u0|cpu0|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_op_cmpge~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_op_cmpge~0 .lut_mask = 16'h0800;
defparam \u0|cpu0|cpu|D_op_cmpge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \u0|cpu0|cpu|D_op_opx_rsv17~0 (
// Equation(s):
// \u0|cpu0|cpu|D_op_opx_rsv17~0_combout  = (!\u0|cpu0|cpu|D_iw [14] & (\u0|cpu0|cpu|Equal0~2_combout  & (\u0|cpu0|cpu|D_iw [15] & \u0|cpu0|cpu|Equal0~3_combout )))

	.dataa(\u0|cpu0|cpu|D_iw [14]),
	.datab(\u0|cpu0|cpu|Equal0~2_combout ),
	.datac(\u0|cpu0|cpu|D_iw [15]),
	.datad(\u0|cpu0|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_op_opx_rsv17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_op_opx_rsv17~0 .lut_mask = 16'h4000;
defparam \u0|cpu0|cpu|D_op_opx_rsv17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N12
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~3 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~3_combout  = (!\u0|cpu0|cpu|D_iw [13] & (\u0|cpu0|cpu|D_iw [11] & (\u0|cpu0|cpu|D_iw [16] & \u0|cpu0|cpu|D_iw [12])))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [11]),
	.datac(\u0|cpu0|cpu|D_iw [16]),
	.datad(\u0|cpu0|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~3 .lut_mask = 16'h4000;
defparam \u0|cpu0|cpu|Equal62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~18 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~18_combout  = (\u0|cpu0|cpu|Equal62~2_combout  & (!\u0|cpu0|cpu|D_op_cmpge~0_combout  & (!\u0|cpu0|cpu|D_op_opx_rsv17~0_combout ))) # (!\u0|cpu0|cpu|Equal62~2_combout  & (((!\u0|cpu0|cpu|D_op_cmpge~0_combout  & 
// !\u0|cpu0|cpu|D_op_opx_rsv17~0_combout )) # (!\u0|cpu0|cpu|Equal62~3_combout )))

	.dataa(\u0|cpu0|cpu|Equal62~2_combout ),
	.datab(\u0|cpu0|cpu|D_op_cmpge~0_combout ),
	.datac(\u0|cpu0|cpu|D_op_opx_rsv17~0_combout ),
	.datad(\u0|cpu0|cpu|Equal62~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~18 .lut_mask = 16'h0357;
defparam \u0|cpu0|cpu|D_ctrl_exception~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N2
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~8 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~8_combout  = (!\u0|cpu0|cpu|D_iw [16] & (\u0|cpu0|cpu|D_iw [13] & (\u0|cpu0|cpu|D_iw [11] & !\u0|cpu0|cpu|D_iw [12])))

	.dataa(\u0|cpu0|cpu|D_iw [16]),
	.datab(\u0|cpu0|cpu|D_iw [13]),
	.datac(\u0|cpu0|cpu|D_iw [11]),
	.datad(\u0|cpu0|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~8 .lut_mask = 16'h0040;
defparam \u0|cpu0|cpu|Equal62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N30
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~7 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~7_combout  = (\u0|cpu0|cpu|D_iw [3] & (!\u0|cpu0|cpu|D_iw [1] & (!\u0|cpu0|cpu|D_iw [2] & \u0|cpu0|cpu|D_iw [0])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~7 .lut_mask = 16'h0200;
defparam \u0|cpu0|cpu|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~19 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~19_combout  = (!\u0|cpu0|cpu|Equal0~7_combout  & ((!\u0|cpu0|cpu|Equal62~8_combout ) # (!\u0|cpu0|cpu|D_op_opx_rsv17~0_combout )))

	.dataa(\u0|cpu0|cpu|D_op_opx_rsv17~0_combout ),
	.datab(\u0|cpu0|cpu|Equal62~8_combout ),
	.datac(\u0|cpu0|cpu|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~19 .lut_mask = 16'h0707;
defparam \u0|cpu0|cpu|D_ctrl_exception~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~13 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~13_combout  = (\u0|cpu0|cpu|D_iw [13] & (!\u0|cpu0|cpu|D_iw [11] & (!\u0|cpu0|cpu|D_iw [12] & \u0|cpu0|cpu|D_iw [16])))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [11]),
	.datac(\u0|cpu0|cpu|D_iw [12]),
	.datad(\u0|cpu0|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~13 .lut_mask = 16'h0200;
defparam \u0|cpu0|cpu|Equal62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~6 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~6_combout  = (!\u0|cpu0|cpu|D_iw [13] & (!\u0|cpu0|cpu|D_iw [11] & (!\u0|cpu0|cpu|D_iw [12] & \u0|cpu0|cpu|D_iw [16])))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [11]),
	.datac(\u0|cpu0|cpu|D_iw [12]),
	.datad(\u0|cpu0|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~6 .lut_mask = 16'h0100;
defparam \u0|cpu0|cpu|Equal62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N18
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~12 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~12_combout  = (\u0|cpu0|cpu|D_iw [16] & (\u0|cpu0|cpu|D_iw [13] & (!\u0|cpu0|cpu|D_iw [11] & \u0|cpu0|cpu|D_iw [12])))

	.dataa(\u0|cpu0|cpu|D_iw [16]),
	.datab(\u0|cpu0|cpu|D_iw [13]),
	.datac(\u0|cpu0|cpu|D_iw [11]),
	.datad(\u0|cpu0|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~12 .lut_mask = 16'h0800;
defparam \u0|cpu0|cpu|Equal62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~20 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~20_combout  = (!\u0|cpu0|cpu|Equal62~13_combout  & (!\u0|cpu0|cpu|Equal62~6_combout  & (!\u0|cpu0|cpu|Equal62~12_combout  & !\u0|cpu0|cpu|Equal62~0_combout )))

	.dataa(\u0|cpu0|cpu|Equal62~13_combout ),
	.datab(\u0|cpu0|cpu|Equal62~6_combout ),
	.datac(\u0|cpu0|cpu|Equal62~12_combout ),
	.datad(\u0|cpu0|cpu|Equal62~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~20 .lut_mask = 16'h0001;
defparam \u0|cpu0|cpu|D_ctrl_exception~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~11 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~11_combout  = (\u0|cpu0|cpu|D_iw [13] & (\u0|cpu0|cpu|D_iw [11] & (\u0|cpu0|cpu|D_iw [12] & \u0|cpu0|cpu|D_iw [16])))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [11]),
	.datac(\u0|cpu0|cpu|D_iw [12]),
	.datad(\u0|cpu0|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~11 .lut_mask = 16'h8000;
defparam \u0|cpu0|cpu|Equal62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~23 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~23_combout  = (\u0|cpu0|cpu|D_iw [15] & (!\u0|cpu0|cpu|Equal62~11_combout  & ((\u0|cpu0|cpu|D_ctrl_exception~20_combout ) # (!\u0|cpu0|cpu|D_iw [14])))) # (!\u0|cpu0|cpu|D_iw [15] & (((!\u0|cpu0|cpu|Equal62~11_combout ) # 
// (!\u0|cpu0|cpu|D_iw [14]))))

	.dataa(\u0|cpu0|cpu|D_iw [15]),
	.datab(\u0|cpu0|cpu|D_ctrl_exception~20_combout ),
	.datac(\u0|cpu0|cpu|D_iw [14]),
	.datad(\u0|cpu0|cpu|Equal62~11_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~23 .lut_mask = 16'h05DF;
defparam \u0|cpu0|cpu|D_ctrl_exception~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~21 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~21_combout  = (\u0|cpu0|cpu|D_ctrl_exception~18_combout  & (\u0|cpu0|cpu|D_ctrl_exception~19_combout  & ((\u0|cpu0|cpu|D_ctrl_exception~23_combout ) # (!\u0|cpu0|cpu|Equal0~4_combout ))))

	.dataa(\u0|cpu0|cpu|D_ctrl_exception~18_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_exception~19_combout ),
	.datac(\u0|cpu0|cpu|Equal0~4_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_exception~23_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~21 .lut_mask = 16'h8808;
defparam \u0|cpu0|cpu|D_ctrl_exception~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~14 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~14_combout  = (\u0|cpu0|cpu|D_iw [13] & (\u0|cpu0|cpu|D_iw [11] & (!\u0|cpu0|cpu|D_iw [12] & \u0|cpu0|cpu|D_iw [16])))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [11]),
	.datac(\u0|cpu0|cpu|D_iw [12]),
	.datad(\u0|cpu0|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~14 .lut_mask = 16'h0800;
defparam \u0|cpu0|cpu|Equal62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_retaddr~1_combout  = (!\u0|cpu0|cpu|D_iw [15] & ((\u0|cpu0|cpu|Equal62~14_combout ) # (\u0|cpu0|cpu|Equal62~13_combout )))

	.dataa(\u0|cpu0|cpu|Equal62~14_combout ),
	.datab(\u0|cpu0|cpu|Equal62~13_combout ),
	.datac(\u0|cpu0|cpu|D_iw [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_retaddr~1 .lut_mask = 16'h0E0E;
defparam \u0|cpu0|cpu|D_ctrl_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~10 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~10_combout  = (\u0|cpu0|cpu|D_iw [13] & (!\u0|cpu0|cpu|D_iw [11] & (!\u0|cpu0|cpu|D_iw [12] & !\u0|cpu0|cpu|D_iw [16])))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [11]),
	.datac(\u0|cpu0|cpu|D_iw [12]),
	.datad(\u0|cpu0|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~10 .lut_mask = 16'h0002;
defparam \u0|cpu0|cpu|Equal62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_retaddr~0_combout  = (\u0|cpu0|cpu|D_iw [15] & ((\u0|cpu0|cpu|Equal62~8_combout ) # (\u0|cpu0|cpu|Equal62~10_combout )))

	.dataa(\u0|cpu0|cpu|Equal62~8_combout ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|D_iw [15]),
	.datad(\u0|cpu0|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_retaddr~0 .lut_mask = 16'hF0A0;
defparam \u0|cpu0|cpu|D_ctrl_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_shift_rot_right~4 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_shift_rot_right~4_combout  = (\u0|cpu0|cpu|Equal0~2_combout  & (\u0|cpu0|cpu|D_iw [5] & (\u0|cpu0|cpu|D_iw [14] & \u0|cpu0|cpu|D_iw [4])))

	.dataa(\u0|cpu0|cpu|Equal0~2_combout ),
	.datab(\u0|cpu0|cpu|D_iw [5]),
	.datac(\u0|cpu0|cpu|D_iw [14]),
	.datad(\u0|cpu0|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_shift_rot_right~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_shift_rot_right~4 .lut_mask = 16'h8000;
defparam \u0|cpu0|cpu|D_ctrl_shift_rot_right~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N8
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~5 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~5_combout  = (!\u0|cpu0|cpu|D_iw [3] & (!\u0|cpu0|cpu|D_iw [1] & (!\u0|cpu0|cpu|D_iw [2] & !\u0|cpu0|cpu|D_iw [0])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~5 .lut_mask = 16'h0001;
defparam \u0|cpu0|cpu|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_force_src2_zero~13 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_force_src2_zero~13_combout  = (\u0|cpu0|cpu|D_iw [5]) # ((\u0|cpu0|cpu|D_iw [4]) # ((!\u0|cpu0|cpu|Equal0~5_combout  & !\u0|cpu0|cpu|Equal0~11_combout )))

	.dataa(\u0|cpu0|cpu|Equal0~5_combout ),
	.datab(\u0|cpu0|cpu|D_iw [5]),
	.datac(\u0|cpu0|cpu|Equal0~11_combout ),
	.datad(\u0|cpu0|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_force_src2_zero~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~13 .lut_mask = 16'hFFCD;
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_force_src2_zero~14 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_force_src2_zero~14_combout  = (\u0|cpu0|cpu|D_ctrl_force_src2_zero~13_combout  & (((!\u0|cpu0|cpu|D_ctrl_retaddr~1_combout  & !\u0|cpu0|cpu|D_ctrl_retaddr~0_combout )) # (!\u0|cpu0|cpu|D_ctrl_shift_rot_right~4_combout )))

	.dataa(\u0|cpu0|cpu|D_ctrl_retaddr~1_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_retaddr~0_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_shift_rot_right~4_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_force_src2_zero~13_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_force_src2_zero~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~14 .lut_mask = 16'h1F00;
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~16 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~16_combout  = (!\u0|cpu0|cpu|D_iw [5] & \u0|cpu0|cpu|Equal0~2_combout )

	.dataa(\u0|cpu0|cpu|D_iw [5]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~16 .lut_mask = 16'h5050;
defparam \u0|cpu0|cpu|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_force_src2_zero~15 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_force_src2_zero~15_combout  = (\u0|cpu0|cpu|D_ctrl_exception~17_combout  & (\u0|cpu0|cpu|D_ctrl_exception~21_combout  & (\u0|cpu0|cpu|D_ctrl_force_src2_zero~14_combout  & !\u0|cpu0|cpu|Equal0~16_combout )))

	.dataa(\u0|cpu0|cpu|D_ctrl_exception~17_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_exception~21_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_force_src2_zero~14_combout ),
	.datad(\u0|cpu0|cpu|Equal0~16_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_force_src2_zero~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~15 .lut_mask = 16'h0080;
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~9 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout  = (\u0|cpu0|cpu|D_iw [14] & !\u0|cpu0|cpu|D_iw [15])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|D_iw [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~9 .lut_mask = 16'h0C0C;
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~9 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~9_combout  = (\u0|cpu0|cpu|D_iw [13] & (\u0|cpu0|cpu|D_iw [11] & (\u0|cpu0|cpu|D_iw [12] & !\u0|cpu0|cpu|D_iw [16])))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [11]),
	.datac(\u0|cpu0|cpu|D_iw [12]),
	.datad(\u0|cpu0|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~9 .lut_mask = 16'h0080;
defparam \u0|cpu0|cpu|Equal62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_retaddr~5 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_retaddr~5_combout  = (!\u0|cpu0|cpu|D_iw [14] & ((\u0|cpu0|cpu|Equal62~13_combout ) # ((!\u0|cpu0|cpu|D_iw [15] & \u0|cpu0|cpu|Equal62~11_combout ))))

	.dataa(\u0|cpu0|cpu|D_iw [15]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|Equal62~13_combout ),
	.datad(\u0|cpu0|cpu|Equal62~11_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_retaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_retaddr~5 .lut_mask = 16'h3130;
defparam \u0|cpu0|cpu|D_ctrl_retaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_retaddr~6 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_retaddr~6_combout  = (\u0|cpu0|cpu|D_ctrl_retaddr~5_combout ) # ((!\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout  & ((\u0|cpu0|cpu|Equal62~14_combout ) # (\u0|cpu0|cpu|Equal62~9_combout ))))

	.dataa(\u0|cpu0|cpu|Equal62~14_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.datac(\u0|cpu0|cpu|Equal62~9_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_retaddr~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_retaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_retaddr~6 .lut_mask = 16'hFF32;
defparam \u0|cpu0|cpu|D_ctrl_retaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_retaddr~7 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_retaddr~7_combout  = (\u0|cpu0|cpu|D_iw [5] & ((\u0|cpu0|cpu|Equal0~9_combout ) # ((\u0|cpu0|cpu|D_ctrl_retaddr~6_combout  & \u0|cpu0|cpu|Equal0~4_combout )))) # (!\u0|cpu0|cpu|D_iw [5] & (\u0|cpu0|cpu|D_ctrl_retaddr~6_combout  & 
// ((\u0|cpu0|cpu|Equal0~4_combout ))))

	.dataa(\u0|cpu0|cpu|D_iw [5]),
	.datab(\u0|cpu0|cpu|D_ctrl_retaddr~6_combout ),
	.datac(\u0|cpu0|cpu|Equal0~9_combout ),
	.datad(\u0|cpu0|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_retaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_retaddr~7 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|D_ctrl_retaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N4
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~10 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~10_combout  = (!\u0|cpu0|cpu|D_iw [3] & (!\u0|cpu0|cpu|D_iw [1] & (\u0|cpu0|cpu|D_iw [2] & !\u0|cpu0|cpu|D_iw [0])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~10 .lut_mask = 16'h0010;
defparam \u0|cpu0|cpu|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_retaddr~3_combout  = (\u0|cpu0|cpu|D_iw [5] & ((\u0|cpu0|cpu|Equal0~11_combout ) # (\u0|cpu0|cpu|Equal0~10_combout )))

	.dataa(\u0|cpu0|cpu|D_iw [5]),
	.datab(\u0|cpu0|cpu|Equal0~11_combout ),
	.datac(\u0|cpu0|cpu|Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_retaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_retaddr~3 .lut_mask = 16'hA8A8;
defparam \u0|cpu0|cpu|D_ctrl_retaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_retaddr~4 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_retaddr~4_combout  = (!\u0|cpu0|cpu|D_iw [4] & ((\u0|cpu0|cpu|D_ctrl_retaddr~3_combout ) # (\u0|cpu0|cpu|Equal0~2_combout )))

	.dataa(\u0|cpu0|cpu|D_iw [4]),
	.datab(\u0|cpu0|cpu|D_ctrl_retaddr~3_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_retaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_retaddr~4 .lut_mask = 16'h5544;
defparam \u0|cpu0|cpu|D_ctrl_retaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_retaddr~8 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_retaddr~8_combout  = (\u0|cpu0|cpu|D_ctrl_retaddr~2_combout ) # (((\u0|cpu0|cpu|D_ctrl_retaddr~7_combout ) # (\u0|cpu0|cpu|D_ctrl_retaddr~4_combout )) # (!\u0|cpu0|cpu|D_ctrl_force_src2_zero~15_combout ))

	.dataa(\u0|cpu0|cpu|D_ctrl_retaddr~2_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_force_src2_zero~15_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_retaddr~7_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_retaddr~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_retaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_retaddr~8 .lut_mask = 16'hFFFB;
defparam \u0|cpu0|cpu|D_ctrl_retaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \u0|cpu0|cpu|R_ctrl_retaddr (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_retaddr~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1~37 (
// Equation(s):
// \u0|cpu0|cpu|R_src1~37_combout  = (\u0|cpu0|cpu|E_valid_from_R~q  & ((\u0|cpu0|cpu|R_ctrl_br~q ) # ((\u0|cpu0|cpu|R_ctrl_retaddr~q  & \u0|cpu0|cpu|R_valid~q )))) # (!\u0|cpu0|cpu|E_valid_from_R~q  & (\u0|cpu0|cpu|R_ctrl_retaddr~q  & 
// ((\u0|cpu0|cpu|R_valid~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|R_ctrl_retaddr~q ),
	.datac(\u0|cpu0|cpu|R_ctrl_br~q ),
	.datad(\u0|cpu0|cpu|R_valid~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1~37 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|R_src1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[42] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [42] = (\u0|cpu0|cpu|W_alu_result [6] & ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]) # ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1] & \u0|cpu0|cpu|F_pc [4])))) # (!\u0|cpu0|cpu|W_alu_result [6] & 
// (((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1] & \u0|cpu0|cpu|F_pc [4]))))

	.dataa(\u0|cpu0|cpu|W_alu_result [6]),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(\u0|cpu0|cpu|F_pc [4]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[42] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N18
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~14 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~14_combout  = (\u0|cpu0|cpu|D_iw [3] & (!\u0|cpu0|cpu|D_iw [1] & (!\u0|cpu0|cpu|D_iw [2] & !\u0|cpu0|cpu|D_iw [0])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~14 .lut_mask = 16'h0002;
defparam \u0|cpu0|cpu|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_br_cmp~2 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_br_cmp~2_combout  = (\u0|cpu0|cpu|Equal0~5_combout  & (((\u0|cpu0|cpu|Equal0~14_combout  & !\u0|cpu0|cpu|Equal0~3_combout )) # (!\u0|cpu0|cpu|D_ctrl_jmp_direct~0_combout ))) # (!\u0|cpu0|cpu|Equal0~5_combout  & 
// (\u0|cpu0|cpu|Equal0~14_combout  & ((!\u0|cpu0|cpu|Equal0~3_combout ))))

	.dataa(\u0|cpu0|cpu|Equal0~5_combout ),
	.datab(\u0|cpu0|cpu|Equal0~14_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_jmp_direct~0_combout ),
	.datad(\u0|cpu0|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_br_cmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_br_cmp~2 .lut_mask = 16'h0ACE;
defparam \u0|cpu0|cpu|D_ctrl_br_cmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N16
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~5 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~5_combout  = (!\u0|cpu0|cpu|D_iw [16] & (!\u0|cpu0|cpu|D_iw [13] & (!\u0|cpu0|cpu|D_iw [11] & !\u0|cpu0|cpu|D_iw [12])))

	.dataa(\u0|cpu0|cpu|D_iw [16]),
	.datab(\u0|cpu0|cpu|D_iw [13]),
	.datac(\u0|cpu0|cpu|D_iw [11]),
	.datad(\u0|cpu0|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~5 .lut_mask = 16'h0001;
defparam \u0|cpu0|cpu|Equal62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_br_cmp~5 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_br_cmp~5_combout  = (\u0|cpu0|cpu|D_iw [15] & ((\u0|cpu0|cpu|Equal62~5_combout ) # ((!\u0|cpu0|cpu|D_iw [14] & \u0|cpu0|cpu|Equal62~6_combout )))) # (!\u0|cpu0|cpu|D_iw [15] & (((\u0|cpu0|cpu|Equal62~6_combout ))))

	.dataa(\u0|cpu0|cpu|D_iw [14]),
	.datab(\u0|cpu0|cpu|D_iw [15]),
	.datac(\u0|cpu0|cpu|Equal62~5_combout ),
	.datad(\u0|cpu0|cpu|Equal62~6_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_br_cmp~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_br_cmp~5 .lut_mask = 16'hF7C0;
defparam \u0|cpu0|cpu|D_ctrl_br_cmp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_br_cmp~3 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_br_cmp~3_combout  = (\u0|cpu0|cpu|R_ctrl_br_nxt~1_combout ) # ((\u0|cpu0|cpu|Equal0~4_combout  & \u0|cpu0|cpu|D_ctrl_br_cmp~5_combout ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|Equal0~4_combout ),
	.datac(\u0|cpu0|cpu|R_ctrl_br_nxt~1_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_br_cmp~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_br_cmp~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_br_cmp~3 .lut_mask = 16'hFCF0;
defparam \u0|cpu0|cpu|D_ctrl_br_cmp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_br_cmp~4 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_br_cmp~4_combout  = (\u0|cpu0|cpu|D_ctrl_br_cmp~2_combout ) # ((\u0|cpu0|cpu|D_ctrl_br_cmp~3_combout ) # ((\u0|cpu0|cpu|D_op_cmpge~0_combout  & \u0|cpu0|cpu|Equal62~5_combout )))

	.dataa(\u0|cpu0|cpu|D_ctrl_br_cmp~2_combout ),
	.datab(\u0|cpu0|cpu|D_op_cmpge~0_combout ),
	.datac(\u0|cpu0|cpu|Equal62~5_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_br_cmp~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_br_cmp~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_br_cmp~4 .lut_mask = 16'hFFEA;
defparam \u0|cpu0|cpu|D_ctrl_br_cmp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \u0|cpu0|cpu|R_ctrl_br_cmp (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_br_cmp~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N4
cycloneive_lcell_comb \u0|cpu0|cpu|D_op_rdctl (
// Equation(s):
// \u0|cpu0|cpu|D_op_rdctl~combout  = (!\u0|cpu0|cpu|D_iw [15] & (!\u0|cpu0|cpu|D_iw [14] & (\u0|cpu0|cpu|Equal0~4_combout  & \u0|cpu0|cpu|Equal62~12_combout )))

	.dataa(\u0|cpu0|cpu|D_iw [15]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|Equal0~4_combout ),
	.datad(\u0|cpu0|cpu|Equal62~12_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_op_rdctl~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_op_rdctl .lut_mask = 16'h1000;
defparam \u0|cpu0|cpu|D_op_rdctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N5
dffeas \u0|cpu0|cpu|R_ctrl_rd_ctl_reg (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \u0|cpu0|cpu|E_alu_result~0 (
// Equation(s):
// \u0|cpu0|cpu|E_alu_result~0_combout  = (\u0|cpu0|cpu|R_ctrl_br_cmp~q ) # (\u0|cpu0|cpu|R_ctrl_rd_ctl_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|R_ctrl_br_cmp~q ),
	.datad(\u0|cpu0|cpu|R_ctrl_rd_ctl_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_alu_result~0 .lut_mask = 16'hFFF0;
defparam \u0|cpu0|cpu|E_alu_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) 
// # (!\u0|jtag_uart|wr_rfifo~combout )))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart|wr_rfifo~combout  $ 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\u0|jtag_uart|wr_rfifo~combout ),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N12
cycloneive_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N13
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
cycloneive_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N11
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
cycloneive_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N25
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .clock_type = "global clock";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[8]~12 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[8]~12_combout  = (\u0|cpu0|cpu|E_src1 [8] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [8]))))) # (!\u0|cpu0|cpu|E_src1 [8] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src2 [8]))) 
// # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src2 [8]))))

	.dataa(\u0|cpu0|cpu|E_src1 [8]),
	.datab(\u0|cpu0|cpu|R_logic_op [1]),
	.datac(\u0|cpu0|cpu|R_logic_op [0]),
	.datad(\u0|cpu0|cpu|E_src2 [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[8]~12 .lut_mask = 16'h6C89;
defparam \u0|cpu0|cpu|E_logic_result[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[8]~7 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[8]~7_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[8]~12_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~30_combout ))

	.dataa(\u0|cpu0|cpu|Add1~30_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[8]~12_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[8]~7 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|W_alu_result[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N22
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_shift_rot_right~2 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_shift_rot_right~2_combout  = (\u0|cpu0|cpu|D_iw [12] & ((\u0|cpu0|cpu|D_iw [15]) # ((!\u0|cpu0|cpu|D_iw [16] & \u0|cpu0|cpu|D_iw [11]))))

	.dataa(\u0|cpu0|cpu|D_iw [16]),
	.datab(\u0|cpu0|cpu|D_iw [15]),
	.datac(\u0|cpu0|cpu|D_iw [11]),
	.datad(\u0|cpu0|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_shift_rot_right~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_shift_rot_right~2 .lut_mask = 16'hDC00;
defparam \u0|cpu0|cpu|D_ctrl_shift_rot_right~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N4
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_shift_rot_right~3 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_shift_rot_right~3_combout  = (\u0|cpu0|cpu|D_ctrl_shift_rot_right~2_combout  & (\u0|cpu0|cpu|D_iw [14] & (!\u0|cpu0|cpu|D_iw [13] & \u0|cpu0|cpu|Equal0~4_combout )))

	.dataa(\u0|cpu0|cpu|D_ctrl_shift_rot_right~2_combout ),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|D_iw [13]),
	.datad(\u0|cpu0|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_shift_rot_right~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_shift_rot_right~3 .lut_mask = 16'h0800;
defparam \u0|cpu0|cpu|D_ctrl_shift_rot_right~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N5
dffeas \u0|cpu0|cpu|R_ctrl_shift_rot_right (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_shift_rot_right~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N18
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_shift_logical~0_combout  = (!\u0|cpu0|cpu|D_iw [13] & (\u0|cpu0|cpu|D_iw [12] & !\u0|cpu0|cpu|D_iw [16]))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [12]),
	.datac(\u0|cpu0|cpu|D_iw [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_shift_logical~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_shift_logical~0 .lut_mask = 16'h0404;
defparam \u0|cpu0|cpu|D_ctrl_shift_logical~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N22
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~4 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~4_combout  = (!\u0|cpu0|cpu|D_iw [13] & (\u0|cpu0|cpu|D_iw [12] & (!\u0|cpu0|cpu|D_iw [16] & \u0|cpu0|cpu|D_iw [11])))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [12]),
	.datac(\u0|cpu0|cpu|D_iw [16]),
	.datad(\u0|cpu0|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~4 .lut_mask = 16'h0400;
defparam \u0|cpu0|cpu|Equal62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N8
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~1 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~1_combout  = (!\u0|cpu0|cpu|D_iw [13] & (\u0|cpu0|cpu|D_iw [12] & (!\u0|cpu0|cpu|D_iw [16] & !\u0|cpu0|cpu|D_iw [11])))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [12]),
	.datac(\u0|cpu0|cpu|D_iw [16]),
	.datad(\u0|cpu0|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~1 .lut_mask = 16'h0004;
defparam \u0|cpu0|cpu|Equal62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N20
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_shift_logical~1 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_shift_logical~1_combout  = (\u0|cpu0|cpu|D_iw [14] & (((\u0|cpu0|cpu|Equal62~4_combout ) # (\u0|cpu0|cpu|Equal62~1_combout )))) # (!\u0|cpu0|cpu|D_iw [14] & (\u0|cpu0|cpu|D_ctrl_shift_logical~0_combout ))

	.dataa(\u0|cpu0|cpu|D_ctrl_shift_logical~0_combout ),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|Equal62~4_combout ),
	.datad(\u0|cpu0|cpu|Equal62~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_shift_logical~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_shift_logical~1 .lut_mask = 16'hEEE2;
defparam \u0|cpu0|cpu|D_ctrl_shift_logical~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N10
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_shift_logical~2 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_shift_logical~2_combout  = (\u0|cpu0|cpu|D_iw [15] & (\u0|cpu0|cpu|Equal0~4_combout  & \u0|cpu0|cpu|D_ctrl_shift_logical~1_combout ))

	.dataa(\u0|cpu0|cpu|D_iw [15]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|Equal0~4_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_shift_logical~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_shift_logical~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_shift_logical~2 .lut_mask = 16'hA000;
defparam \u0|cpu0|cpu|D_ctrl_shift_logical~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N11
dffeas \u0|cpu0|cpu|R_ctrl_shift_logical (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_shift_logical~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[9]~13 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[9]~13_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [10])) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [8])))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [10]),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [8]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[9]~13 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_mem32~0_combout  = (!\u0|cpu0|cpu|D_iw [3] & (\u0|cpu0|cpu|D_iw [4] & (\u0|cpu0|cpu|D_iw [0] & \u0|cpu0|cpu|D_iw [2])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [4]),
	.datac(\u0|cpu0|cpu|D_iw [0]),
	.datad(\u0|cpu0|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_mem32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_mem32~0 .lut_mask = 16'h4000;
defparam \u0|cpu0|cpu|D_ctrl_mem32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_aligning_data_nxt~1_combout  = (!\u0|cpu0|cpu|D_ctrl_mem32~0_combout  & \u0|cpu0|cpu|d_read~q )

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|D_ctrl_mem32~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 16'h3300;
defparam \u0|cpu0|cpu|av_ld_aligning_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_align_cycle_nxt[0]~1_combout  = (!\u0|cpu0|cpu|av_ld_align_cycle [0] & ((\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout ) # (!\u0|cpu0|cpu|d_read~q )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|av_ld_align_cycle [0]),
	.datad(\u0|cpu0|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_align_cycle_nxt[0]~1 .lut_mask = 16'h0A0F;
defparam \u0|cpu0|cpu|av_ld_align_cycle_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \u0|cpu0|cpu|av_ld_align_cycle[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_align_cycle_nxt[1]~0_combout  = (\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & ((\u0|cpu0|cpu|av_ld_align_cycle [1] $ (\u0|cpu0|cpu|av_ld_align_cycle [0])))) # (!\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & 
// (!\u0|cpu0|cpu|d_read~q  & (\u0|cpu0|cpu|av_ld_align_cycle [1] $ (\u0|cpu0|cpu|av_ld_align_cycle [0]))))

	.dataa(\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datab(\u0|cpu0|cpu|d_read~q ),
	.datac(\u0|cpu0|cpu|av_ld_align_cycle [1]),
	.datad(\u0|cpu0|cpu|av_ld_align_cycle [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_align_cycle_nxt[1]~0 .lut_mask = 16'h0BB0;
defparam \u0|cpu0|cpu|av_ld_align_cycle_nxt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \u0|cpu0|cpu|av_ld_align_cycle[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_aligning_data_nxt~0_combout  = (\u0|cpu0|cpu|av_ld_align_cycle [0] $ (((\u0|cpu0|cpu|D_iw [4]) # (!\u0|cpu0|cpu|D_ctrl_mem16~0_combout )))) # (!\u0|cpu0|cpu|av_ld_align_cycle [1])

	.dataa(\u0|cpu0|cpu|D_ctrl_mem16~0_combout ),
	.datab(\u0|cpu0|cpu|av_ld_align_cycle [0]),
	.datac(\u0|cpu0|cpu|D_iw [4]),
	.datad(\u0|cpu0|cpu|av_ld_align_cycle [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 16'h39FF;
defparam \u0|cpu0|cpu|av_ld_aligning_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_aligning_data_nxt~2_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (((\u0|cpu0|cpu|av_ld_aligning_data_nxt~0_combout )))) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & (!\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & 
// (\u0|cpu0|cpu|av_ld_aligning_data_nxt~1_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datab(\u0|cpu0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datac(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datad(\u0|cpu0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_aligning_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_aligning_data_nxt~2 .lut_mask = 16'hF404;
defparam \u0|cpu0|cpu|av_ld_aligning_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \u0|cpu0|cpu|av_ld_aligning_data (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_aligning_data_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[0]~30 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[0]~30_combout  = (\u0|cpu0|cpu|E_src2 [0] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src1 [0]))))) # (!\u0|cpu0|cpu|E_src2 [0] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src1 [0]))) 
// # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src1 [0]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [0]),
	.datab(\u0|cpu0|cpu|R_logic_op [1]),
	.datac(\u0|cpu0|cpu|E_src2 [0]),
	.datad(\u0|cpu0|cpu|E_src1 [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[0]~30 .lut_mask = 16'h6CC1;
defparam \u0|cpu0|cpu|E_logic_result[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[0]~14 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[0]~14_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[0]~30_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~14_combout ))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|Add1~14_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[0]~30_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[0]~14 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|W_alu_result[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cycloneive_lcell_comb \u0|cpu0|cpu|D_op_opx_rsv63~0 (
// Equation(s):
// \u0|cpu0|cpu|D_op_opx_rsv63~0_combout  = (\u0|cpu0|cpu|D_iw [15] & \u0|cpu0|cpu|D_iw [14])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|D_iw [15]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_op_opx_rsv63~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_op_opx_rsv63~0 .lut_mask = 16'hCC00;
defparam \u0|cpu0|cpu|D_op_opx_rsv63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_shift_rot~0_combout  = (\u0|cpu0|cpu|D_op_opx_rsv63~0_combout  & ((\u0|cpu0|cpu|Equal62~3_combout ) # ((\u0|cpu0|cpu|Equal62~1_combout ) # (\u0|cpu0|cpu|Equal62~2_combout ))))

	.dataa(\u0|cpu0|cpu|Equal62~3_combout ),
	.datab(\u0|cpu0|cpu|Equal62~1_combout ),
	.datac(\u0|cpu0|cpu|Equal62~2_combout ),
	.datad(\u0|cpu0|cpu|D_op_opx_rsv63~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_shift_rot~0 .lut_mask = 16'hFE00;
defparam \u0|cpu0|cpu|D_ctrl_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N28
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_shift_rot~1_combout  = (!\u0|cpu0|cpu|D_iw [14] & ((\u0|cpu0|cpu|D_iw [15] & (\u0|cpu0|cpu|D_ctrl_shift_logical~0_combout )) # (!\u0|cpu0|cpu|D_iw [15] & ((\u0|cpu0|cpu|Equal62~1_combout )))))

	.dataa(\u0|cpu0|cpu|D_iw [15]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|D_ctrl_shift_logical~0_combout ),
	.datad(\u0|cpu0|cpu|Equal62~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_shift_rot~1 .lut_mask = 16'h3120;
defparam \u0|cpu0|cpu|D_ctrl_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N24
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_shift_rot~2 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_shift_rot~2_combout  = (\u0|cpu0|cpu|D_ctrl_shift_rot~1_combout ) # ((\u0|cpu0|cpu|Equal62~4_combout  & ((\u0|cpu0|cpu|D_iw [14]) # (!\u0|cpu0|cpu|D_iw [15]))))

	.dataa(\u0|cpu0|cpu|D_iw [15]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|Equal62~4_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_shift_rot~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_shift_rot~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_shift_rot~2 .lut_mask = 16'hFFD0;
defparam \u0|cpu0|cpu|D_ctrl_shift_rot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N16
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_shift_rot~3 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_shift_rot~3_combout  = (\u0|cpu0|cpu|Equal0~4_combout  & ((\u0|cpu0|cpu|D_ctrl_shift_rot~0_combout ) # (\u0|cpu0|cpu|D_ctrl_shift_rot~2_combout )))

	.dataa(\u0|cpu0|cpu|Equal0~4_combout ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|D_ctrl_shift_rot~0_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_shift_rot~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_shift_rot~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_shift_rot~3 .lut_mask = 16'hAAA0;
defparam \u0|cpu0|cpu|D_ctrl_shift_rot~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N17
dffeas \u0|cpu0|cpu|R_ctrl_shift_rot (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_shift_rot~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \u0|cpu0|cpu|W_alu_result[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[0]~14_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_rshift8~0 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_rshift8~0_combout  = (\u0|cpu0|cpu|W_alu_result [1] & (((!\u0|cpu0|cpu|av_ld_align_cycle [0] & \u0|cpu0|cpu|W_alu_result [0])) # (!\u0|cpu0|cpu|av_ld_align_cycle [1]))) # (!\u0|cpu0|cpu|W_alu_result [1] & 
// (!\u0|cpu0|cpu|av_ld_align_cycle [1] & (!\u0|cpu0|cpu|av_ld_align_cycle [0] & \u0|cpu0|cpu|W_alu_result [0])))

	.dataa(\u0|cpu0|cpu|W_alu_result [1]),
	.datab(\u0|cpu0|cpu|av_ld_align_cycle [1]),
	.datac(\u0|cpu0|cpu|av_ld_align_cycle [0]),
	.datad(\u0|cpu0|cpu|W_alu_result [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_rshift8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_rshift8~0 .lut_mask = 16'h2B22;
defparam \u0|cpu0|cpu|av_ld_rshift8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_rshift8~1 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_rshift8~1_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & \u0|cpu0|cpu|av_ld_rshift8~0_combout )

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|av_ld_rshift8~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_rshift8~1 .lut_mask = 16'hAA00;
defparam \u0|cpu0|cpu|av_ld_rshift8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst1~feeder .lut_mask = 16'hFFFF;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst1 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst1 .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  = (\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst1~q  & (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ))

	.dataa(gnd),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 .lut_mask = 16'h0C00;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'hFFEF;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\u0|jtag_uart|wr_rfifo~combout ) # (VCC))))) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// (GND))))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\u0|jtag_uart|wr_rfifo~combout  $ 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\u0|jtag_uart|wr_rfifo~combout ),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & VCC)))) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) 
// # (!\u0|jtag_uart|wr_rfifo~combout )))))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  
// & (\u0|jtag_uart|wr_rfifo~combout  $ (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]))))

	.dataa(\u0|jtag_uart|wr_rfifo~combout ),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT )

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h3C3C;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout  = (\u0|jtag_uart|wr_rfifo~combout ) # ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ) # 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\u0|jtag_uart|wr_rfifo~combout ),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .lut_mask = 16'hFFFE;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \u0|jtag_uart|t_dav (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|t_dav .is_wysiwyg = "true";
defparam \u0|jtag_uart|t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~10 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~10 .lut_mask = 16'hA0A0;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'hF733;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h5510;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4 .lut_mask = 16'h5040;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[10] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_valid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_valid~feeder .lut_mask = 16'hF0F0;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~0 .lut_mask = 16'h000A;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~1 .lut_mask = 16'hB0F0;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|always0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|always0~0 .lut_mask = 16'h5050;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~2 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~1_combout ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~2 .lut_mask = 16'hF8F0;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [1]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~9 .lut_mask = 16'hF000;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~8 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~8 .lut_mask = 16'hA0A0;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [3]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~7 .lut_mask = 16'hF000;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~6 .lut_mask = 16'hF000;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [5]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~5 .lut_mask = 16'hF000;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[6] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [6]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~4 .lut_mask = 16'hF000;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[7] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [7]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~2 .lut_mask = 16'hF000;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[8] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[9]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [8]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[9]~0 .lut_mask = 16'h333F;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[9] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~3 (
	.dataa(gnd),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~3 .lut_mask = 16'h3030;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~1 (
	.dataa(gnd),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~1 .lut_mask = 16'hC0C0;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~4 .lut_mask = 16'h0404;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~3 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~q ),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~3 .lut_mask = 16'h8000;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_valid .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|jtag_uart|t_dav~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 16'h0F0F;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|tck_t_dav .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|tck_t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~2 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~2 .lut_mask = 16'hB0BA;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~2 (
	.dataa(\u0|jtag_uart|t_dav~q ),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~2 .lut_mask = 16'hCCDC;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst2~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst2~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N5
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst2 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst2 .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~4 .lut_mask = 16'h0F0F;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~3 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [8]),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~3 .lut_mask = 16'h8000;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write1~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N15
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write1 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write1~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write1 .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write1 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write2 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write1~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write2 .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~3 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~2_combout ),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write1~q ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write2~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~3 .lut_mask = 16'h0880;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~reg0 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~reg0 .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q  & !\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))

	.dataa(gnd),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hF0FC;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ) # (!\u0|jtag_uart|fifo_rd~2_combout ))))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.datab(\u0|jtag_uart|fifo_rd~2_combout ),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFB0;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \u0|jtag_uart|fifo_rd~2 (
// Equation(s):
// \u0|jtag_uart|fifo_rd~2_combout  = (\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout  & (\u0|jtag_uart|always2~0_combout  & (!\u0|cpu0|cpu|W_alu_result [2] & 
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout ),
	.datab(\u0|jtag_uart|always2~0_combout ),
	.datac(\u0|cpu0|cpu|W_alu_result [2]),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|fifo_rd~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|fifo_rd~2 .lut_mask = 16'h0800;
defparam \u0|jtag_uart|fifo_rd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder .lut_mask = 16'hF0F0;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N21
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N3
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  $ 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~q ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~2 .lut_mask = 16'h4000;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~2 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~2 .lut_mask = 16'h00CE;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \u0|jtag_uart|r_val (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|r_val~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|r_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|r_val .is_wysiwyg = "true";
defparam \u0|jtag_uart|r_val .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datad(\u0|jtag_uart|r_val~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena~0 .lut_mask = 16'hF000;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y15_N23
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  $ 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \u0|cpu0|cpu|d_writedata[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \u0|cpu0|cpu|d_writedata[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \u0|cpu0|cpu|d_writedata[7]~feeder (
// Equation(s):
// \u0|cpu0|cpu|d_writedata[7]~feeder_combout  = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|d_writedata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|d_writedata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \u0|cpu0|cpu|d_writedata[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|d_writedata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\u0|jtag_uart|fifo_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(\CLK50~inputclkctrl_outclk ),
	.ena0(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ),
	.ena1(\u0|jtag_uart|r_val~0_combout ),
	.ena2(\u0|jtag_uart|fifo_wr~q ),
	.ena3(vcc),
	.clr0(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|cpu0|cpu|d_writedata [7],\u0|cpu0|cpu|d_writedata [6],\u0|cpu0|cpu|d_writedata [5],\u0|cpu0|cpu|d_writedata [4],\u0|cpu0|cpu|d_writedata [3],\u0|cpu0|cpu|d_writedata [2],
\u0|cpu0|cpu|d_writedata [1],\u0|cpu0|cpu|d_writedata [0]}),
	.portaaddr({\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "chinon100:u0|chinon100_jtag_uart:jtag_uart|chinon100_jtag_uart_scfifo_w:the_chinon100_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~13 (
	.dataa(gnd),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [9]),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [2]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~13 .lut_mask = 16'hFC30;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~13_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~14 .lut_mask = 16'hA200;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~11 (
	.dataa(gnd),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [9]),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [1]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~11 .lut_mask = 16'hFC30;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~12 .lut_mask = 16'h80C0;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~8 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [0]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [3]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~8 .lut_mask = 16'hFA50;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~9 .lut_mask = 16'hBA0A;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~5 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [2]),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~5 .lut_mask = 16'hD8D8;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~6 .lut_mask = 16'hA2E2;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~0 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [1]),
	.datac(gnd),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~0 .lut_mask = 16'hDD88;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~3 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~2_combout ),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~q ),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~3 .lut_mask = 16'hFA72;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~2_combout ),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [0]),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 16'hF870;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|user_saw_rvalid .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|user_saw_rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~0 .lut_mask = 16'h0F0F;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read1~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read1 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read1~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read1 .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read1 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read2 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read1~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read2 .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read_req~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read_req~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read_req .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~1 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read1~q ),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read2~q ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|read_req~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~1 .lut_mask = 16'hD7FF;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~2 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.datab(gnd),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~2 .lut_mask = 16'h00F5;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0 .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~0 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.datab(gnd),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datad(\u0|jtag_uart|r_val~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~0 .lut_mask = 16'h0555;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena1 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena1 .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) 
// # (!\u0|jtag_uart|fifo_wr~q )))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (!\u0|jtag_uart|fifo_wr~q ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\u0|jtag_uart|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = \u0|jtag_uart|r_val~0_combout  $ (\u0|jtag_uart|fifo_wr~q )

	.dataa(\u0|jtag_uart|r_val~0_combout ),
	.datab(gnd),
	.datac(\u0|jtag_uart|fifo_wr~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h5A5A;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\u0|jtag_uart|fifo_wr~q ) # (VCC))))) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (GND))))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\u0|jtag_uart|fifo_wr~q  $ 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\u0|jtag_uart|fifo_wr~q ),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((VCC)))) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) 
// # (!\u0|jtag_uart|fifo_wr~q )))))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  
// & (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (!\u0|jtag_uart|fifo_wr~q ))))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\u0|jtag_uart|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\u0|jtag_uart|fifo_wr~q ) # (VCC))))) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// ((GND))))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\u0|jtag_uart|fifo_wr~q )) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\u0|jtag_uart|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((VCC)))) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) 
// # (!\u0|jtag_uart|fifo_wr~q )))))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  
// & (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (!\u0|jtag_uart|fifo_wr~q ))))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u0|jtag_uart|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  $ 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFFE;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))) # 
// (!\u0|jtag_uart|r_val~0_combout )

	.dataa(\u0|jtag_uart|r_val~0_combout ),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFDFF;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\u0|jtag_uart|fifo_wr~q ) # ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\u0|jtag_uart|fifo_wr~q ),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFEA;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \u0|jtag_uart|r_val~0 (
// Equation(s):
// \u0|jtag_uart|r_val~0_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (!\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~q  & ((!\u0|jtag_uart|r_val~q ) # 
// (!\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena1~q ))))

	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u0|jtag_uart|r_val~q ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|r_val~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|r_val~0 .lut_mask = 16'h004C;
defparam \u0|jtag_uart|r_val~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\u0|jtag_uart|fifo_wr~q  & \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\u0|jtag_uart|fifo_wr~q ),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\u0|jtag_uart|r_val~0_combout  & ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\u0|jtag_uart|r_val~0_combout ),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h5450;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \u0|jtag_uart|fifo_wr~0 (
// Equation(s):
// \u0|jtag_uart|fifo_wr~0_combout  = (\u0|onchip_rom|wren~0_combout  & (!\u0|cpu0|cpu|W_alu_result [2] & (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \u0|jtag_uart|always2~0_combout )))

	.dataa(\u0|onchip_rom|wren~0_combout ),
	.datab(\u0|cpu0|cpu|W_alu_result [2]),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u0|jtag_uart|always2~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|fifo_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|fifo_wr~0 .lut_mask = 16'h0200;
defparam \u0|jtag_uart|fifo_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \u0|jtag_uart|fifo_wr (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|fifo_wr~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|fifo_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|fifo_wr .is_wysiwyg = "true";
defparam \u0|jtag_uart|fifo_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~7 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [7]),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~7 .lut_mask = 16'hE4E4;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[9] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~1 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|state~q ),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [1]),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~1 .lut_mask = 16'h0888;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~21 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datab(gnd),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [9]),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [6]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~21 .lut_mask = 16'hAFA0;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[8] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~19 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [5]),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~19 .lut_mask = 16'hCACA;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~19_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~20 .lut_mask = 16'hA200;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[7] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~17 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [4]),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~17 .lut_mask = 16'hACAC;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~17_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~18 .lut_mask = 16'hF250;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[6] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~15 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rdata [3]),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|count [9]),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~15 .lut_mask = 16'hE2E2;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~15_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~16 .lut_mask = 16'hF250;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder .lut_mask = 16'hF0F0;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder .lut_mask = 16'hF0F0;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder .lut_mask = 16'hF0F0;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[4] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[5] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder .lut_mask = 16'hF0F0;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[6] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[7] .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\u0|jtag_uart|wr_rfifo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(\CLK50~inputclkctrl_outclk ),
	.ena0(\u0|jtag_uart|wr_rfifo~combout ),
	.ena1(\u0|jtag_uart|fifo_rd~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [7],\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [6],
\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [5],\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [4],\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [3],\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [2],
\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [1],\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "chinon100:u0|chinon100_jtag_uart:jtag_uart|chinon100_jtag_uart_scfifo_r:the_chinon100_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \u0|jtag_uart|fifo_rd~4 (
// Equation(s):
// \u0|jtag_uart|fifo_rd~4_combout  = (!\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q  & (\u0|cpu0|cpu|d_read~q  & (!\u0|cpu0|cpu|W_alu_result [2] & \u0|jtag_uart|always2~0_combout )))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q ),
	.datab(\u0|cpu0|cpu|d_read~q ),
	.datac(\u0|cpu0|cpu|W_alu_result [2]),
	.datad(\u0|jtag_uart|always2~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|fifo_rd~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|fifo_rd~4 .lut_mask = 16'h0400;
defparam \u0|jtag_uart|fifo_rd~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \u0|jtag_uart|read_0 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|fifo_rd~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|read_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|read_0 .is_wysiwyg = "true";
defparam \u0|jtag_uart|read_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \u0|jtag_uart|av_readdata[3]~7 (
// Equation(s):
// \u0|jtag_uart|av_readdata[3]~7_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] & \u0|jtag_uart|read_0~q )

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|read_0~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|av_readdata[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|av_readdata[3]~7 .lut_mask = 16'hAA00;
defparam \u0|jtag_uart|av_readdata[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|av_readdata[3]~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][73] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][73]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][73] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1_combout  = (\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][73]~q ))) # 
// (!\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][73]~q ),
	.datad(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1 .lut_mask = 16'hF0CC;
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~2_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~1_combout  = (\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~2_combout ) # ((\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~2_combout ),
	.datab(\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hFABA;
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|always0~0_combout  = (\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|always0~0 .lut_mask = 16'hCCFF;
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N3
dffeas \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][73] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][73]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][73] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  = (\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][55]~q ) # 
// (!\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][73]~q )))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][73]~q ),
	.datac(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datad(\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0 .lut_mask = 16'h3F00;
defparam \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[44] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [44] = (\u0|cpu0|cpu|W_alu_result [8] & ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]) # ((\u0|cpu0|cpu|F_pc [6] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [1])))) # (!\u0|cpu0|cpu|W_alu_result [8] & 
// (\u0|cpu0|cpu|F_pc [6] & ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]))))

	.dataa(\u0|cpu0|cpu|W_alu_result [8]),
	.datab(\u0|cpu0|cpu|F_pc [6]),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[44] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_plus_one[7]~14 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_plus_one[7]~14_combout  = (\u0|cpu0|cpu|F_pc [7] & (!\u0|cpu0|cpu|F_pc_plus_one[6]~13 )) # (!\u0|cpu0|cpu|F_pc [7] & ((\u0|cpu0|cpu|F_pc_plus_one[6]~13 ) # (GND)))
// \u0|cpu0|cpu|F_pc_plus_one[7]~15  = CARRY((!\u0|cpu0|cpu|F_pc_plus_one[6]~13 ) # (!\u0|cpu0|cpu|F_pc [7]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|F_pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|F_pc_plus_one[6]~13 ),
	.combout(\u0|cpu0|cpu|F_pc_plus_one[7]~14_combout ),
	.cout(\u0|cpu0|cpu|F_pc_plus_one[7]~15 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_plus_one[7]~14 .lut_mask = 16'h3C3F;
defparam \u0|cpu0|cpu|F_pc_plus_one[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[7]~17 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[7]~17_combout  = (\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu0|cpu|Add1~32_combout )) # (!\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu0|cpu|F_pc_plus_one[7]~14_combout 
// )))))

	.dataa(\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u0|cpu0|cpu|Add1~32_combout ),
	.datad(\u0|cpu0|cpu|F_pc_plus_one[7]~14_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[7]~17 .lut_mask = 16'hC480;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \u0|cpu0|cpu|F_pc[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_pc_no_crst_nxt[7]~17_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[45] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [45] = (\u0|cpu0|cpu|F_pc [7] & ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]) # ((\u0|cpu0|cpu|W_alu_result [9] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])))) # (!\u0|cpu0|cpu|F_pc [7] & 
// (\u0|cpu0|cpu|W_alu_result [9] & (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])))

	.dataa(\u0|cpu0|cpu|F_pc [7]),
	.datab(\u0|cpu0|cpu|W_alu_result [9]),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[45] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout  = (!\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~q  & !\u0|cpu0|cpu|i_read~q )

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~q ),
	.datac(\u0|cpu0|cpu|i_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0 .lut_mask = 16'h0303;
defparam \u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~0_combout  = (\u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout  & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # 
// ((\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout  & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # (!\u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout  & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])))

	.dataa(\u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~0 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][55] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][55] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~2_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][55]~q ))) # 
// (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~0_combout ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][55]~q ),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~2 .lut_mask = 16'hF0CC;
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg~0_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent|rf_source_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q  & !\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q ),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h0008;
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hF030;
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ) # ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent|rf_source_valid~0_combout  & 
// (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1] & !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q )))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q ),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hFF02;
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hFF0F;
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][55] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][55] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q ) # 
// (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][73]~q )))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][73]~q ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q ),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0 .lut_mask = 16'h5F00;
defparam \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~40 (
// Equation(s):
// \u0|cpu0|cpu|Add1~40_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [13])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_src2 [13]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~40 .lut_mask = 16'h33CC;
defparam \u0|cpu0|cpu|Add1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N14
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_ld_signed~0_combout  = (\u0|cpu0|cpu|D_iw [1] & (\u0|cpu0|cpu|D_iw [0] & ((!\u0|cpu0|cpu|D_iw [4]) # (!\u0|cpu0|cpu|D_iw [3]))))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [4]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_ld_signed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_ld_signed~0 .lut_mask = 16'h4C00;
defparam \u0|cpu0|cpu|D_ctrl_ld_signed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_ld_signed~1 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_ld_signed~1_combout  = (\u0|cpu0|cpu|D_ctrl_ld_signed~0_combout  & \u0|cpu0|cpu|D_iw [2])

	.dataa(\u0|cpu0|cpu|D_ctrl_ld_signed~0_combout ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_ld_signed~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_ld_signed~1 .lut_mask = 16'hA0A0;
defparam \u0|cpu0|cpu|D_ctrl_ld_signed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \u0|cpu0|cpu|R_ctrl_ld_signed (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_ld_signed~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \u0|jtag_uart|av_readdata[7]~2 (
// Equation(s):
// \u0|jtag_uart|av_readdata[7]~2_combout  = (\u0|jtag_uart|read_0~q  & \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|jtag_uart|read_0~q ),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7]),
	.cin(gnd),
	.combout(\u0|jtag_uart|av_readdata[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|av_readdata[7]~2 .lut_mask = 16'hF000;
defparam \u0|jtag_uart|av_readdata[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|av_readdata[7]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[47] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [47] = (\u0|cpu0|cpu|W_alu_result [11] & ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]) # ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1] & \u0|cpu0|cpu|F_pc [9])))) # (!\u0|cpu0|cpu|W_alu_result [11] & 
// (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1] & ((\u0|cpu0|cpu|F_pc [9]))))

	.dataa(\u0|cpu0|cpu|W_alu_result [11]),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(\u0|cpu0|cpu|F_pc [9]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [47]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[47] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[32] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [32] = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]) # ((\u0|cpu0|cpu|d_byteenable [0] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]))

	.dataa(\u0|cpu0|cpu|d_byteenable [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[32] .lut_mask = 16'hECEC;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~5_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(\u0|cpu0|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~5 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~8_combout  = (\u0|cpu0|cpu|d_writedata [2] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [2]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~8 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~7_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [3])

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~7 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~10_combout  = (\u0|cpu0|cpu|d_writedata [4] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [4]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~10 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~9_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [5])

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~9 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~13_combout  = (\u0|cpu0|cpu|d_writedata [6] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [6]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~13 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~12_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [7])

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~12 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 (
	.portawe(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w [2]),
	.portare(\u0|onchip_ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_004|src_payload~12_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~13_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~9_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~10_combout ,
\u0|mm_interconnect_0|cmd_mux_004|src_payload~7_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~8_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~5_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~6_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_004|src_data [47],\u0|mm_interconnect_0|cmd_mux_004|src_data [46],\u0|mm_interconnect_0|cmd_mux_004|src_data [45],\u0|mm_interconnect_0|cmd_mux_004|src_data [44],\u0|mm_interconnect_0|cmd_mux_004|src_data [43],
\u0|mm_interconnect_0|cmd_mux_004|src_data [42],\u0|mm_interconnect_0|cmd_mux_004|src_data [41],\u0|mm_interconnect_0|cmd_mux_004|src_data [40],\u0|mm_interconnect_0|cmd_mux_004|src_data [39],\u0|mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .init_file = "chinon100_onchip_ram.hex";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .logical_ram_name = "chinon100:u0|chinon100_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_alg1:auto_generated|altsyncram:ram_block1a0|altsyncram_99d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_byte_size = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_last_address = 1023;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_b_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_b_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w[2] (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w [2] = (!\u0|onchip_ram|wren~1_combout  & (!\u0|mm_interconnect_0|cmd_mux_004|src_data [48] & !\u0|mm_interconnect_0|cmd_mux_004|src_data [49]))

	.dataa(gnd),
	.datab(\u0|onchip_ram|wren~1_combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|src_data [48]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|src_data [49]),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w [2]),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w[2] .lut_mask = 16'h0003;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 (
	.portawe(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w [2]),
	.portare(\u0|onchip_ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_004|src_payload~12_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~13_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~9_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~10_combout ,
\u0|mm_interconnect_0|cmd_mux_004|src_payload~7_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~8_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~5_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~6_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_004|src_data [47],\u0|mm_interconnect_0|cmd_mux_004|src_data [46],\u0|mm_interconnect_0|cmd_mux_004|src_data [45],\u0|mm_interconnect_0|cmd_mux_004|src_data [44],\u0|mm_interconnect_0|cmd_mux_004|src_data [43],
\u0|mm_interconnect_0|cmd_mux_004|src_data [42],\u0|mm_interconnect_0|cmd_mux_004|src_data [41],\u0|mm_interconnect_0|cmd_mux_004|src_data [40],\u0|mm_interconnect_0|cmd_mux_004|src_data [39],\u0|mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .init_file = "chinon100_onchip_ram.hex";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .logical_ram_name = "chinon100:u0|chinon100_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_alg1:auto_generated|altsyncram:ram_block1a0|altsyncram_99d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~20 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~20_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39 ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~20 .lut_mask = 16'h4450;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[33] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [33] = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_byteenable [1]))

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_byteenable [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[33] .lut_mask = 16'hEECC;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[9]~7 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[9]~7_combout  = (\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & ((\u0|cpu0|cpu|D_iw [4] & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])) # (!\u0|cpu0|cpu|D_iw [4] & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))))) # (!\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))

	.dataa(\u0|cpu0|cpu|D_ctrl_mem8~0_combout ),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(\u0|cpu0|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[9]~7 .lut_mask = 16'hCCE4;
defparam \u0|cpu0|cpu|E_st_data[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \u0|cpu0|cpu|d_writedata[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~15 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~15_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(\u0|cpu0|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~15 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[7]~3 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[7]~3_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|av_ld_byte0_data [7])) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|W_alu_result [7] & !\u0|cpu0|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu0|cpu|av_ld_byte0_data [7]),
	.datac(\u0|cpu0|cpu|W_alu_result [7]),
	.datad(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[7]~3 .lut_mask = 16'h88D8;
defparam \u0|cpu0|cpu|W_rf_wr_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w[2] (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w [2] = (!\u0|onchip_rom|wren~2_combout  & (!\u0|mm_interconnect_0|cmd_mux_003|src_data [49] & \u0|mm_interconnect_0|cmd_mux_003|src_data [48]))

	.dataa(\u0|onchip_rom|wren~2_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|src_data [49]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|src_data [48]),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w [2]),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w[2] .lut_mask = 16'h1100;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[40] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [40] = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u0|cpu0|cpu|W_alu_result [4]) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu0|cpu|F_pc [2])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu0|cpu|F_pc [2]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\u0|cpu0|cpu|W_alu_result [4]),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u0|cpu0|cpu|F_pc [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[40] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[41] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [41] = (\u0|cpu0|cpu|W_alu_result [5] & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u0|cpu0|cpu|F_pc [3] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u0|cpu0|cpu|W_alu_result [5] & 
// (\u0|cpu0|cpu|F_pc [3] & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\u0|cpu0|cpu|W_alu_result [5]),
	.datab(\u0|cpu0|cpu|F_pc [3]),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[41] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[42] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [42] = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u0|cpu0|cpu|F_pc [4]) # ((\u0|cpu0|cpu|W_alu_result [6] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (((\u0|cpu0|cpu|W_alu_result [6] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u0|cpu0|cpu|F_pc [4]),
	.datac(\u0|cpu0|cpu|W_alu_result [6]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[42] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[43] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [43] = (\u0|cpu0|cpu|F_pc [5] & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u0|cpu0|cpu|W_alu_result [7] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # (!\u0|cpu0|cpu|F_pc [5] & 
// (\u0|cpu0|cpu|W_alu_result [7] & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]))))

	.dataa(\u0|cpu0|cpu|F_pc [5]),
	.datab(\u0|cpu0|cpu|W_alu_result [7]),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[43] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[44] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [44] = (\u0|cpu0|cpu|W_alu_result [8] & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u0|cpu0|cpu|F_pc [6] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u0|cpu0|cpu|W_alu_result [8] & 
// (\u0|cpu0|cpu|F_pc [6] & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u0|cpu0|cpu|W_alu_result [8]),
	.datab(\u0|cpu0|cpu|F_pc [6]),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[44] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[45] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [45] = (\u0|cpu0|cpu|F_pc [7] & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u0|cpu0|cpu|W_alu_result [9] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # (!\u0|cpu0|cpu|F_pc [7] & 
// (\u0|cpu0|cpu|W_alu_result [9] & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])))

	.dataa(\u0|cpu0|cpu|F_pc [7]),
	.datab(\u0|cpu0|cpu|W_alu_result [9]),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[45] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[10]~1 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[10]~1_combout  = (!\u0|cpu0|cpu|E_src2[5]~15_combout  & ((\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|D_iw [16]))) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))))

	.dataa(\u0|cpu0|cpu|E_src2[5]~15_combout ),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datac(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datad(\u0|cpu0|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[10]~1 .lut_mask = 16'h5404;
defparam \u0|cpu0|cpu|R_src2_lo[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \u0|cpu0|cpu|E_src2[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[10]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[10]~5 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[10]~5_combout  = (\u0|cpu0|cpu|E_src2 [10] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src1 [10]))))) # (!\u0|cpu0|cpu|E_src2 [10] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src1 
// [10]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src1 [10]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [0]),
	.datab(\u0|cpu0|cpu|R_logic_op [1]),
	.datac(\u0|cpu0|cpu|E_src2 [10]),
	.datad(\u0|cpu0|cpu|E_src1 [10]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[10]~5 .lut_mask = 16'h6CC1;
defparam \u0|cpu0|cpu|E_logic_result[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[10]~5 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[10]~5_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[10]~5_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~34_combout ))

	.dataa(\u0|cpu0|cpu|Add1~34_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[10]~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[10]~5 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|W_alu_result[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \u0|cpu0|cpu|W_alu_result[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[10]~5_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[46] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [46] = (\u0|cpu0|cpu|W_alu_result [10] & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u0|cpu0|cpu|F_pc [8] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u0|cpu0|cpu|W_alu_result [10] & 
// (\u0|cpu0|cpu|F_pc [8] & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u0|cpu0|cpu|W_alu_result [10]),
	.datab(\u0|cpu0|cpu|F_pc [8]),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[46] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[47] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [47] = (\u0|cpu0|cpu|W_alu_result [11] & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu0|cpu|F_pc [9])))) # (!\u0|cpu0|cpu|W_alu_result [11] & 
// (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u0|cpu0|cpu|F_pc [9]))))

	.dataa(\u0|cpu0|cpu|W_alu_result [11]),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u0|cpu0|cpu|F_pc [9]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [47]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[47] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[33] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [33] = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u0|cpu0|cpu|d_byteenable [1] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]))

	.dataa(\u0|cpu0|cpu|d_byteenable [1]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[33] .lut_mask = 16'hFFA0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|d_writedata [9])

	.dataa(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|d_writedata [10])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u0|cpu0|cpu|d_writedata [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~0_combout  = (\u0|cpu0|cpu|d_writedata [11] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_writedata [11]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~0 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|router|Equal4~2 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal4~2_combout  = (!\u0|cpu0|cpu|W_alu_result [6] & (!\u0|cpu0|cpu|W_alu_result [7] & (!\u0|cpu0|cpu|W_alu_result [4] & !\u0|cpu0|cpu|W_alu_result [5])))

	.dataa(\u0|cpu0|cpu|W_alu_result [6]),
	.datab(\u0|cpu0|cpu|W_alu_result [7]),
	.datac(\u0|cpu0|cpu|W_alu_result [4]),
	.datad(\u0|cpu0|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal4~2 .lut_mask = 16'h0001;
defparam \u0|mm_interconnect_0|router|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|always1~0_combout  = (!\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q  & (!\u0|cpu0|cpu|W_alu_result [3] & \u0|cpu0|cpu|d_read~q ))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q ),
	.datab(\u0|cpu0|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|always1~0 .lut_mask = 16'h1100;
defparam \u0|mm_interconnect_0|router|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[12]~17 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[12]~17_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte1_data [4])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [12] & (!\u0|cpu0|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu0|cpu|W_alu_result [12]),
	.datab(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu0|cpu|av_ld_byte1_data [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[12]~17 .lut_mask = 16'hF202;
defparam \u0|cpu0|cpu|W_rf_wr_data[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[13]~16 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[13]~16_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte1_data [5])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [13] & (!\u0|cpu0|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu0|cpu|W_alu_result [13]),
	.datac(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte1_data [5]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[13]~16 .lut_mask = 16'hAE04;
defparam \u0|cpu0|cpu|W_rf_wr_data[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[14]~15 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[14]~15_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte1_data [6])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [14] & (!\u0|cpu0|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu0|cpu|W_alu_result [14]),
	.datab(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu0|cpu|av_ld_byte1_data [6]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[14]~15 .lut_mask = 16'hF202;
defparam \u0|cpu0|cpu|W_rf_wr_data[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \u0|jtag_uart|fifo_rd~3 (
// Equation(s):
// \u0|jtag_uart|fifo_rd~3_combout  = (!\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q  & (!\u0|cpu0|cpu|W_alu_result [2] & \u0|cpu0|cpu|d_read~q ))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q ),
	.datab(\u0|cpu0|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|fifo_rd~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|fifo_rd~3 .lut_mask = 16'h1100;
defparam \u0|jtag_uart|fifo_rd~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \u0|jtag_uart|rvalid~0 (
// Equation(s):
// \u0|jtag_uart|rvalid~0_combout  = (\u0|jtag_uart|always2~0_combout  & ((\u0|jtag_uart|fifo_rd~3_combout  & ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))) # (!\u0|jtag_uart|fifo_rd~3_combout  & 
// (\u0|jtag_uart|rvalid~q )))) # (!\u0|jtag_uart|always2~0_combout  & (((\u0|jtag_uart|rvalid~q ))))

	.dataa(\u0|jtag_uart|always2~0_combout ),
	.datab(\u0|jtag_uart|fifo_rd~3_combout ),
	.datac(\u0|jtag_uart|rvalid~q ),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|rvalid~0 .lut_mask = 16'hF870;
defparam \u0|jtag_uart|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \u0|jtag_uart|rvalid (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|rvalid .is_wysiwyg = "true";
defparam \u0|jtag_uart|rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|rvalid~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|W_alu_result [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[15]~8 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[15]~8_combout  = (\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]) # 
// ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15])))) # 
// (!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre 
// [15])))

	.dataa(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.datad(\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[15]~8 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~27 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout  = (\u0|cpu0|cpu|d_writedata [9] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~27 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~26 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout  = (\u0|cpu0|cpu|d_writedata [10] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [10]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~26 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout  = (\u0|cpu0|cpu|d_writedata [11] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_writedata [11]),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~7 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[11] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[11]~6 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [11])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [11])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [11]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [11]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[11]~6 .lut_mask = 16'hAFA0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~0_combout  = (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2] & !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~0 .lut_mask = 16'h0044;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[12]~4 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[12]~4_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~0_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[12]~4 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~25 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~25_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [15] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [15]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~25 .lut_mask = 16'hC8CC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[15] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~1_combout  = (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2] & !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~1 .lut_mask = 16'h0011;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[15]~3 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[15]~3_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[15]~3 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd~0_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd~q ) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout )))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd~0 .lut_mask = 16'hF300;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N9
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd_d1 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [35])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd_d1~q )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [35]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8 .lut_mask = 16'hAAF0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[15] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[15]~3_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~67 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~67_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [15])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [15])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [15]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [15]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~67_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~67 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~68 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~68_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [17]))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~67_combout ) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [17]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [17]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~67_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~68_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~68 .lut_mask = 16'hD5C0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29 .lut_mask = 16'hCCDF;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[16] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~79 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~79_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~79_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~79 .lut_mask = 16'hC0C0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.010 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.010 .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[15]~9 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[15]~9_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.010~q  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.010~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [16]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [16]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.010~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[15]~9 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|d_writedata [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|cpu0|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~8 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[13] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[13]~7 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[13]~7_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [13]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [13]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [13]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [13]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[13]~7 .lut_mask = 16'hFC30;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout  = \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (GND)
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8  = CARRY(!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.cout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .lut_mask = 16'hCC33;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.asdata(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout  = (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~4_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [14])

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [14]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~4 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \u0|cpu0|cpu|d_byteenable[2]~0 (
// Equation(s):
// \u0|cpu0|cpu|d_byteenable[2]~0_combout  = (!\u0|cpu0|cpu|D_iw [4] & ((\u0|cpu0|cpu|D_ctrl_mem16~0_combout ) # (\u0|cpu0|cpu|D_ctrl_mem8~0_combout )))

	.dataa(\u0|cpu0|cpu|D_ctrl_mem16~0_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_mem8~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|d_byteenable[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|d_byteenable[2]~0 .lut_mask = 16'h00EE;
defparam \u0|cpu0|cpu|d_byteenable[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \u0|cpu0|cpu|E_mem_byte_en[2]~2 (
// Equation(s):
// \u0|cpu0|cpu|E_mem_byte_en[2]~2_combout  = (\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & (((\u0|cpu0|cpu|D_ctrl_mem8~1_combout ) # (\u0|cpu0|cpu|Add1~16_combout )))) # (!\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & (((!\u0|cpu0|cpu|Add1~14_combout  & 
// \u0|cpu0|cpu|Add1~16_combout )) # (!\u0|cpu0|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\u0|cpu0|cpu|Add1~14_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_mem16~1_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_mem8~1_combout ),
	.datad(\u0|cpu0|cpu|Add1~16_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_mem_byte_en[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_mem_byte_en[2]~2 .lut_mask = 16'hDFC3;
defparam \u0|cpu0|cpu|E_mem_byte_en[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \u0|cpu0|cpu|d_byteenable[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[34] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [34] = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_byteenable [2]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(\u0|cpu0|cpu|d_byteenable [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[34] .lut_mask = 16'hFCF0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[25]~5 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[25]~5_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[25]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[25]~5 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_src2[25]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N24
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~13 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~13_combout  = (\u0|cpu0|cpu|D_iw [3] & (!\u0|cpu0|cpu|D_iw [1] & (\u0|cpu0|cpu|D_iw [2] & !\u0|cpu0|cpu|D_iw [0])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~13 .lut_mask = 16'h0020;
defparam \u0|cpu0|cpu|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_logic~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_logic~0_combout  = (!\u0|cpu0|cpu|Equal0~13_combout  & ((!\u0|cpu0|cpu|Equal0~10_combout ) # (!\u0|cpu0|cpu|D_iw [4])))

	.dataa(\u0|cpu0|cpu|D_iw [4]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|Equal0~10_combout ),
	.datad(\u0|cpu0|cpu|Equal0~13_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_logic~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_logic~0 .lut_mask = 16'h005F;
defparam \u0|cpu0|cpu|D_ctrl_logic~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~3 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~3_combout  = (\u0|cpu0|cpu|D_iw [5] & ((\u0|cpu0|cpu|D_iw [4] & ((\u0|cpu0|cpu|Equal0~5_combout ))) # (!\u0|cpu0|cpu|D_iw [4] & (\u0|cpu0|cpu|Equal0~14_combout ))))

	.dataa(\u0|cpu0|cpu|Equal0~14_combout ),
	.datab(\u0|cpu0|cpu|D_iw [4]),
	.datac(\u0|cpu0|cpu|D_iw [5]),
	.datad(\u0|cpu0|cpu|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~3 .lut_mask = 16'hE020;
defparam \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~4 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~4_combout  = (\u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((\u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~3_combout ) # ((!\u0|cpu0|cpu|D_ctrl_logic~0_combout  & !\u0|cpu0|cpu|D_iw [5])))

	.dataa(\u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_logic~0_combout ),
	.datac(\u0|cpu0|cpu|D_iw [5]),
	.datad(\u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~4 .lut_mask = 16'hFFAB;
defparam \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N15
dffeas \u0|cpu0|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_hi~2 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_hi~2_combout  = (\u0|cpu0|cpu|R_ctrl_unsigned_lo_imm16~q ) # (\u0|cpu0|cpu|R_ctrl_force_src2_zero~q )

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datac(\u0|cpu0|cpu|R_ctrl_force_src2_zero~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_hi~2 .lut_mask = 16'hFCFC;
defparam \u0|cpu0|cpu|R_src2_hi~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \u0|cpu0|cpu|E_src2[25] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[25]~5_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~56 (
// Equation(s):
// \u0|cpu0|cpu|Add1~56_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [25])

	.dataa(\u0|cpu0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~56 .lut_mask = 16'h5A5A;
defparam \u0|cpu0|cpu|Add1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \u0|cpu0|cpu|d_writedata[26]~2 (
// Equation(s):
// \u0|cpu0|cpu|d_writedata[26]~2_combout  = (\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))) # (!\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))

	.dataa(\u0|cpu0|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|d_writedata[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[26]~2 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|d_writedata[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \u0|cpu0|cpu|d_writedata[26] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|d_writedata[26]~2_combout ),
	.asdata(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~26 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~26_combout  = (\u0|cpu0|cpu|d_writedata [26] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [26]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~26 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[32] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [32] = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u0|cpu0|cpu|d_byteenable [0] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]))

	.dataa(\u0|cpu0|cpu|d_byteenable [0]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[32] .lut_mask = 16'hFAF0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout  = (\u0|cpu0|cpu|d_writedata [1] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_writedata [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|d_writedata [2])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u0|cpu0|cpu|d_writedata [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|d_writedata [3])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout  = (\u0|cpu0|cpu|d_writedata [4] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_writedata [4]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|d_writedata [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u0|cpu0|cpu|d_writedata [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout  = (\u0|cpu0|cpu|d_writedata [6] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout  = (\u0|cpu0|cpu|d_writedata [7] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [7]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout  = (\u0|cpu0|cpu|d_writedata [24] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [24]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|d_writedata [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u0|cpu0|cpu|d_writedata [25]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout  = (\u0|cpu0|cpu|d_writedata [26] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|d_writedata [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u0|cpu0|cpu|d_writedata [27]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \u0|cpu0|cpu|E_mem_byte_en[3]~3 (
// Equation(s):
// \u0|cpu0|cpu|E_mem_byte_en[3]~3_combout  = (\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & (((\u0|cpu0|cpu|Add1~16_combout ) # (\u0|cpu0|cpu|D_ctrl_mem8~1_combout )))) # (!\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & (((\u0|cpu0|cpu|Add1~14_combout  & 
// \u0|cpu0|cpu|Add1~16_combout )) # (!\u0|cpu0|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\u0|cpu0|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u0|cpu0|cpu|Add1~14_combout ),
	.datac(\u0|cpu0|cpu|Add1~16_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_mem8~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_mem_byte_en[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_mem_byte_en[3]~3 .lut_mask = 16'hEAF5;
defparam \u0|cpu0|cpu|E_mem_byte_en[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \u0|cpu0|cpu|d_byteenable[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[35] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [35] = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_byteenable [3]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(\u0|cpu0|cpu|d_byteenable [3]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[35] .lut_mask = 16'hFCF0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~28 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~28_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [28])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [28]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~28 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|cpu0|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\u0|cpu0|cpu|W_rf_wr_data[31]~19_combout ,\u0|cpu0|cpu|W_rf_wr_data[30]~20_combout ,\u0|cpu0|cpu|W_rf_wr_data[29]~21_combout ,\u0|cpu0|cpu|W_rf_wr_data[28]~22_combout ,\u0|cpu0|cpu|W_rf_wr_data[27]~23_combout ,
\u0|cpu0|cpu|W_rf_wr_data[26]~24_combout ,\u0|cpu0|cpu|W_rf_wr_data[25]~25_combout ,\u0|cpu0|cpu|W_rf_wr_data[24]~33_combout ,\u0|cpu0|cpu|W_rf_wr_data[23]~26_combout ,\u0|cpu0|cpu|W_rf_wr_data[22]~27_combout ,\u0|cpu0|cpu|W_rf_wr_data[21]~28_combout ,
\u0|cpu0|cpu|W_rf_wr_data[20]~29_combout ,\u0|cpu0|cpu|W_rf_wr_data[19]~30_combout ,\u0|cpu0|cpu|W_rf_wr_data[18]~31_combout ,\u0|cpu0|cpu|W_rf_wr_data[17]~32_combout ,\u0|cpu0|cpu|W_rf_wr_data[16]~18_combout ,\u0|cpu0|cpu|W_rf_wr_data[15]~14_combout ,
\u0|cpu0|cpu|W_rf_wr_data[14]~15_combout ,\u0|cpu0|cpu|W_rf_wr_data[13]~16_combout ,\u0|cpu0|cpu|W_rf_wr_data[12]~17_combout ,\u0|cpu0|cpu|W_rf_wr_data[11]~5_combout ,\u0|cpu0|cpu|W_rf_wr_data[10]~6_combout ,\u0|cpu0|cpu|W_rf_wr_data[9]~7_combout ,
\u0|cpu0|cpu|W_rf_wr_data[8]~8_combout ,\u0|cpu0|cpu|W_rf_wr_data[7]~3_combout ,\u0|cpu0|cpu|W_rf_wr_data[6]~9_combout ,\u0|cpu0|cpu|W_rf_wr_data[5]~10_combout ,\u0|cpu0|cpu|W_rf_wr_data[4]~11_combout ,\u0|cpu0|cpu|W_rf_wr_data[3]~12_combout ,
\u0|cpu0|cpu|W_rf_wr_data[2]~13_combout ,\u0|cpu0|cpu|W_rf_wr_data[1]~4_combout ,\u0|cpu0|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\u0|cpu0|cpu|R_dst_regnum [4],\u0|cpu0|cpu|R_dst_regnum [3],\u0|cpu0|cpu|R_dst_regnum [2],\u0|cpu0|cpu|R_dst_regnum [1],\u0|cpu0|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u0|cpu0|cpu|D_iw [26],\u0|cpu0|cpu|D_iw [25],\u0|cpu0|cpu|D_iw [24],\u0|cpu0|cpu|D_iw [23],\u0|cpu0|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "chinon100:u0|chinon100_cpu0:cpu0|chinon100_cpu0_cpu:cpu|chinon100_cpu0_cpu_register_bank_b_module:chinon100_cpu0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \u0|cpu0|cpu|d_writedata[29]~5 (
// Equation(s):
// \u0|cpu0|cpu|d_writedata[29]~5_combout  = (\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))) # (!\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datab(\u0|cpu0|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|d_writedata[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[29]~5 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|d_writedata[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \u0|cpu0|cpu|d_writedata[29] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|d_writedata[29]~5_combout ),
	.asdata(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~29 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~29_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [29])

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [29]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~29 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \u0|cpu0|cpu|d_writedata[30]~6 (
// Equation(s):
// \u0|cpu0|cpu|d_writedata[30]~6_combout  = (\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])) # (!\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datab(\u0|cpu0|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|d_writedata[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[30]~6 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|d_writedata[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \u0|cpu0|cpu|d_writedata[30] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|d_writedata[30]~6_combout ),
	.asdata(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~30 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~30_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [30])

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~30 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \u0|cpu0|cpu|d_writedata[31]~7 (
// Equation(s):
// \u0|cpu0|cpu|d_writedata[31]~7_combout  = (\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])) # (!\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31])))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datab(\u0|cpu0|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|d_writedata[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[31]~7 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|d_writedata[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \u0|cpu0|cpu|d_writedata[31] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|d_writedata[31]~7_combout ),
	.asdata(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~31 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~31_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [31])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [31]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~31 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y2_N0
cycloneive_ram_block \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 (
	.portawe(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w [2]),
	.portare(\u0|onchip_ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_004|src_payload~31_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~30_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~29_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~28_combout ,
\u0|mm_interconnect_0|cmd_mux_004|src_payload~27_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~26_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~25_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~24_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_004|src_data [47],\u0|mm_interconnect_0|cmd_mux_004|src_data [46],\u0|mm_interconnect_0|cmd_mux_004|src_data [45],\u0|mm_interconnect_0|cmd_mux_004|src_data [44],\u0|mm_interconnect_0|cmd_mux_004|src_data [43],
\u0|mm_interconnect_0|cmd_mux_004|src_data [42],\u0|mm_interconnect_0|cmd_mux_004|src_data [41],\u0|mm_interconnect_0|cmd_mux_004|src_data [40],\u0|mm_interconnect_0|cmd_mux_004|src_data [39],\u0|mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .init_file = "chinon100_onchip_ram.hex";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .logical_ram_name = "chinon100:u0|chinon100_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_alg1:auto_generated|altsyncram:ram_block1a0|altsyncram_99d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_byte_size = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_last_address = 1023;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_b_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_b_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 (
	.portawe(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w [2]),
	.portare(\u0|onchip_ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_004|src_payload~31_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~30_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~29_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~28_combout ,
\u0|mm_interconnect_0|cmd_mux_004|src_payload~27_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~26_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~25_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~24_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_004|src_data [47],\u0|mm_interconnect_0|cmd_mux_004|src_data [46],\u0|mm_interconnect_0|cmd_mux_004|src_data [45],\u0|mm_interconnect_0|cmd_mux_004|src_data [44],\u0|mm_interconnect_0|cmd_mux_004|src_data [43],
\u0|mm_interconnect_0|cmd_mux_004|src_data [42],\u0|mm_interconnect_0|cmd_mux_004|src_data [41],\u0|mm_interconnect_0|cmd_mux_004|src_data [40],\u0|mm_interconnect_0|cmd_mux_004|src_data [39],\u0|mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .init_file = "chinon100_onchip_ram.hex";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .logical_ram_name = "chinon100:u0|chinon100_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_alg1:auto_generated|altsyncram:ram_block1a0|altsyncram_99d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_byte_size = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_b_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~52 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~52_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63 ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~52 .lut_mask = 16'h0D08;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 (
	.portawe(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u0|onchip_ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_004|src_payload~31_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~30_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~29_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~28_combout ,
\u0|mm_interconnect_0|cmd_mux_004|src_payload~27_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~26_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~25_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~24_combout ,gnd,
\u0|mm_interconnect_0|cmd_mux_004|src_payload~12_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~13_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~9_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~10_combout ,
\u0|mm_interconnect_0|cmd_mux_004|src_payload~7_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~8_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~5_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~6_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_004|src_data [46],\u0|mm_interconnect_0|cmd_mux_004|src_data [45],\u0|mm_interconnect_0|cmd_mux_004|src_data [44],\u0|mm_interconnect_0|cmd_mux_004|src_data [43],\u0|mm_interconnect_0|cmd_mux_004|src_data [42],
\u0|mm_interconnect_0|cmd_mux_004|src_data [41],\u0|mm_interconnect_0|cmd_mux_004|src_data [40],\u0|mm_interconnect_0|cmd_mux_004|src_data [39],\u0|mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_004|src_data [35],\u0|mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .init_file = "chinon100_onchip_ram.hex";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .logical_ram_name = "chinon100:u0|chinon100_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_alg1:auto_generated|altsyncram:ram_block1a0|altsyncram_99d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_address_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_byte_enable_mask_width = 2;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_byte_size = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_data_width = 18;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_last_address = 511;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_b_address_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_b_data_width = 18;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~10 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~10_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~52_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~52_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95 ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~10 .lut_mask = 16'hEA00;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w[2]~0 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w[2]~0_combout  = (!\u0|onchip_rom|wren~2_combout  & (!\u0|mm_interconnect_0|cmd_mux_003|src_data [49] & !\u0|mm_interconnect_0|cmd_mux_003|src_data [48]))

	.dataa(\u0|onchip_rom|wren~2_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|src_data [49]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|src_data [48]),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w[2]~0 .lut_mask = 16'h0011;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[35] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [35] = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u0|cpu0|cpu|d_byteenable [3] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]))

	.dataa(\u0|cpu0|cpu|d_byteenable [3]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[35] .lut_mask = 16'hFAF0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|d_writedata [29])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [29]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout  = (\u0|cpu0|cpu|d_writedata [30] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [30]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout  = (\u0|cpu0|cpu|d_writedata [31] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [31]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 (
	.portawe(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w[2]~0_combout ),
	.portare(\u0|onchip_rom|wren~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ,
\u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],
\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .init_file = "chinon100_onchip_rom.hex";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .logical_ram_name = "chinon100:u0|chinon100_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_olg1:auto_generated|altsyncram:ram_block1a0|altsyncram_n9d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_byte_size = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .port_b_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 (
	.portawe(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w [2]),
	.portare(\u0|onchip_rom|wren~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ,
\u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],
\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .init_file = "chinon100_onchip_rom.hex";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .logical_ram_name = "chinon100:u0|chinon100_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_olg1:auto_generated|altsyncram:ram_block1a0|altsyncram_n9d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_byte_size = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_last_address = 1023;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_b_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .port_b_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~61 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~61_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63 ))) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31 ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a31 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a63 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~61 .lut_mask = 16'h5410;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 (
	.portawe(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u0|onchip_rom|wren~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ,
\u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout ,gnd,
\u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ,
\u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [46],\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],
\u0|mm_interconnect_0|cmd_mux_003|src_data [41],\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [35],\u0|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .init_file = "chinon100_onchip_rom.hex";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .logical_ram_name = "chinon100:u0|chinon100_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_olg1:auto_generated|altsyncram:ram_block1a0|altsyncram_n9d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_address_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_byte_enable_mask_width = 2;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_byte_size = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_data_width = 18;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_last_address = 511;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_b_address_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .port_b_data_width = 18;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~62 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~62_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~61_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95  & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~61_combout ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~62 .lut_mask = 16'hEAEA;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~11 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~11_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [31]) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~62_combout  & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~62_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~62_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [31]),
	.datad(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~11 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~12 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~12_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|cpu0|cpu|av_fill_bit~0_combout )) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & (((\u0|cpu0|cpu|av_ld_byte3_data_nxt~10_combout ) # 
// (\u0|cpu0|cpu|av_ld_byte3_data_nxt~11_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(\u0|cpu0|cpu|av_ld_byte3_data_nxt~10_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte3_data_nxt~11_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~12 .lut_mask = 16'hDDD8;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \u0|cpu0|cpu|av_ld_byte3_data[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte3_data_nxt~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_hi[15]~0 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_hi[15]~0_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|R_ctrl_hi_imm16~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_ctrl_hi_imm16~q  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31])))))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datac(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datad(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_hi[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_hi[15]~0 .lut_mask = 16'hAAAC;
defparam \u0|cpu0|cpu|R_src2_hi[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_hi[15]~1 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_hi[15]~1_combout  = (\u0|cpu0|cpu|R_src2_hi[15]~0_combout  & (!\u0|cpu0|cpu|R_ctrl_unsigned_lo_imm16~q  & !\u0|cpu0|cpu|R_ctrl_force_src2_zero~q ))

	.dataa(\u0|cpu0|cpu|R_src2_hi[15]~0_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datac(\u0|cpu0|cpu|R_ctrl_force_src2_zero~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_hi[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_hi[15]~1 .lut_mask = 16'h0202;
defparam \u0|cpu0|cpu|R_src2_hi[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \u0|cpu0|cpu|E_src2[31] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_hi[15]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|cpu0|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\u0|cpu0|cpu|W_rf_wr_data[31]~19_combout ,\u0|cpu0|cpu|W_rf_wr_data[30]~20_combout ,\u0|cpu0|cpu|W_rf_wr_data[29]~21_combout ,\u0|cpu0|cpu|W_rf_wr_data[28]~22_combout ,\u0|cpu0|cpu|W_rf_wr_data[27]~23_combout ,
\u0|cpu0|cpu|W_rf_wr_data[26]~24_combout ,\u0|cpu0|cpu|W_rf_wr_data[25]~25_combout ,\u0|cpu0|cpu|W_rf_wr_data[24]~33_combout ,\u0|cpu0|cpu|W_rf_wr_data[23]~26_combout ,\u0|cpu0|cpu|W_rf_wr_data[22]~27_combout ,\u0|cpu0|cpu|W_rf_wr_data[21]~28_combout ,
\u0|cpu0|cpu|W_rf_wr_data[20]~29_combout ,\u0|cpu0|cpu|W_rf_wr_data[19]~30_combout ,\u0|cpu0|cpu|W_rf_wr_data[18]~31_combout ,\u0|cpu0|cpu|W_rf_wr_data[17]~32_combout ,\u0|cpu0|cpu|W_rf_wr_data[16]~18_combout ,\u0|cpu0|cpu|W_rf_wr_data[15]~14_combout ,
\u0|cpu0|cpu|W_rf_wr_data[14]~15_combout ,\u0|cpu0|cpu|W_rf_wr_data[13]~16_combout ,\u0|cpu0|cpu|W_rf_wr_data[12]~17_combout ,\u0|cpu0|cpu|W_rf_wr_data[11]~5_combout ,\u0|cpu0|cpu|W_rf_wr_data[10]~6_combout ,\u0|cpu0|cpu|W_rf_wr_data[9]~7_combout ,
\u0|cpu0|cpu|W_rf_wr_data[8]~8_combout ,\u0|cpu0|cpu|W_rf_wr_data[7]~3_combout ,\u0|cpu0|cpu|W_rf_wr_data[6]~9_combout ,\u0|cpu0|cpu|W_rf_wr_data[5]~10_combout ,\u0|cpu0|cpu|W_rf_wr_data[4]~11_combout ,\u0|cpu0|cpu|W_rf_wr_data[3]~12_combout ,
\u0|cpu0|cpu|W_rf_wr_data[2]~13_combout ,\u0|cpu0|cpu|W_rf_wr_data[1]~4_combout ,\u0|cpu0|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\u0|cpu0|cpu|R_dst_regnum [4],\u0|cpu0|cpu|R_dst_regnum [3],\u0|cpu0|cpu|R_dst_regnum [2],\u0|cpu0|cpu|R_dst_regnum [1],\u0|cpu0|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u0|cpu0|cpu|D_iw [31],\u0|cpu0|cpu|D_iw [30],\u0|cpu0|cpu|D_iw [29],\u0|cpu0|cpu|D_iw [28],\u0|cpu0|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "chinon100:u0|chinon100_cpu0:cpu0|chinon100_cpu0_cpu:cpu|chinon100_cpu0_cpu_register_bank_a_module:chinon100_cpu0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[31]~40 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[31]~40_combout  = (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] & (!\u0|cpu0|cpu|R_src1~37_combout  & ((!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.datac(\u0|cpu0|cpu|R_src1~37_combout ),
	.datad(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[31]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[31]~40 .lut_mask = 16'h040C;
defparam \u0|cpu0|cpu|R_src1[31]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \u0|cpu0|cpu|E_src1[31] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[31]~40_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[31]~14 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[31]~14_combout  = (\u0|cpu0|cpu|E_src2 [31] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src1 [31]))))) # (!\u0|cpu0|cpu|E_src2 [31] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src1 
// [31]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src1 [31]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [0]),
	.datab(\u0|cpu0|cpu|R_logic_op [1]),
	.datac(\u0|cpu0|cpu|E_src2 [31]),
	.datad(\u0|cpu0|cpu|E_src1 [31]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[31]~14 .lut_mask = 16'h6CC1;
defparam \u0|cpu0|cpu|E_logic_result[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \u0|cpu0|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \u0|cpu0|cpu|E_invert_arith_src_msb~1_combout  = (\u0|cpu0|cpu|Equal62~5_combout  & (\u0|cpu0|cpu|Equal0~4_combout  & (\u0|cpu0|cpu|D_iw [14] $ (\u0|cpu0|cpu|D_iw [15]))))

	.dataa(\u0|cpu0|cpu|D_iw [14]),
	.datab(\u0|cpu0|cpu|D_iw [15]),
	.datac(\u0|cpu0|cpu|Equal62~5_combout ),
	.datad(\u0|cpu0|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_invert_arith_src_msb~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_invert_arith_src_msb~1 .lut_mask = 16'h6000;
defparam \u0|cpu0|cpu|E_invert_arith_src_msb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N26
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~6 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~6_combout  = (!\u0|cpu0|cpu|D_iw [3] & (\u0|cpu0|cpu|D_iw [1] & (\u0|cpu0|cpu|D_iw [2] & !\u0|cpu0|cpu|D_iw [0])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~6 .lut_mask = 16'h0040;
defparam \u0|cpu0|cpu|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \u0|cpu0|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \u0|cpu0|cpu|E_invert_arith_src_msb~0_combout  = (\u0|cpu0|cpu|D_iw [4] & (((!\u0|cpu0|cpu|Equal0~6_combout  & !\u0|cpu0|cpu|Equal0~5_combout )))) # (!\u0|cpu0|cpu|D_iw [4] & (!\u0|cpu0|cpu|D_ctrl_alu_force_xor~2_combout ))

	.dataa(\u0|cpu0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datab(\u0|cpu0|cpu|Equal0~6_combout ),
	.datac(\u0|cpu0|cpu|D_iw [4]),
	.datad(\u0|cpu0|cpu|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_invert_arith_src_msb~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_invert_arith_src_msb~0 .lut_mask = 16'h0535;
defparam \u0|cpu0|cpu|E_invert_arith_src_msb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \u0|cpu0|cpu|E_invert_arith_src_msb~2 (
// Equation(s):
// \u0|cpu0|cpu|E_invert_arith_src_msb~2_combout  = (\u0|cpu0|cpu|R_valid~q  & ((\u0|cpu0|cpu|E_invert_arith_src_msb~1_combout ) # ((!\u0|cpu0|cpu|D_iw [5] & !\u0|cpu0|cpu|E_invert_arith_src_msb~0_combout ))))

	.dataa(\u0|cpu0|cpu|E_invert_arith_src_msb~1_combout ),
	.datab(\u0|cpu0|cpu|R_valid~q ),
	.datac(\u0|cpu0|cpu|D_iw [5]),
	.datad(\u0|cpu0|cpu|E_invert_arith_src_msb~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_invert_arith_src_msb~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_invert_arith_src_msb~2 .lut_mask = 16'h888C;
defparam \u0|cpu0|cpu|E_invert_arith_src_msb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N23
dffeas \u0|cpu0|cpu|E_invert_arith_src_msb (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_invert_arith_src_msb~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \u0|cpu0|cpu|E_arith_src1[31] (
// Equation(s):
// \u0|cpu0|cpu|E_arith_src1 [31] = \u0|cpu0|cpu|E_invert_arith_src_msb~q  $ (\u0|cpu0|cpu|E_src1 [31])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|E_invert_arith_src_msb~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_src1 [31]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_arith_src1 [31]),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_arith_src1[31] .lut_mask = 16'h33CC;
defparam \u0|cpu0|cpu|E_arith_src1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~50 (
// Equation(s):
// \u0|cpu0|cpu|Add1~50_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [31] $ (\u0|cpu0|cpu|E_invert_arith_src_msb~q ))

	.dataa(\u0|cpu0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [31]),
	.datad(\u0|cpu0|cpu|E_invert_arith_src_msb~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~50 .lut_mask = 16'hA55A;
defparam \u0|cpu0|cpu|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[30]~41 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[30]~41_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] & ((!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|R_src1~37_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.datad(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[30]~41 .lut_mask = 16'h1030;
defparam \u0|cpu0|cpu|R_src1[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \u0|cpu0|cpu|E_src1[30] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[30]~41_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~51 (
// Equation(s):
// \u0|cpu0|cpu|Add1~51_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [30])

	.dataa(\u0|cpu0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~51 .lut_mask = 16'h5A5A;
defparam \u0|cpu0|cpu|Add1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[29]~42 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[29]~42_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] & ((!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|R_src1~37_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.datad(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[29]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[29]~42 .lut_mask = 16'h1030;
defparam \u0|cpu0|cpu|R_src1[29]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \u0|cpu0|cpu|E_src1[29] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[29]~42_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[29]~1 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[29]~1_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[29]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[29]~1 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_src2[29]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \u0|cpu0|cpu|E_src2[29] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[29]~1_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [19]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~52 (
// Equation(s):
// \u0|cpu0|cpu|Add1~52_combout  = \u0|cpu0|cpu|E_src2 [29] $ (\u0|cpu0|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [29]),
	.datad(\u0|cpu0|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~52 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|Add1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[28]~2 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[28]~2_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[28]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[28]~2 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|E_src2[28]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \u0|cpu0|cpu|E_src2[28] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[28]~2_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~53 (
// Equation(s):
// \u0|cpu0|cpu|Add1~53_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [28])

	.dataa(\u0|cpu0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_src2 [28]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~53 .lut_mask = 16'h55AA;
defparam \u0|cpu0|cpu|Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[27]~44 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[27]~44_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] & ((!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|R_src1~37_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.datad(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[27]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[27]~44 .lut_mask = 16'h1030;
defparam \u0|cpu0|cpu|R_src1[27]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \u0|cpu0|cpu|E_src1[27] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[27]~44_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[27]~3 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[27]~3_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[27]~3 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_src2[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[20]~12 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[20]~12_combout  = (\u0|cpu0|cpu|d_byteenable[2]~0_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]))) # (!\u0|cpu0|cpu|d_byteenable[2]~0_combout  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_byteenable[2]~0_combout ),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[20]~12 .lut_mask = 16'hFA0A;
defparam \u0|cpu0|cpu|E_st_data[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N31
dffeas \u0|cpu0|cpu|d_writedata[20] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~20 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~20_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [20])

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [20]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~20 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[21]~10 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[21]~10_combout  = (\u0|cpu0|cpu|d_byteenable[2]~0_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]))) # (!\u0|cpu0|cpu|d_byteenable[2]~0_combout  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datab(\u0|cpu0|cpu|d_byteenable[2]~0_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[21]~10 .lut_mask = 16'hE2E2;
defparam \u0|cpu0|cpu|E_st_data[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \u0|cpu0|cpu|d_writedata[21] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[21]~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~18 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~18_combout  = (\u0|cpu0|cpu|d_writedata [21] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [21]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~18 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[22]~14 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[22]~14_combout  = (\u0|cpu0|cpu|d_byteenable[2]~0_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))) # (!\u0|cpu0|cpu|d_byteenable[2]~0_combout  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_byteenable[2]~0_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[22]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[22]~14 .lut_mask = 16'hFC30;
defparam \u0|cpu0|cpu|E_st_data[22]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \u0|cpu0|cpu|d_writedata[22] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[22]~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~22 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~22_combout  = (\u0|cpu0|cpu|d_writedata [22] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [22]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~22 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[23]~15 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[23]~15_combout  = (\u0|cpu0|cpu|d_byteenable[2]~0_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (!\u0|cpu0|cpu|d_byteenable[2]~0_combout  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_byteenable[2]~0_combout ),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[23]~15 .lut_mask = 16'hAFA0;
defparam \u0|cpu0|cpu|E_st_data[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \u0|cpu0|cpu|d_writedata[23] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[23]~15_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~23 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~23_combout  = (\u0|cpu0|cpu|d_writedata [23] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_writedata [23]),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~23 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 (
	.portawe(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w [2]),
	.portare(\u0|onchip_ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_004|src_payload~23_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~22_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~18_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~20_combout ,
\u0|mm_interconnect_0|cmd_mux_004|src_payload~19_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~21_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~17_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~2_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_004|src_data [47],\u0|mm_interconnect_0|cmd_mux_004|src_data [46],\u0|mm_interconnect_0|cmd_mux_004|src_data [45],\u0|mm_interconnect_0|cmd_mux_004|src_data [44],\u0|mm_interconnect_0|cmd_mux_004|src_data [43],
\u0|mm_interconnect_0|cmd_mux_004|src_data [42],\u0|mm_interconnect_0|cmd_mux_004|src_data [41],\u0|mm_interconnect_0|cmd_mux_004|src_data [40],\u0|mm_interconnect_0|cmd_mux_004|src_data [39],\u0|mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .init_file = "chinon100_onchip_ram.hex";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .logical_ram_name = "chinon100:u0|chinon100_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_alg1:auto_generated|altsyncram:ram_block1a0|altsyncram_99d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_byte_size = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_last_address = 1023;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_b_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_b_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 (
	.portawe(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w [2]),
	.portare(\u0|onchip_ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_004|src_payload~23_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~22_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~18_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~20_combout ,
\u0|mm_interconnect_0|cmd_mux_004|src_payload~19_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~21_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~17_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~2_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_004|src_data [47],\u0|mm_interconnect_0|cmd_mux_004|src_data [46],\u0|mm_interconnect_0|cmd_mux_004|src_data [45],\u0|mm_interconnect_0|cmd_mux_004|src_data [44],\u0|mm_interconnect_0|cmd_mux_004|src_data [43],
\u0|mm_interconnect_0|cmd_mux_004|src_data [42],\u0|mm_interconnect_0|cmd_mux_004|src_data [41],\u0|mm_interconnect_0|cmd_mux_004|src_data [40],\u0|mm_interconnect_0|cmd_mux_004|src_data [39],\u0|mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .init_file = "chinon100_onchip_ram.hex";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .logical_ram_name = "chinon100:u0|chinon100_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_alg1:auto_generated|altsyncram:ram_block1a0|altsyncram_99d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_byte_size = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_b_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~30 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~30_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~30 .lut_mask = 16'h2320;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[17]~36 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[17]~36_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~30_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~30_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81 ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[17]~36 .lut_mask = 16'hEA00;
defparam \u0|cpu0|cpu|F_iw[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~16 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~16_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~16 .lut_mask = 16'hC0AA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[17] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[17] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [17]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout  = (\u0|cpu0|cpu|d_writedata [12] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [12]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|d_writedata [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u0|cpu0|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|d_writedata [14])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [14]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout  = (\u0|cpu0|cpu|d_writedata [15] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [15]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout  = (\u0|cpu0|cpu|d_writedata [16] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout  = (\u0|cpu0|cpu|d_writedata [17] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout  = (\u0|cpu0|cpu|d_writedata [19] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|d_writedata [20])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [20]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout  = (\u0|cpu0|cpu|d_writedata [21] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|d_writedata [22])

	.dataa(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout  = (\u0|cpu0|cpu|d_writedata [23] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[34] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [34] = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u0|cpu0|cpu|d_byteenable [2] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]))

	.dataa(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u0|cpu0|cpu|d_byteenable [2]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[34] .lut_mask = 16'hEEAA;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 (
	.portawe(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u0|onchip_rom|wren~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ,
\u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ,gnd,
\u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ,
\u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [46],\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],\u0|mm_interconnect_0|cmd_mux_003|src_data [42],
\u0|mm_interconnect_0|cmd_mux_003|src_data [41],\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [34],\u0|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .init_file = "chinon100_onchip_rom.hex";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .logical_ram_name = "chinon100:u0|chinon100_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_olg1:auto_generated|altsyncram:ram_block1a0|altsyncram_n9d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_address_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_byte_enable_mask_width = 2;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_byte_size = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_data_width = 18;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_last_address = 511;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_b_address_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_b_data_width = 18;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 (
	.portawe(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w [2]),
	.portare(\u0|onchip_rom|wren~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ,
\u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],
\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .init_file = "chinon100_onchip_rom.hex";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .logical_ram_name = "chinon100:u0|chinon100_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_olg1:auto_generated|altsyncram:ram_block1a0|altsyncram_n9d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_byte_size = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_last_address = 1023;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_b_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .port_b_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 (
	.portawe(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w[2]~0_combout ),
	.portare(\u0|onchip_rom|wren~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ,
\u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],
\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .init_file = "chinon100_onchip_rom.hex";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .logical_ram_name = "chinon100:u0|chinon100_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_olg1:auto_generated|altsyncram:ram_block1a0|altsyncram_n9d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_byte_size = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .port_b_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~34 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~34_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a49 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~34 .lut_mask = 16'h4540;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~35 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~35_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~34_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81 ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~34_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~35 .lut_mask = 16'hFFA0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[17]~37 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[17]~37_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [17]) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~35_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~35_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [17]),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~35_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[17]~37 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|F_iw[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[17]~38 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[17]~38_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & (((\u0|cpu0|cpu|F_iw[17]~36_combout ) # (\u0|cpu0|cpu|F_iw[17]~37_combout )))) # (!\u0|cpu0|cpu|D_iw[13]~0_combout  & (!\u0|cpu0|cpu|hbreak_req~1_combout ))

	.dataa(\u0|cpu0|cpu|hbreak_req~1_combout ),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(\u0|cpu0|cpu|F_iw[17]~36_combout ),
	.datad(\u0|cpu0|cpu|F_iw[17]~37_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[17]~38 .lut_mask = 16'hDDD1;
defparam \u0|cpu0|cpu|F_iw[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \u0|cpu0|cpu|D_iw[17] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[17]~38_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \u0|cpu0|cpu|E_src2[27] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[27]~3_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [17]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~54 (
// Equation(s):
// \u0|cpu0|cpu|Add1~54_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_alu_sub~q ),
	.datad(\u0|cpu0|cpu|E_src2 [27]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~54 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|Add1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[26]~45 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[26]~45_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] & ((!\u0|cpu0|cpu|E_valid_from_R~q ) # (!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.datab(\u0|cpu0|cpu|R_src1~37_combout ),
	.datac(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[26]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[26]~45 .lut_mask = 16'h1300;
defparam \u0|cpu0|cpu|R_src1[26]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \u0|cpu0|cpu|E_src1[26] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[26]~45_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[24]~14 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[24]~14_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[24]~14 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_src2[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \u0|cpu0|cpu|E_src2[24] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[24]~14_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~57 (
// Equation(s):
// \u0|cpu0|cpu|Add1~57_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_alu_sub~q ),
	.datad(\u0|cpu0|cpu|E_src2 [24]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~57 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|Add1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[23]~47 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[23]~47_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] & ((!\u0|cpu0|cpu|E_valid_from_R~q ) # (!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.datab(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datac(\u0|cpu0|cpu|R_src1~37_combout ),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[23]~47 .lut_mask = 16'h0700;
defparam \u0|cpu0|cpu|R_src1[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N1
dffeas \u0|cpu0|cpu|E_src1[23] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[23]~47_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[22]~7 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[22]~7_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[22]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[22]~7 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_src2[22]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \u0|cpu0|cpu|E_src2[22] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[22]~7_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~59 (
// Equation(s):
// \u0|cpu0|cpu|Add1~59_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [22])

	.dataa(\u0|cpu0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_src2 [22]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~59 .lut_mask = 16'h55AA;
defparam \u0|cpu0|cpu|Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[21]~8 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[21]~8_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[21]~8 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|E_src2[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \u0|cpu0|cpu|E_src2[21] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[21]~8_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~60 (
// Equation(s):
// \u0|cpu0|cpu|Add1~60_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_alu_sub~q ),
	.datad(\u0|cpu0|cpu|E_src2 [21]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~60 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|Add1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[20]~50 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[20]~50_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] & ((!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|R_src1~37_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.datad(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[20]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[20]~50 .lut_mask = 16'h1030;
defparam \u0|cpu0|cpu|R_src1[20]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \u0|cpu0|cpu|E_src1[20] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[20]~50_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[19]~51 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[19]~51_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] & ((!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|R_src1~37_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.datad(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[19]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[19]~51 .lut_mask = 16'h1030;
defparam \u0|cpu0|cpu|R_src1[19]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \u0|cpu0|cpu|E_src1[19] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[19]~51_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[19]~10 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[19]~10_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[19]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[19]~10 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_src2[19]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \u0|cpu0|cpu|E_src2[19] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[19]~10_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~62 (
// Equation(s):
// \u0|cpu0|cpu|Add1~62_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_alu_sub~q ),
	.datad(\u0|cpu0|cpu|E_src2 [19]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~62 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[18]~11 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[18]~11_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[18]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[18]~11 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_src2[18]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 (
	.portawe(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.portare(\u0|onchip_ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_004|src_payload~23_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~22_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~18_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~20_combout ,
\u0|mm_interconnect_0|cmd_mux_004|src_payload~19_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~21_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~17_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~2_combout ,gnd,
\u0|mm_interconnect_0|cmd_mux_004|src_payload~11_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~4_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~1_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~3_combout ,
\u0|mm_interconnect_0|cmd_mux_004|src_payload~0_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~14_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~15_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~16_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_004|src_data [46],\u0|mm_interconnect_0|cmd_mux_004|src_data [45],\u0|mm_interconnect_0|cmd_mux_004|src_data [44],\u0|mm_interconnect_0|cmd_mux_004|src_data [43],\u0|mm_interconnect_0|cmd_mux_004|src_data [42],
\u0|mm_interconnect_0|cmd_mux_004|src_data [41],\u0|mm_interconnect_0|cmd_mux_004|src_data [40],\u0|mm_interconnect_0|cmd_mux_004|src_data [39],\u0|mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_004|src_data [34],\u0|mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .init_file = "chinon100_onchip_ram.hex";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .logical_ram_name = "chinon100:u0|chinon100_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_alg1:auto_generated|altsyncram:ram_block1a0|altsyncram_99d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_address_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_byte_enable_mask_width = 2;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_byte_size = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_data_width = 18;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_last_address = 511;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_b_address_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .port_b_data_width = 18;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 (
	.portawe(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w [2]),
	.portare(\u0|onchip_ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_004|src_payload~11_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~4_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~1_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~3_combout ,
\u0|mm_interconnect_0|cmd_mux_004|src_payload~0_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~14_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~15_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~16_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_004|src_data [47],\u0|mm_interconnect_0|cmd_mux_004|src_data [46],\u0|mm_interconnect_0|cmd_mux_004|src_data [45],\u0|mm_interconnect_0|cmd_mux_004|src_data [44],\u0|mm_interconnect_0|cmd_mux_004|src_data [43],
\u0|mm_interconnect_0|cmd_mux_004|src_data [42],\u0|mm_interconnect_0|cmd_mux_004|src_data [41],\u0|mm_interconnect_0|cmd_mux_004|src_data [40],\u0|mm_interconnect_0|cmd_mux_004|src_data [39],\u0|mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .init_file = "chinon100_onchip_ram.hex";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .logical_ram_name = "chinon100:u0|chinon100_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_alg1:auto_generated|altsyncram:ram_block1a0|altsyncram_99d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_b_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 (
	.portawe(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w [2]),
	.portare(\u0|onchip_ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_004|src_payload~11_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~4_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~1_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~3_combout ,
\u0|mm_interconnect_0|cmd_mux_004|src_payload~0_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~14_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~15_combout ,\u0|mm_interconnect_0|cmd_mux_004|src_payload~16_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_004|src_data [47],\u0|mm_interconnect_0|cmd_mux_004|src_data [46],\u0|mm_interconnect_0|cmd_mux_004|src_data [45],\u0|mm_interconnect_0|cmd_mux_004|src_data [44],\u0|mm_interconnect_0|cmd_mux_004|src_data [43],
\u0|mm_interconnect_0|cmd_mux_004|src_data [42],\u0|mm_interconnect_0|cmd_mux_004|src_data [41],\u0|mm_interconnect_0|cmd_mux_004|src_data [40],\u0|mm_interconnect_0|cmd_mux_004|src_data [39],\u0|mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .init_file = "chinon100_onchip_ram.hex";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .logical_ram_name = "chinon100:u0|chinon100_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_alg1:auto_generated|altsyncram:ram_block1a0|altsyncram_99d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_byte_size = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_last_address = 1023;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_b_address_width = 10;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_b_data_width = 9;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~28 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~28_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout ))) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~28 .lut_mask = 16'h3210;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~29 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~29_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~28_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~28_combout ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~29 .lut_mask = 16'hFF88;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout  = (\u0|cpu0|cpu|d_writedata [15] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [15]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~13 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[15] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[15]~12 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[15]~12_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [15])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [15])))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [15]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [15]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[15]~12 .lut_mask = 16'hCFC0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout  = (\u0|cpu0|cpu|d_writedata [16] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [16]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~9 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N3
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[16] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[16]~8 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[16]~8_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [16]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [16]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [16]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[16]~8 .lut_mask = 16'hFC30;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~22 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout  = (\u0|cpu0|cpu|d_writedata [17] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [17]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~22 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N7
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[17] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[17]~21 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [17]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [17]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [17]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [17]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[17]~21 .lut_mask = 16'hFC0C;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~30 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|cpu0|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~30 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[18] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~3 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~3_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2] & !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~3 .lut_mask = 16'h0022;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~23 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|d_writedata [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|cpu0|cpu|d_writedata [20]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~23 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[20] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[20]~22 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[20]~22_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [20]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [20]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [20]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [20]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[20]~22 .lut_mask = 16'hFC30;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~29 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout  = (\u0|cpu0|cpu|d_writedata [21] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [21]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~29 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[21] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~28 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~28_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [26])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [23]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [26]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~28 .lut_mask = 16'hCCA0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[23] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~32 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout  = (\u0|cpu0|cpu|d_writedata [23] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_writedata [23]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~32 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[23] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[23]~31 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[23]~31_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [23])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [23])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [23]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [23]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[23]~31 .lut_mask = 16'hAFA0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[34] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [34] = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u0|cpu0|cpu|d_byteenable [2] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_byteenable [2]),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[34] .lut_mask = 16'hFFC0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[2]~3 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[2]~3_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable [2]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q )

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable [2]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[2]~3 .lut_mask = 16'hFAFA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[23]~31_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[22]~30_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[21]~28_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[20]~22_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[19]~23_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[18]~29_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[17]~21_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[16]~8_combout ,gnd,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[15]~12_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[14]~10_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[13]~7_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[10]~25_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[9]~26_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[8]~27_combout }),
	.portaaddr({\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[2]~3_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "chinon100:u0|chinon100_cpu0:cpu0|chinon100_cpu0_cpu:cpu|chinon100_cpu0_cpu_nios2_oci:the_chinon100_cpu0_cpu_nios2_oci|chinon100_cpu0_cpu_nios2_ocimem:the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram_module:chinon100_cpu0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~30 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~30_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [25])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [25]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~30 .lut_mask = 16'hEC20;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[22] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~31 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout  = (\u0|cpu0|cpu|d_writedata [22] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~31 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[22] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[22]~30 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[22]~30_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [22])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [22])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [22]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [22]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[22]~30 .lut_mask = 16'hAFA0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[24]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [24]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[24]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[24] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~29 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~29_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [24])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [24]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~29 .lut_mask = 16'hEC20;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[21] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[21]~28 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[21]~28_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [21]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [21]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [21]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[21]~28 .lut_mask = 16'hE2E2;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~24 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~24_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [22])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [19]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [22]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~24 .lut_mask = 16'hE4A0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[19] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~24 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|d_writedata [19])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u0|cpu0|cpu|d_writedata [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~24 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[19] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[19]~23 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[19]~23_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [19])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [19])))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [19]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [19]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[19]~23 .lut_mask = 16'hF3C0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[18]~5 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[18]~5_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~3_combout ))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~3_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[18]~5 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[21] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N21
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[18] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[18]~5_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[18]~29 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[18]~29_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [18]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [18]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [18]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [18]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[18]~29 .lut_mask = 16'hFA0A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~15 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~15_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~15 .lut_mask = 16'hCA0A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[8]~34 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[8]~34_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~33_combout ) # 
// ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [8] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [8] & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [8]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~33_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[8]~34 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|F_iw[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[8]~35 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[8]~35_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[8]~34_combout ) # ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~29_combout  & 
// \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~29_combout ),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(\u0|cpu0|cpu|F_iw[8]~34_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[8]~35 .lut_mask = 16'hCC80;
defparam \u0|cpu0|cpu|F_iw[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \u0|cpu0|cpu|D_iw[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[8]~35_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \u0|cpu0|cpu|E_src2[18] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[18]~11_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~63 (
// Equation(s):
// \u0|cpu0|cpu|Add1~63_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_alu_sub~q ),
	.datad(\u0|cpu0|cpu|E_src2 [18]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~63 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|Add1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[18]~52 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[18]~52_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] & ((!\u0|cpu0|cpu|E_valid_from_R~q ) # (!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.datab(\u0|cpu0|cpu|R_src1~37_combout ),
	.datac(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[18]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[18]~52 .lut_mask = 16'h1300;
defparam \u0|cpu0|cpu|R_src1[18]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \u0|cpu0|cpu|E_src1[18] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[18]~52_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[17]~12 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[17]~12_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[17]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[17]~12 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|E_src2[17]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~25 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout  = (\u0|cpu0|cpu|d_writedata [7] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [7]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~25 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~5 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~5_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [4] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~5 .lut_mask = 16'hFB00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N23
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|d_writedata [24])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u0|cpu0|cpu|d_writedata [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~6 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[24] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[24]~5 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [24]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [24]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [24]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [24]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[24]~5 .lut_mask = 16'hFC30;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout  = (\u0|cpu0|cpu|d_writedata [25] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [25]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~14 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[25] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~14 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~14_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [28])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [25]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [28]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~14 .lut_mask = 16'hCCA0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N3
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[25] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[25]~13 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[25]~13_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [25]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [25]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [25]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [25]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[25]~13 .lut_mask = 16'hCACA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~15 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout  = (\u0|cpu0|cpu|d_writedata [26] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~15 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[26] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~16 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout  = (\u0|cpu0|cpu|d_writedata [27] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_writedata [27]),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~16 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[27] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[27]~15 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[27]~15_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [27])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [27])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [27]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [27]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[27]~15 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~17 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|d_writedata [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|cpu0|cpu|d_writedata [28]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~17 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[28] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[28]~16 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [28]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [28]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [28]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [28]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[28]~16 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[28]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~18 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|d_writedata [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|cpu0|cpu|d_writedata [29]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~18 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[29] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~2 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~2_combout  = (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2] & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~2 .lut_mask = 16'h1100;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[29]~2 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[29]~2_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~2_combout ))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~2_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[29]~2 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~19 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~19_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [31]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~19 .lut_mask = 16'hD888;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[31] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~15 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~15_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [31] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [31]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~15 .lut_mask = 16'hFD00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[31] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~48 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~48_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [31]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [31]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [31]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [31]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~48 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [35] & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [35]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a .lut_mask = 16'h2200;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch~0_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [24] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch~q ))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch~q ) # (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [24]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch~0 .lut_mask = 16'h7370;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~50 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~50_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [34])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch~q 
//  & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux37~0_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetlatch~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [34]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux37~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~50 .lut_mask = 16'hE2C0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[33] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~49 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~49_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [33])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~48_combout ) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [33]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~48_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [33]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~49 .lut_mask = 16'hDC50;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N5
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[32] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[32]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [32]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[32]~feeder .lut_mask = 16'hF0F0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[32] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[29] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[29]~2_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[29]~17 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[29]~17_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [29]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [29]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [29]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [29]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[29]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[29]~17 .lut_mask = 16'hFC30;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[29]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~19 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout  = (\u0|cpu0|cpu|d_writedata [30] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [30]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~19 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[30] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[30]~18 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[30]~18_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [30]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [30]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [30]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [30]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[30]~18 .lut_mask = 16'hFC30;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~20 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|d_writedata [31])

	.dataa(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [31]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~20 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[31] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[31]~19 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[31]~19_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [31])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [31])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [31]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [31]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[31]~19 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[35] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [35] = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u0|cpu0|cpu|d_byteenable [3] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]))

	.dataa(\u0|cpu0|cpu|d_byteenable [3]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[35] .lut_mask = 16'hFFA0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[3]~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable [3]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[3]~1 .lut_mask = 16'hFFF0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[31]~19_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[30]~18_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[29]~17_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[27]~15_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[26]~14_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[25]~13_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout ,gnd,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[7]~24_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[5]~11_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout ,\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "chinon100:u0|chinon100_cpu0:cpu0|chinon100_cpu0_cpu:cpu|chinon100_cpu0_cpu_nios2_oci:the_chinon100_cpu0_cpu_nios2_oci|chinon100_cpu0_cpu_nios2_ocimem:the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram_module:chinon100_cpu0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~15 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~15_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [29])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [26])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [29]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~15 .lut_mask = 16'hEA40;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[26] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[26]~14 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[26]~14_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [26]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [26]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [26]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[26]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[26]~14 .lut_mask = 16'hE2E2;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[26]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[4]~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[4]~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~0_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[4]~0 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[4]~0_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~26 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~26_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [4])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [4])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~26 .lut_mask = 16'hAFA0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~27 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~27_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [6])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~26_combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [6]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~26_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~27 .lut_mask = 16'hAA0C;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13 .lut_mask = 16'h00A8;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N15
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~7 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~7_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [5] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [5]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~7 .lut_mask = 16'hFD00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~33 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~33_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [5])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [5])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [5]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [5]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~33 .lut_mask = 16'hAFA0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~34 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~34_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [7])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~33_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~33_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [7]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~34 .lut_mask = 16'hCE02;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N5
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~16 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~16_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [6] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [6]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~16 .lut_mask = 16'hAAA2;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~20 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~20_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [9])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [6])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [9]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~20 .lut_mask = 16'hF808;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux30~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux30~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [6])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [6])))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [6]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux30~0 .lut_mask = 16'h2320;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~8 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~8_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [7]))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux30~0_combout ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux30~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [7]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~8 .lut_mask = 16'hFC0C;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~8_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7]~feeder_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~20 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~20_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [7] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [7]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~20 .lut_mask = 16'hE0F0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~57 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~57_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [7]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [7]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [7]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~57 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~58 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~58_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [9])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~57_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~57_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [9]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~58 .lut_mask = 16'hBA10;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N15
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~24 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~24_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [8] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [8]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~24 .lut_mask = 16'hF0D0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~65 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~65_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [8]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [8]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~65_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~65 .lut_mask = 16'hFC0C;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~66 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~66_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [10])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~65_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [10]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~65_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~66_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~66 .lut_mask = 16'hB1A0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[9] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[9]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [9]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[9]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~27 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~27_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [9] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [9]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~27 .lut_mask = 16'hAAA2;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N15
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~71 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~71_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [9])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [9])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [9]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~71_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~71 .lut_mask = 16'hACAC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~30 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~30_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [10] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [10]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~30 .lut_mask = 16'hAA8A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~77 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~77_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [10]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [10]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [10]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [10]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~77_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~77 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~78 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~78_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [12])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~77_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [12]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~77_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~78_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~78 .lut_mask = 16'hB1A0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[11] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~72 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~72_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [11])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~71_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~71_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [11]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~72_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~72 .lut_mask = 16'hBA10;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N3
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[10] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N15
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~27 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~27_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [10])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q 
// )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [10]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~27 .lut_mask = 16'hEC20;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[7]~24 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[7]~24_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [7]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [7]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [7]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [7]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[7]~24 .lut_mask = 16'hFC30;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~11 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~11_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~11 .lut_mask = 16'h8F80;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 (
	.portawe(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w [2]),
	.portare(\u0|onchip_rom|wren~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ,
\u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],
\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .init_file = "chinon100_onchip_rom.hex";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .logical_ram_name = "chinon100:u0|chinon100_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_olg1:auto_generated|altsyncram:ram_block1a0|altsyncram_n9d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_byte_size = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_last_address = 1023;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_b_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .port_b_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 (
	.portawe(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w[2]~0_combout ),
	.portare(\u0|onchip_rom|wren~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ,
\u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],
\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .init_file = "chinon100_onchip_rom.hex";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .logical_ram_name = "chinon100:u0|chinon100_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_olg1:auto_generated|altsyncram:ram_block1a0|altsyncram_n9d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~24 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~24_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a39 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~24 .lut_mask = 16'h3120;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~25 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~25_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~24_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71  & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~24_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~25 .lut_mask = 16'hFFC0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[7]~26 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[7]~26_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [7]) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~25_combout  & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~25_combout  & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [7]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~25_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[7]~26 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|F_iw[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[7]~27 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[7]~27_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[7]~26_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~21_combout ))))

	.dataa(\u0|cpu0|cpu|F_iw[7]~26_combout ),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~21_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[7]~27 .lut_mask = 16'hC888;
defparam \u0|cpu0|cpu|F_iw[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \u0|cpu0|cpu|D_iw[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[7]~27_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \u0|cpu0|cpu|E_src2[17] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[17]~12_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~64 (
// Equation(s):
// \u0|cpu0|cpu|Add1~64_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_alu_sub~q ),
	.datad(\u0|cpu0|cpu|E_src2 [17]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~64 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|Add1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[17]~53 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[17]~53_combout  = (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] & (!\u0|cpu0|cpu|R_src1~37_combout  & ((!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datac(\u0|cpu0|cpu|R_src1~37_combout ),
	.datad(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[17]~53 .lut_mask = 16'h040C;
defparam \u0|cpu0|cpu|R_src1[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \u0|cpu0|cpu|E_src1[17] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[17]~53_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[16]~13 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[16]~13_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[16]~13 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_src2[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~22 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~22_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~22 .lut_mask = 16'h2320;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~23 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~23_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~22_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70 ))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~22_combout ),
	.datac(gnd),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~23 .lut_mask = 16'hEECC;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~12 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~12_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~12 .lut_mask = 16'hCA0A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~26 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~26_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a38 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~26 .lut_mask = 16'h3120;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~27 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~27_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~26_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70  & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a70 ),
	.datab(gnd),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~26_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~27 .lut_mask = 16'hFFA0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[6]~28 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[6]~28_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~27_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [6])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [6])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [6]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~27_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[6]~28 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|F_iw[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[6]~29 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[6]~29_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[6]~28_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~23_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~23_combout ),
	.datac(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datad(\u0|cpu0|cpu|F_iw[6]~28_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[6]~29 .lut_mask = 16'hF080;
defparam \u0|cpu0|cpu|F_iw[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \u0|cpu0|cpu|D_iw[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[6]~29_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \u0|cpu0|cpu|E_src2[16] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[16]~13_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~65 (
// Equation(s):
// \u0|cpu0|cpu|Add1~65_combout  = \u0|cpu0|cpu|E_src2 [16] $ (\u0|cpu0|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [16]),
	.datad(\u0|cpu0|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~65 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[16]~54 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[16]~54_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] & ((!\u0|cpu0|cpu|E_valid_from_R~q ) # (!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.datab(\u0|cpu0|cpu|R_src1~37_combout ),
	.datac(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[16]~54 .lut_mask = 16'h1300;
defparam \u0|cpu0|cpu|R_src1[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \u0|cpu0|cpu|E_src1[16] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[16]~54_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[15]~14 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[15]~14_combout  = (!\u0|cpu0|cpu|E_src2[5]~15_combout  & ((\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|D_iw [21]))) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))))

	.dataa(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datab(\u0|cpu0|cpu|E_src2[5]~15_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datad(\u0|cpu0|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[15]~14 .lut_mask = 16'h3210;
defparam \u0|cpu0|cpu|R_src2_lo[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \u0|cpu0|cpu|E_src2[15] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[15]~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~38 (
// Equation(s):
// \u0|cpu0|cpu|Add1~38_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [15])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_src2 [15]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~38 .lut_mask = 16'h33CC;
defparam \u0|cpu0|cpu|Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[14]~15 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[14]~15_combout  = (!\u0|cpu0|cpu|E_src2[5]~15_combout  & ((\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|D_iw [20]))) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datab(\u0|cpu0|cpu|E_src2[5]~15_combout ),
	.datac(\u0|cpu0|cpu|D_iw [20]),
	.datad(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[14]~15 .lut_mask = 16'h3022;
defparam \u0|cpu0|cpu|R_src2_lo[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \u0|cpu0|cpu|E_src2[14] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[14]~15_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~39 (
// Equation(s):
// \u0|cpu0|cpu|Add1~39_combout  = \u0|cpu0|cpu|E_src2 [14] $ (\u0|cpu0|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [14]),
	.datad(\u0|cpu0|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~39 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|Add1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneive_lcell_comb \u0|cpu0|cpu|E_src1[12]~3 (
// Equation(s):
// \u0|cpu0|cpu|E_src1[12]~3_combout  = (\u0|cpu0|cpu|R_src1~36_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]))) # (!\u0|cpu0|cpu|R_src1~36_combout  & (\u0|cpu0|cpu|D_iw [16]))

	.dataa(\u0|cpu0|cpu|R_src1~36_combout ),
	.datab(\u0|cpu0|cpu|D_iw [16]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src1[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[12]~3 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|E_src1[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_plus_one[8]~16 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_plus_one[8]~16_combout  = (\u0|cpu0|cpu|F_pc [8] & (\u0|cpu0|cpu|F_pc_plus_one[7]~15  $ (GND))) # (!\u0|cpu0|cpu|F_pc [8] & (!\u0|cpu0|cpu|F_pc_plus_one[7]~15  & VCC))
// \u0|cpu0|cpu|F_pc_plus_one[8]~17  = CARRY((\u0|cpu0|cpu|F_pc [8] & !\u0|cpu0|cpu|F_pc_plus_one[7]~15 ))

	.dataa(\u0|cpu0|cpu|F_pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|F_pc_plus_one[7]~15 ),
	.combout(\u0|cpu0|cpu|F_pc_plus_one[8]~16_combout ),
	.cout(\u0|cpu0|cpu|F_pc_plus_one[8]~17 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_plus_one[8]~16 .lut_mask = 16'hA50A;
defparam \u0|cpu0|cpu|F_pc_plus_one[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_plus_one[9]~18 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_plus_one[9]~18_combout  = (\u0|cpu0|cpu|F_pc [9] & (!\u0|cpu0|cpu|F_pc_plus_one[8]~17 )) # (!\u0|cpu0|cpu|F_pc [9] & ((\u0|cpu0|cpu|F_pc_plus_one[8]~17 ) # (GND)))
// \u0|cpu0|cpu|F_pc_plus_one[9]~19  = CARRY((!\u0|cpu0|cpu|F_pc_plus_one[8]~17 ) # (!\u0|cpu0|cpu|F_pc [9]))

	.dataa(\u0|cpu0|cpu|F_pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|F_pc_plus_one[8]~17 ),
	.combout(\u0|cpu0|cpu|F_pc_plus_one[9]~18_combout ),
	.cout(\u0|cpu0|cpu|F_pc_plus_one[9]~19 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_plus_one[9]~18 .lut_mask = 16'h5A5F;
defparam \u0|cpu0|cpu|F_pc_plus_one[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_plus_one[10]~20 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_plus_one[10]~20_combout  = (\u0|cpu0|cpu|F_pc [10] & (\u0|cpu0|cpu|F_pc_plus_one[9]~19  $ (GND))) # (!\u0|cpu0|cpu|F_pc [10] & (!\u0|cpu0|cpu|F_pc_plus_one[9]~19  & VCC))
// \u0|cpu0|cpu|F_pc_plus_one[10]~21  = CARRY((\u0|cpu0|cpu|F_pc [10] & !\u0|cpu0|cpu|F_pc_plus_one[9]~19 ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|F_pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|F_pc_plus_one[9]~19 ),
	.combout(\u0|cpu0|cpu|F_pc_plus_one[10]~20_combout ),
	.cout(\u0|cpu0|cpu|F_pc_plus_one[10]~21 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_plus_one[10]~20 .lut_mask = 16'hC30C;
defparam \u0|cpu0|cpu|F_pc_plus_one[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \u0|cpu0|cpu|E_src1[12] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src1[12]~3_combout ),
	.asdata(\u0|cpu0|cpu|F_pc_plus_one[10]~20_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|R_src1~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[11]~0 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[11]~0_combout  = (!\u0|cpu0|cpu|E_src2[5]~15_combout  & ((\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|D_iw [17]))) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]))))

	.dataa(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datac(\u0|cpu0|cpu|E_src2[5]~15_combout ),
	.datad(\u0|cpu0|cpu|D_iw [17]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[11]~0 .lut_mask = 16'h0E04;
defparam \u0|cpu0|cpu|R_src2_lo[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N3
dffeas \u0|cpu0|cpu|E_src2[11] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[11]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~0 (
// Equation(s):
// \u0|cpu0|cpu|Add1~0_combout  = \u0|cpu0|cpu|E_src2 [11] $ (\u0|cpu0|cpu|E_alu_sub~q )

	.dataa(\u0|cpu0|cpu|E_src2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~0 .lut_mask = 16'h55AA;
defparam \u0|cpu0|cpu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~1 (
// Equation(s):
// \u0|cpu0|cpu|Add1~1_combout  = \u0|cpu0|cpu|E_src2 [10] $ (\u0|cpu0|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [10]),
	.datad(\u0|cpu0|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~1 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \u0|cpu0|cpu|E_src1[7]~8 (
// Equation(s):
// \u0|cpu0|cpu|E_src1[7]~8_combout  = (\u0|cpu0|cpu|R_src1~36_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]))) # (!\u0|cpu0|cpu|R_src1~36_combout  & (\u0|cpu0|cpu|D_iw [11]))

	.dataa(\u0|cpu0|cpu|D_iw [11]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_src1~36_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src1[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[7]~8 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|E_src1[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \u0|cpu0|cpu|E_src1[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src1[7]~8_combout ),
	.asdata(\u0|cpu0|cpu|F_pc_plus_one[5]~10_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|R_src1~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[6]~5 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[6]~5_combout  = (!\u0|cpu0|cpu|E_src2[5]~15_combout  & ((\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [12])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])))))

	.dataa(\u0|cpu0|cpu|D_iw [12]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datac(\u0|cpu0|cpu|E_src2[5]~15_combout ),
	.datad(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[6]~5 .lut_mask = 16'h0A0C;
defparam \u0|cpu0|cpu|R_src2_lo[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N15
dffeas \u0|cpu0|cpu|E_src2[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~5 (
// Equation(s):
// \u0|cpu0|cpu|Add1~5_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [6])

	.dataa(\u0|cpu0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~5 .lut_mask = 16'h5A5A;
defparam \u0|cpu0|cpu|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~7 (
// Equation(s):
// \u0|cpu0|cpu|Add1~7_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_alu_sub~q ),
	.datad(\u0|cpu0|cpu|E_src2 [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~7 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~16 (
// Equation(s):
// \u0|cpu0|cpu|Add1~16_combout  = ((\u0|cpu0|cpu|Add1~10_combout  $ (\u0|cpu0|cpu|E_src1 [1] $ (!\u0|cpu0|cpu|Add1~15 )))) # (GND)
// \u0|cpu0|cpu|Add1~17  = CARRY((\u0|cpu0|cpu|Add1~10_combout  & ((\u0|cpu0|cpu|E_src1 [1]) # (!\u0|cpu0|cpu|Add1~15 ))) # (!\u0|cpu0|cpu|Add1~10_combout  & (\u0|cpu0|cpu|E_src1 [1] & !\u0|cpu0|cpu|Add1~15 )))

	.dataa(\u0|cpu0|cpu|Add1~10_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~15 ),
	.combout(\u0|cpu0|cpu|Add1~16_combout ),
	.cout(\u0|cpu0|cpu|Add1~17 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~16 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~18 (
// Equation(s):
// \u0|cpu0|cpu|Add1~18_combout  = (\u0|cpu0|cpu|Add1~9_combout  & ((\u0|cpu0|cpu|E_src1 [2] & (\u0|cpu0|cpu|Add1~17  & VCC)) # (!\u0|cpu0|cpu|E_src1 [2] & (!\u0|cpu0|cpu|Add1~17 )))) # (!\u0|cpu0|cpu|Add1~9_combout  & ((\u0|cpu0|cpu|E_src1 [2] & 
// (!\u0|cpu0|cpu|Add1~17 )) # (!\u0|cpu0|cpu|E_src1 [2] & ((\u0|cpu0|cpu|Add1~17 ) # (GND)))))
// \u0|cpu0|cpu|Add1~19  = CARRY((\u0|cpu0|cpu|Add1~9_combout  & (!\u0|cpu0|cpu|E_src1 [2] & !\u0|cpu0|cpu|Add1~17 )) # (!\u0|cpu0|cpu|Add1~9_combout  & ((!\u0|cpu0|cpu|Add1~17 ) # (!\u0|cpu0|cpu|E_src1 [2]))))

	.dataa(\u0|cpu0|cpu|Add1~9_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~17 ),
	.combout(\u0|cpu0|cpu|Add1~18_combout ),
	.cout(\u0|cpu0|cpu|Add1~19 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~18 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~20 (
// Equation(s):
// \u0|cpu0|cpu|Add1~20_combout  = ((\u0|cpu0|cpu|Add1~8_combout  $ (\u0|cpu0|cpu|E_src1 [3] $ (!\u0|cpu0|cpu|Add1~19 )))) # (GND)
// \u0|cpu0|cpu|Add1~21  = CARRY((\u0|cpu0|cpu|Add1~8_combout  & ((\u0|cpu0|cpu|E_src1 [3]) # (!\u0|cpu0|cpu|Add1~19 ))) # (!\u0|cpu0|cpu|Add1~8_combout  & (\u0|cpu0|cpu|E_src1 [3] & !\u0|cpu0|cpu|Add1~19 )))

	.dataa(\u0|cpu0|cpu|Add1~8_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~19 ),
	.combout(\u0|cpu0|cpu|Add1~20_combout ),
	.cout(\u0|cpu0|cpu|Add1~21 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~20 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~22 (
// Equation(s):
// \u0|cpu0|cpu|Add1~22_combout  = (\u0|cpu0|cpu|E_src1 [4] & ((\u0|cpu0|cpu|Add1~7_combout  & (\u0|cpu0|cpu|Add1~21  & VCC)) # (!\u0|cpu0|cpu|Add1~7_combout  & (!\u0|cpu0|cpu|Add1~21 )))) # (!\u0|cpu0|cpu|E_src1 [4] & ((\u0|cpu0|cpu|Add1~7_combout  & 
// (!\u0|cpu0|cpu|Add1~21 )) # (!\u0|cpu0|cpu|Add1~7_combout  & ((\u0|cpu0|cpu|Add1~21 ) # (GND)))))
// \u0|cpu0|cpu|Add1~23  = CARRY((\u0|cpu0|cpu|E_src1 [4] & (!\u0|cpu0|cpu|Add1~7_combout  & !\u0|cpu0|cpu|Add1~21 )) # (!\u0|cpu0|cpu|E_src1 [4] & ((!\u0|cpu0|cpu|Add1~21 ) # (!\u0|cpu0|cpu|Add1~7_combout ))))

	.dataa(\u0|cpu0|cpu|E_src1 [4]),
	.datab(\u0|cpu0|cpu|Add1~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~21 ),
	.combout(\u0|cpu0|cpu|Add1~22_combout ),
	.cout(\u0|cpu0|cpu|Add1~23 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~22 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~24 (
// Equation(s):
// \u0|cpu0|cpu|Add1~24_combout  = ((\u0|cpu0|cpu|Add1~6_combout  $ (\u0|cpu0|cpu|E_src1 [5] $ (!\u0|cpu0|cpu|Add1~23 )))) # (GND)
// \u0|cpu0|cpu|Add1~25  = CARRY((\u0|cpu0|cpu|Add1~6_combout  & ((\u0|cpu0|cpu|E_src1 [5]) # (!\u0|cpu0|cpu|Add1~23 ))) # (!\u0|cpu0|cpu|Add1~6_combout  & (\u0|cpu0|cpu|E_src1 [5] & !\u0|cpu0|cpu|Add1~23 )))

	.dataa(\u0|cpu0|cpu|Add1~6_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~23 ),
	.combout(\u0|cpu0|cpu|Add1~24_combout ),
	.cout(\u0|cpu0|cpu|Add1~25 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~24 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~26 (
// Equation(s):
// \u0|cpu0|cpu|Add1~26_combout  = (\u0|cpu0|cpu|E_src1 [6] & ((\u0|cpu0|cpu|Add1~5_combout  & (\u0|cpu0|cpu|Add1~25  & VCC)) # (!\u0|cpu0|cpu|Add1~5_combout  & (!\u0|cpu0|cpu|Add1~25 )))) # (!\u0|cpu0|cpu|E_src1 [6] & ((\u0|cpu0|cpu|Add1~5_combout  & 
// (!\u0|cpu0|cpu|Add1~25 )) # (!\u0|cpu0|cpu|Add1~5_combout  & ((\u0|cpu0|cpu|Add1~25 ) # (GND)))))
// \u0|cpu0|cpu|Add1~27  = CARRY((\u0|cpu0|cpu|E_src1 [6] & (!\u0|cpu0|cpu|Add1~5_combout  & !\u0|cpu0|cpu|Add1~25 )) # (!\u0|cpu0|cpu|E_src1 [6] & ((!\u0|cpu0|cpu|Add1~25 ) # (!\u0|cpu0|cpu|Add1~5_combout ))))

	.dataa(\u0|cpu0|cpu|E_src1 [6]),
	.datab(\u0|cpu0|cpu|Add1~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~25 ),
	.combout(\u0|cpu0|cpu|Add1~26_combout ),
	.cout(\u0|cpu0|cpu|Add1~27 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~26 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~28 (
// Equation(s):
// \u0|cpu0|cpu|Add1~28_combout  = ((\u0|cpu0|cpu|Add1~4_combout  $ (\u0|cpu0|cpu|E_src1 [7] $ (!\u0|cpu0|cpu|Add1~27 )))) # (GND)
// \u0|cpu0|cpu|Add1~29  = CARRY((\u0|cpu0|cpu|Add1~4_combout  & ((\u0|cpu0|cpu|E_src1 [7]) # (!\u0|cpu0|cpu|Add1~27 ))) # (!\u0|cpu0|cpu|Add1~4_combout  & (\u0|cpu0|cpu|E_src1 [7] & !\u0|cpu0|cpu|Add1~27 )))

	.dataa(\u0|cpu0|cpu|Add1~4_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~27 ),
	.combout(\u0|cpu0|cpu|Add1~28_combout ),
	.cout(\u0|cpu0|cpu|Add1~29 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~28 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~30 (
// Equation(s):
// \u0|cpu0|cpu|Add1~30_combout  = (\u0|cpu0|cpu|Add1~3_combout  & ((\u0|cpu0|cpu|E_src1 [8] & (\u0|cpu0|cpu|Add1~29  & VCC)) # (!\u0|cpu0|cpu|E_src1 [8] & (!\u0|cpu0|cpu|Add1~29 )))) # (!\u0|cpu0|cpu|Add1~3_combout  & ((\u0|cpu0|cpu|E_src1 [8] & 
// (!\u0|cpu0|cpu|Add1~29 )) # (!\u0|cpu0|cpu|E_src1 [8] & ((\u0|cpu0|cpu|Add1~29 ) # (GND)))))
// \u0|cpu0|cpu|Add1~31  = CARRY((\u0|cpu0|cpu|Add1~3_combout  & (!\u0|cpu0|cpu|E_src1 [8] & !\u0|cpu0|cpu|Add1~29 )) # (!\u0|cpu0|cpu|Add1~3_combout  & ((!\u0|cpu0|cpu|Add1~29 ) # (!\u0|cpu0|cpu|E_src1 [8]))))

	.dataa(\u0|cpu0|cpu|Add1~3_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~29 ),
	.combout(\u0|cpu0|cpu|Add1~30_combout ),
	.cout(\u0|cpu0|cpu|Add1~31 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~30 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~32 (
// Equation(s):
// \u0|cpu0|cpu|Add1~32_combout  = ((\u0|cpu0|cpu|Add1~2_combout  $ (\u0|cpu0|cpu|E_src1 [9] $ (!\u0|cpu0|cpu|Add1~31 )))) # (GND)
// \u0|cpu0|cpu|Add1~33  = CARRY((\u0|cpu0|cpu|Add1~2_combout  & ((\u0|cpu0|cpu|E_src1 [9]) # (!\u0|cpu0|cpu|Add1~31 ))) # (!\u0|cpu0|cpu|Add1~2_combout  & (\u0|cpu0|cpu|E_src1 [9] & !\u0|cpu0|cpu|Add1~31 )))

	.dataa(\u0|cpu0|cpu|Add1~2_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~31 ),
	.combout(\u0|cpu0|cpu|Add1~32_combout ),
	.cout(\u0|cpu0|cpu|Add1~33 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~32 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~34 (
// Equation(s):
// \u0|cpu0|cpu|Add1~34_combout  = (\u0|cpu0|cpu|E_src1 [10] & ((\u0|cpu0|cpu|Add1~1_combout  & (\u0|cpu0|cpu|Add1~33  & VCC)) # (!\u0|cpu0|cpu|Add1~1_combout  & (!\u0|cpu0|cpu|Add1~33 )))) # (!\u0|cpu0|cpu|E_src1 [10] & ((\u0|cpu0|cpu|Add1~1_combout  & 
// (!\u0|cpu0|cpu|Add1~33 )) # (!\u0|cpu0|cpu|Add1~1_combout  & ((\u0|cpu0|cpu|Add1~33 ) # (GND)))))
// \u0|cpu0|cpu|Add1~35  = CARRY((\u0|cpu0|cpu|E_src1 [10] & (!\u0|cpu0|cpu|Add1~1_combout  & !\u0|cpu0|cpu|Add1~33 )) # (!\u0|cpu0|cpu|E_src1 [10] & ((!\u0|cpu0|cpu|Add1~33 ) # (!\u0|cpu0|cpu|Add1~1_combout ))))

	.dataa(\u0|cpu0|cpu|E_src1 [10]),
	.datab(\u0|cpu0|cpu|Add1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~33 ),
	.combout(\u0|cpu0|cpu|Add1~34_combout ),
	.cout(\u0|cpu0|cpu|Add1~35 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~34 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~36 (
// Equation(s):
// \u0|cpu0|cpu|Add1~36_combout  = ((\u0|cpu0|cpu|E_src1 [11] $ (\u0|cpu0|cpu|Add1~0_combout  $ (!\u0|cpu0|cpu|Add1~35 )))) # (GND)
// \u0|cpu0|cpu|Add1~37  = CARRY((\u0|cpu0|cpu|E_src1 [11] & ((\u0|cpu0|cpu|Add1~0_combout ) # (!\u0|cpu0|cpu|Add1~35 ))) # (!\u0|cpu0|cpu|E_src1 [11] & (\u0|cpu0|cpu|Add1~0_combout  & !\u0|cpu0|cpu|Add1~35 )))

	.dataa(\u0|cpu0|cpu|E_src1 [11]),
	.datab(\u0|cpu0|cpu|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~35 ),
	.combout(\u0|cpu0|cpu|Add1~36_combout ),
	.cout(\u0|cpu0|cpu|Add1~37 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~36 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~42 (
// Equation(s):
// \u0|cpu0|cpu|Add1~42_combout  = (\u0|cpu0|cpu|Add1~41_combout  & ((\u0|cpu0|cpu|E_src1 [12] & (\u0|cpu0|cpu|Add1~37  & VCC)) # (!\u0|cpu0|cpu|E_src1 [12] & (!\u0|cpu0|cpu|Add1~37 )))) # (!\u0|cpu0|cpu|Add1~41_combout  & ((\u0|cpu0|cpu|E_src1 [12] & 
// (!\u0|cpu0|cpu|Add1~37 )) # (!\u0|cpu0|cpu|E_src1 [12] & ((\u0|cpu0|cpu|Add1~37 ) # (GND)))))
// \u0|cpu0|cpu|Add1~43  = CARRY((\u0|cpu0|cpu|Add1~41_combout  & (!\u0|cpu0|cpu|E_src1 [12] & !\u0|cpu0|cpu|Add1~37 )) # (!\u0|cpu0|cpu|Add1~41_combout  & ((!\u0|cpu0|cpu|Add1~37 ) # (!\u0|cpu0|cpu|E_src1 [12]))))

	.dataa(\u0|cpu0|cpu|Add1~41_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~37 ),
	.combout(\u0|cpu0|cpu|Add1~42_combout ),
	.cout(\u0|cpu0|cpu|Add1~43 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~42 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~44 (
// Equation(s):
// \u0|cpu0|cpu|Add1~44_combout  = ((\u0|cpu0|cpu|Add1~40_combout  $ (\u0|cpu0|cpu|E_src1 [13] $ (!\u0|cpu0|cpu|Add1~43 )))) # (GND)
// \u0|cpu0|cpu|Add1~45  = CARRY((\u0|cpu0|cpu|Add1~40_combout  & ((\u0|cpu0|cpu|E_src1 [13]) # (!\u0|cpu0|cpu|Add1~43 ))) # (!\u0|cpu0|cpu|Add1~40_combout  & (\u0|cpu0|cpu|E_src1 [13] & !\u0|cpu0|cpu|Add1~43 )))

	.dataa(\u0|cpu0|cpu|Add1~40_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~43 ),
	.combout(\u0|cpu0|cpu|Add1~44_combout ),
	.cout(\u0|cpu0|cpu|Add1~45 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~44 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~46 (
// Equation(s):
// \u0|cpu0|cpu|Add1~46_combout  = (\u0|cpu0|cpu|E_src1 [14] & ((\u0|cpu0|cpu|Add1~39_combout  & (\u0|cpu0|cpu|Add1~45  & VCC)) # (!\u0|cpu0|cpu|Add1~39_combout  & (!\u0|cpu0|cpu|Add1~45 )))) # (!\u0|cpu0|cpu|E_src1 [14] & ((\u0|cpu0|cpu|Add1~39_combout  & 
// (!\u0|cpu0|cpu|Add1~45 )) # (!\u0|cpu0|cpu|Add1~39_combout  & ((\u0|cpu0|cpu|Add1~45 ) # (GND)))))
// \u0|cpu0|cpu|Add1~47  = CARRY((\u0|cpu0|cpu|E_src1 [14] & (!\u0|cpu0|cpu|Add1~39_combout  & !\u0|cpu0|cpu|Add1~45 )) # (!\u0|cpu0|cpu|E_src1 [14] & ((!\u0|cpu0|cpu|Add1~45 ) # (!\u0|cpu0|cpu|Add1~39_combout ))))

	.dataa(\u0|cpu0|cpu|E_src1 [14]),
	.datab(\u0|cpu0|cpu|Add1~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~45 ),
	.combout(\u0|cpu0|cpu|Add1~46_combout ),
	.cout(\u0|cpu0|cpu|Add1~47 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~46 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~48 (
// Equation(s):
// \u0|cpu0|cpu|Add1~48_combout  = ((\u0|cpu0|cpu|E_src1 [15] $ (\u0|cpu0|cpu|Add1~38_combout  $ (!\u0|cpu0|cpu|Add1~47 )))) # (GND)
// \u0|cpu0|cpu|Add1~49  = CARRY((\u0|cpu0|cpu|E_src1 [15] & ((\u0|cpu0|cpu|Add1~38_combout ) # (!\u0|cpu0|cpu|Add1~47 ))) # (!\u0|cpu0|cpu|E_src1 [15] & (\u0|cpu0|cpu|Add1~38_combout  & !\u0|cpu0|cpu|Add1~47 )))

	.dataa(\u0|cpu0|cpu|E_src1 [15]),
	.datab(\u0|cpu0|cpu|Add1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~47 ),
	.combout(\u0|cpu0|cpu|Add1~48_combout ),
	.cout(\u0|cpu0|cpu|Add1~49 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~48 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~66 (
// Equation(s):
// \u0|cpu0|cpu|Add1~66_combout  = (\u0|cpu0|cpu|Add1~65_combout  & ((\u0|cpu0|cpu|E_src1 [16] & (\u0|cpu0|cpu|Add1~49  & VCC)) # (!\u0|cpu0|cpu|E_src1 [16] & (!\u0|cpu0|cpu|Add1~49 )))) # (!\u0|cpu0|cpu|Add1~65_combout  & ((\u0|cpu0|cpu|E_src1 [16] & 
// (!\u0|cpu0|cpu|Add1~49 )) # (!\u0|cpu0|cpu|E_src1 [16] & ((\u0|cpu0|cpu|Add1~49 ) # (GND)))))
// \u0|cpu0|cpu|Add1~67  = CARRY((\u0|cpu0|cpu|Add1~65_combout  & (!\u0|cpu0|cpu|E_src1 [16] & !\u0|cpu0|cpu|Add1~49 )) # (!\u0|cpu0|cpu|Add1~65_combout  & ((!\u0|cpu0|cpu|Add1~49 ) # (!\u0|cpu0|cpu|E_src1 [16]))))

	.dataa(\u0|cpu0|cpu|Add1~65_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~49 ),
	.combout(\u0|cpu0|cpu|Add1~66_combout ),
	.cout(\u0|cpu0|cpu|Add1~67 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~66 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~68 (
// Equation(s):
// \u0|cpu0|cpu|Add1~68_combout  = ((\u0|cpu0|cpu|Add1~64_combout  $ (\u0|cpu0|cpu|E_src1 [17] $ (!\u0|cpu0|cpu|Add1~67 )))) # (GND)
// \u0|cpu0|cpu|Add1~69  = CARRY((\u0|cpu0|cpu|Add1~64_combout  & ((\u0|cpu0|cpu|E_src1 [17]) # (!\u0|cpu0|cpu|Add1~67 ))) # (!\u0|cpu0|cpu|Add1~64_combout  & (\u0|cpu0|cpu|E_src1 [17] & !\u0|cpu0|cpu|Add1~67 )))

	.dataa(\u0|cpu0|cpu|Add1~64_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~67 ),
	.combout(\u0|cpu0|cpu|Add1~68_combout ),
	.cout(\u0|cpu0|cpu|Add1~69 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~68 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~70 (
// Equation(s):
// \u0|cpu0|cpu|Add1~70_combout  = (\u0|cpu0|cpu|Add1~63_combout  & ((\u0|cpu0|cpu|E_src1 [18] & (\u0|cpu0|cpu|Add1~69  & VCC)) # (!\u0|cpu0|cpu|E_src1 [18] & (!\u0|cpu0|cpu|Add1~69 )))) # (!\u0|cpu0|cpu|Add1~63_combout  & ((\u0|cpu0|cpu|E_src1 [18] & 
// (!\u0|cpu0|cpu|Add1~69 )) # (!\u0|cpu0|cpu|E_src1 [18] & ((\u0|cpu0|cpu|Add1~69 ) # (GND)))))
// \u0|cpu0|cpu|Add1~71  = CARRY((\u0|cpu0|cpu|Add1~63_combout  & (!\u0|cpu0|cpu|E_src1 [18] & !\u0|cpu0|cpu|Add1~69 )) # (!\u0|cpu0|cpu|Add1~63_combout  & ((!\u0|cpu0|cpu|Add1~69 ) # (!\u0|cpu0|cpu|E_src1 [18]))))

	.dataa(\u0|cpu0|cpu|Add1~63_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~69 ),
	.combout(\u0|cpu0|cpu|Add1~70_combout ),
	.cout(\u0|cpu0|cpu|Add1~71 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~70 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~72 (
// Equation(s):
// \u0|cpu0|cpu|Add1~72_combout  = ((\u0|cpu0|cpu|E_src1 [19] $ (\u0|cpu0|cpu|Add1~62_combout  $ (!\u0|cpu0|cpu|Add1~71 )))) # (GND)
// \u0|cpu0|cpu|Add1~73  = CARRY((\u0|cpu0|cpu|E_src1 [19] & ((\u0|cpu0|cpu|Add1~62_combout ) # (!\u0|cpu0|cpu|Add1~71 ))) # (!\u0|cpu0|cpu|E_src1 [19] & (\u0|cpu0|cpu|Add1~62_combout  & !\u0|cpu0|cpu|Add1~71 )))

	.dataa(\u0|cpu0|cpu|E_src1 [19]),
	.datab(\u0|cpu0|cpu|Add1~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~71 ),
	.combout(\u0|cpu0|cpu|Add1~72_combout ),
	.cout(\u0|cpu0|cpu|Add1~73 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~72 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~74 (
// Equation(s):
// \u0|cpu0|cpu|Add1~74_combout  = (\u0|cpu0|cpu|Add1~61_combout  & ((\u0|cpu0|cpu|E_src1 [20] & (\u0|cpu0|cpu|Add1~73  & VCC)) # (!\u0|cpu0|cpu|E_src1 [20] & (!\u0|cpu0|cpu|Add1~73 )))) # (!\u0|cpu0|cpu|Add1~61_combout  & ((\u0|cpu0|cpu|E_src1 [20] & 
// (!\u0|cpu0|cpu|Add1~73 )) # (!\u0|cpu0|cpu|E_src1 [20] & ((\u0|cpu0|cpu|Add1~73 ) # (GND)))))
// \u0|cpu0|cpu|Add1~75  = CARRY((\u0|cpu0|cpu|Add1~61_combout  & (!\u0|cpu0|cpu|E_src1 [20] & !\u0|cpu0|cpu|Add1~73 )) # (!\u0|cpu0|cpu|Add1~61_combout  & ((!\u0|cpu0|cpu|Add1~73 ) # (!\u0|cpu0|cpu|E_src1 [20]))))

	.dataa(\u0|cpu0|cpu|Add1~61_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~73 ),
	.combout(\u0|cpu0|cpu|Add1~74_combout ),
	.cout(\u0|cpu0|cpu|Add1~75 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~74 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~76 (
// Equation(s):
// \u0|cpu0|cpu|Add1~76_combout  = ((\u0|cpu0|cpu|Add1~60_combout  $ (\u0|cpu0|cpu|E_src1 [21] $ (!\u0|cpu0|cpu|Add1~75 )))) # (GND)
// \u0|cpu0|cpu|Add1~77  = CARRY((\u0|cpu0|cpu|Add1~60_combout  & ((\u0|cpu0|cpu|E_src1 [21]) # (!\u0|cpu0|cpu|Add1~75 ))) # (!\u0|cpu0|cpu|Add1~60_combout  & (\u0|cpu0|cpu|E_src1 [21] & !\u0|cpu0|cpu|Add1~75 )))

	.dataa(\u0|cpu0|cpu|Add1~60_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~75 ),
	.combout(\u0|cpu0|cpu|Add1~76_combout ),
	.cout(\u0|cpu0|cpu|Add1~77 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~76 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~78 (
// Equation(s):
// \u0|cpu0|cpu|Add1~78_combout  = (\u0|cpu0|cpu|Add1~59_combout  & ((\u0|cpu0|cpu|E_src1 [22] & (\u0|cpu0|cpu|Add1~77  & VCC)) # (!\u0|cpu0|cpu|E_src1 [22] & (!\u0|cpu0|cpu|Add1~77 )))) # (!\u0|cpu0|cpu|Add1~59_combout  & ((\u0|cpu0|cpu|E_src1 [22] & 
// (!\u0|cpu0|cpu|Add1~77 )) # (!\u0|cpu0|cpu|E_src1 [22] & ((\u0|cpu0|cpu|Add1~77 ) # (GND)))))
// \u0|cpu0|cpu|Add1~79  = CARRY((\u0|cpu0|cpu|Add1~59_combout  & (!\u0|cpu0|cpu|E_src1 [22] & !\u0|cpu0|cpu|Add1~77 )) # (!\u0|cpu0|cpu|Add1~59_combout  & ((!\u0|cpu0|cpu|Add1~77 ) # (!\u0|cpu0|cpu|E_src1 [22]))))

	.dataa(\u0|cpu0|cpu|Add1~59_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~77 ),
	.combout(\u0|cpu0|cpu|Add1~78_combout ),
	.cout(\u0|cpu0|cpu|Add1~79 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~78 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~80 (
// Equation(s):
// \u0|cpu0|cpu|Add1~80_combout  = ((\u0|cpu0|cpu|Add1~58_combout  $ (\u0|cpu0|cpu|E_src1 [23] $ (!\u0|cpu0|cpu|Add1~79 )))) # (GND)
// \u0|cpu0|cpu|Add1~81  = CARRY((\u0|cpu0|cpu|Add1~58_combout  & ((\u0|cpu0|cpu|E_src1 [23]) # (!\u0|cpu0|cpu|Add1~79 ))) # (!\u0|cpu0|cpu|Add1~58_combout  & (\u0|cpu0|cpu|E_src1 [23] & !\u0|cpu0|cpu|Add1~79 )))

	.dataa(\u0|cpu0|cpu|Add1~58_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~79 ),
	.combout(\u0|cpu0|cpu|Add1~80_combout ),
	.cout(\u0|cpu0|cpu|Add1~81 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~80 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~82 (
// Equation(s):
// \u0|cpu0|cpu|Add1~82_combout  = (\u0|cpu0|cpu|Add1~57_combout  & ((\u0|cpu0|cpu|E_src1 [24] & (\u0|cpu0|cpu|Add1~81  & VCC)) # (!\u0|cpu0|cpu|E_src1 [24] & (!\u0|cpu0|cpu|Add1~81 )))) # (!\u0|cpu0|cpu|Add1~57_combout  & ((\u0|cpu0|cpu|E_src1 [24] & 
// (!\u0|cpu0|cpu|Add1~81 )) # (!\u0|cpu0|cpu|E_src1 [24] & ((\u0|cpu0|cpu|Add1~81 ) # (GND)))))
// \u0|cpu0|cpu|Add1~83  = CARRY((\u0|cpu0|cpu|Add1~57_combout  & (!\u0|cpu0|cpu|E_src1 [24] & !\u0|cpu0|cpu|Add1~81 )) # (!\u0|cpu0|cpu|Add1~57_combout  & ((!\u0|cpu0|cpu|Add1~81 ) # (!\u0|cpu0|cpu|E_src1 [24]))))

	.dataa(\u0|cpu0|cpu|Add1~57_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~81 ),
	.combout(\u0|cpu0|cpu|Add1~82_combout ),
	.cout(\u0|cpu0|cpu|Add1~83 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~82 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~84 (
// Equation(s):
// \u0|cpu0|cpu|Add1~84_combout  = ((\u0|cpu0|cpu|Add1~56_combout  $ (\u0|cpu0|cpu|E_src1 [25] $ (!\u0|cpu0|cpu|Add1~83 )))) # (GND)
// \u0|cpu0|cpu|Add1~85  = CARRY((\u0|cpu0|cpu|Add1~56_combout  & ((\u0|cpu0|cpu|E_src1 [25]) # (!\u0|cpu0|cpu|Add1~83 ))) # (!\u0|cpu0|cpu|Add1~56_combout  & (\u0|cpu0|cpu|E_src1 [25] & !\u0|cpu0|cpu|Add1~83 )))

	.dataa(\u0|cpu0|cpu|Add1~56_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~83 ),
	.combout(\u0|cpu0|cpu|Add1~84_combout ),
	.cout(\u0|cpu0|cpu|Add1~85 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~84 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~86 (
// Equation(s):
// \u0|cpu0|cpu|Add1~86_combout  = (\u0|cpu0|cpu|Add1~55_combout  & ((\u0|cpu0|cpu|E_src1 [26] & (\u0|cpu0|cpu|Add1~85  & VCC)) # (!\u0|cpu0|cpu|E_src1 [26] & (!\u0|cpu0|cpu|Add1~85 )))) # (!\u0|cpu0|cpu|Add1~55_combout  & ((\u0|cpu0|cpu|E_src1 [26] & 
// (!\u0|cpu0|cpu|Add1~85 )) # (!\u0|cpu0|cpu|E_src1 [26] & ((\u0|cpu0|cpu|Add1~85 ) # (GND)))))
// \u0|cpu0|cpu|Add1~87  = CARRY((\u0|cpu0|cpu|Add1~55_combout  & (!\u0|cpu0|cpu|E_src1 [26] & !\u0|cpu0|cpu|Add1~85 )) # (!\u0|cpu0|cpu|Add1~55_combout  & ((!\u0|cpu0|cpu|Add1~85 ) # (!\u0|cpu0|cpu|E_src1 [26]))))

	.dataa(\u0|cpu0|cpu|Add1~55_combout ),
	.datab(\u0|cpu0|cpu|E_src1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~85 ),
	.combout(\u0|cpu0|cpu|Add1~86_combout ),
	.cout(\u0|cpu0|cpu|Add1~87 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~86 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~88 (
// Equation(s):
// \u0|cpu0|cpu|Add1~88_combout  = ((\u0|cpu0|cpu|E_src1 [27] $ (\u0|cpu0|cpu|Add1~54_combout  $ (!\u0|cpu0|cpu|Add1~87 )))) # (GND)
// \u0|cpu0|cpu|Add1~89  = CARRY((\u0|cpu0|cpu|E_src1 [27] & ((\u0|cpu0|cpu|Add1~54_combout ) # (!\u0|cpu0|cpu|Add1~87 ))) # (!\u0|cpu0|cpu|E_src1 [27] & (\u0|cpu0|cpu|Add1~54_combout  & !\u0|cpu0|cpu|Add1~87 )))

	.dataa(\u0|cpu0|cpu|E_src1 [27]),
	.datab(\u0|cpu0|cpu|Add1~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~87 ),
	.combout(\u0|cpu0|cpu|Add1~88_combout ),
	.cout(\u0|cpu0|cpu|Add1~89 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~88 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~90 (
// Equation(s):
// \u0|cpu0|cpu|Add1~90_combout  = (\u0|cpu0|cpu|E_src1 [28] & ((\u0|cpu0|cpu|Add1~53_combout  & (\u0|cpu0|cpu|Add1~89  & VCC)) # (!\u0|cpu0|cpu|Add1~53_combout  & (!\u0|cpu0|cpu|Add1~89 )))) # (!\u0|cpu0|cpu|E_src1 [28] & ((\u0|cpu0|cpu|Add1~53_combout  & 
// (!\u0|cpu0|cpu|Add1~89 )) # (!\u0|cpu0|cpu|Add1~53_combout  & ((\u0|cpu0|cpu|Add1~89 ) # (GND)))))
// \u0|cpu0|cpu|Add1~91  = CARRY((\u0|cpu0|cpu|E_src1 [28] & (!\u0|cpu0|cpu|Add1~53_combout  & !\u0|cpu0|cpu|Add1~89 )) # (!\u0|cpu0|cpu|E_src1 [28] & ((!\u0|cpu0|cpu|Add1~89 ) # (!\u0|cpu0|cpu|Add1~53_combout ))))

	.dataa(\u0|cpu0|cpu|E_src1 [28]),
	.datab(\u0|cpu0|cpu|Add1~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~89 ),
	.combout(\u0|cpu0|cpu|Add1~90_combout ),
	.cout(\u0|cpu0|cpu|Add1~91 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~90 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~92 (
// Equation(s):
// \u0|cpu0|cpu|Add1~92_combout  = ((\u0|cpu0|cpu|E_src1 [29] $ (\u0|cpu0|cpu|Add1~52_combout  $ (!\u0|cpu0|cpu|Add1~91 )))) # (GND)
// \u0|cpu0|cpu|Add1~93  = CARRY((\u0|cpu0|cpu|E_src1 [29] & ((\u0|cpu0|cpu|Add1~52_combout ) # (!\u0|cpu0|cpu|Add1~91 ))) # (!\u0|cpu0|cpu|E_src1 [29] & (\u0|cpu0|cpu|Add1~52_combout  & !\u0|cpu0|cpu|Add1~91 )))

	.dataa(\u0|cpu0|cpu|E_src1 [29]),
	.datab(\u0|cpu0|cpu|Add1~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~91 ),
	.combout(\u0|cpu0|cpu|Add1~92_combout ),
	.cout(\u0|cpu0|cpu|Add1~93 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~92 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~94 (
// Equation(s):
// \u0|cpu0|cpu|Add1~94_combout  = (\u0|cpu0|cpu|E_src1 [30] & ((\u0|cpu0|cpu|Add1~51_combout  & (\u0|cpu0|cpu|Add1~93  & VCC)) # (!\u0|cpu0|cpu|Add1~51_combout  & (!\u0|cpu0|cpu|Add1~93 )))) # (!\u0|cpu0|cpu|E_src1 [30] & ((\u0|cpu0|cpu|Add1~51_combout  & 
// (!\u0|cpu0|cpu|Add1~93 )) # (!\u0|cpu0|cpu|Add1~51_combout  & ((\u0|cpu0|cpu|Add1~93 ) # (GND)))))
// \u0|cpu0|cpu|Add1~95  = CARRY((\u0|cpu0|cpu|E_src1 [30] & (!\u0|cpu0|cpu|Add1~51_combout  & !\u0|cpu0|cpu|Add1~93 )) # (!\u0|cpu0|cpu|E_src1 [30] & ((!\u0|cpu0|cpu|Add1~93 ) # (!\u0|cpu0|cpu|Add1~51_combout ))))

	.dataa(\u0|cpu0|cpu|E_src1 [30]),
	.datab(\u0|cpu0|cpu|Add1~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~93 ),
	.combout(\u0|cpu0|cpu|Add1~94_combout ),
	.cout(\u0|cpu0|cpu|Add1~95 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~94 .lut_mask = 16'h9617;
defparam \u0|cpu0|cpu|Add1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~96 (
// Equation(s):
// \u0|cpu0|cpu|Add1~96_combout  = ((\u0|cpu0|cpu|E_arith_src1 [31] $ (\u0|cpu0|cpu|Add1~50_combout  $ (!\u0|cpu0|cpu|Add1~95 )))) # (GND)
// \u0|cpu0|cpu|Add1~97  = CARRY((\u0|cpu0|cpu|E_arith_src1 [31] & ((\u0|cpu0|cpu|Add1~50_combout ) # (!\u0|cpu0|cpu|Add1~95 ))) # (!\u0|cpu0|cpu|E_arith_src1 [31] & (\u0|cpu0|cpu|Add1~50_combout  & !\u0|cpu0|cpu|Add1~95 )))

	.dataa(\u0|cpu0|cpu|E_arith_src1 [31]),
	.datab(\u0|cpu0|cpu|Add1~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|Add1~95 ),
	.combout(\u0|cpu0|cpu|Add1~96_combout ),
	.cout(\u0|cpu0|cpu|Add1~97 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~96 .lut_mask = 16'h698E;
defparam \u0|cpu0|cpu|Add1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[31]~17 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[31]~17_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|E_logic_result[31]~14_combout )) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|Add1~96_combout )))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|E_logic_result[31]~14_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|Add1~96_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[31]~17 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|W_alu_result[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \u0|cpu0|cpu|W_alu_result[31] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[31]~17_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [31]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[31]~19 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[31]~19_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte3_data [7])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (!\u0|cpu0|cpu|E_alu_result~0_combout  & ((\u0|cpu0|cpu|W_alu_result [31]))))

	.dataa(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu0|cpu|av_ld_byte3_data [7]),
	.datad(\u0|cpu0|cpu|W_alu_result [31]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[31]~19 .lut_mask = 16'hD1C0;
defparam \u0|cpu0|cpu|W_rf_wr_data[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[30]~0 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[30]~0_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[30]~0 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_src2[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \u0|cpu0|cpu|E_src2[30] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[30]~0_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[30]~15 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[30]~15_combout  = (\u0|cpu0|cpu|E_src2 [30] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|E_src1 [30] & \u0|cpu0|cpu|R_logic_op [0]))))) # (!\u0|cpu0|cpu|E_src2 [30] & ((\u0|cpu0|cpu|E_src1 [30] & (\u0|cpu0|cpu|R_logic_op 
// [1])) # (!\u0|cpu0|cpu|E_src1 [30] & (!\u0|cpu0|cpu|R_logic_op [1] & !\u0|cpu0|cpu|R_logic_op [0]))))

	.dataa(\u0|cpu0|cpu|E_src2 [30]),
	.datab(\u0|cpu0|cpu|E_src1 [30]),
	.datac(\u0|cpu0|cpu|R_logic_op [1]),
	.datad(\u0|cpu0|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[30]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[30]~15 .lut_mask = 16'h68E1;
defparam \u0|cpu0|cpu|E_logic_result[30]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[30]~18 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[30]~18_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|E_logic_result[30]~15_combout )) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|Add1~94_combout )))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|E_logic_result[30]~15_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|Add1~94_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[30]~18 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|W_alu_result[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \u0|cpu0|cpu|W_alu_result[30] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[30]~18_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [30]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~29 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~29_combout  = (\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]) # 
// ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~51_combout )))) # (!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] 
// & (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~51_combout )))

	.dataa(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~51_combout ),
	.datad(\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~29 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~29 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~29_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~29 .lut_mask = 16'hC0AA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[30] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[30] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [30]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~59 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~59_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~59 .lut_mask = 16'h0D08;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~60 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~60_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~59_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94  & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94 ),
	.datab(gnd),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~59_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~60 .lut_mask = 16'hFFA0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~13 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~13_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~60_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [30])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [30])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [30]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~60_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~13 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~14 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~14_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (((\u0|cpu0|cpu|av_fill_bit~0_combout )))) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|cpu0|cpu|av_ld_byte3_data_nxt~29_combout ) # 
// ((\u0|cpu0|cpu|av_ld_byte3_data_nxt~13_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_byte3_data_nxt~29_combout ),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datad(\u0|cpu0|cpu|av_ld_byte3_data_nxt~13_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~14 .lut_mask = 16'hCFCA;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \u0|cpu0|cpu|av_ld_byte3_data[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte3_data_nxt~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[30]~20 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[30]~20_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte3_data [6])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (!\u0|cpu0|cpu|E_alu_result~0_combout  & (\u0|cpu0|cpu|W_alu_result [30])))

	.dataa(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu0|cpu|W_alu_result [30]),
	.datad(\u0|cpu0|cpu|av_ld_byte3_data [6]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[30]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[30]~20 .lut_mask = 16'hBA10;
defparam \u0|cpu0|cpu|W_rf_wr_data[30]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \u0|cpu0|cpu|d_writedata[28]~4 (
// Equation(s):
// \u0|cpu0|cpu|d_writedata[28]~4_combout  = (\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])) # (!\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])))

	.dataa(\u0|cpu0|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|d_writedata[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[28]~4 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|d_writedata[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \u0|cpu0|cpu|d_writedata[28] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|d_writedata[28]~4_combout ),
	.asdata(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|d_writedata [28])

	.dataa(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [28]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~57 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~57_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61 ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~57 .lut_mask = 16'h2230;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~58 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~58_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~57_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93 ))

	.dataa(gnd),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~57_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~58 .lut_mask = 16'hFFC0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~16 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~16_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~58_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [29])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [29])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [29]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~58_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~16 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~49 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~49_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a61 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~49 .lut_mask = 16'h2320;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~15 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~15_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~49_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~49_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93 ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~15 .lut_mask = 16'hC888;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~17 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~17_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (((\u0|cpu0|cpu|av_fill_bit~0_combout )))) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|cpu0|cpu|av_ld_byte3_data_nxt~16_combout ) # 
// ((\u0|cpu0|cpu|av_ld_byte3_data_nxt~15_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu0|cpu|av_ld_byte3_data_nxt~16_combout ),
	.datac(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte3_data_nxt~15_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~17 .lut_mask = 16'hF5E4;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \u0|cpu0|cpu|av_ld_byte3_data[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte3_data_nxt~17_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[29]~16 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[29]~16_combout  = (\u0|cpu0|cpu|E_src1 [29] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [29]))))) # (!\u0|cpu0|cpu|E_src1 [29] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src2 
// [29]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src2 [29]))))

	.dataa(\u0|cpu0|cpu|E_src1 [29]),
	.datab(\u0|cpu0|cpu|R_logic_op [0]),
	.datac(\u0|cpu0|cpu|R_logic_op [1]),
	.datad(\u0|cpu0|cpu|E_src2 [29]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[29]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[29]~16 .lut_mask = 16'h78A1;
defparam \u0|cpu0|cpu|E_logic_result[29]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N2
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[29]~19 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[29]~19_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[29]~16_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~92_combout ))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|Add1~92_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[29]~16_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[29]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[29]~19 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|W_alu_result[29]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N3
dffeas \u0|cpu0|cpu|W_alu_result[29] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[29]~19_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [29]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[29]~21 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[29]~21_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|av_ld_byte3_data [5])) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|W_alu_result [29] & !\u0|cpu0|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_byte3_data [5]),
	.datab(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu0|cpu|W_alu_result [29]),
	.datad(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[29]~21 .lut_mask = 16'h88B8;
defparam \u0|cpu0|cpu|W_rf_wr_data[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[28]~43 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[28]~43_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] & ((!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|R_src1~37_combout ),
	.datac(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[28]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[28]~43 .lut_mask = 16'h1300;
defparam \u0|cpu0|cpu|R_src1[28]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \u0|cpu0|cpu|E_src1[28] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[28]~43_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[28]~17 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[28]~17_combout  = (\u0|cpu0|cpu|E_src1 [28] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [28]))))) # (!\u0|cpu0|cpu|E_src1 [28] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src2 
// [28]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src2 [28]))))

	.dataa(\u0|cpu0|cpu|E_src1 [28]),
	.datab(\u0|cpu0|cpu|R_logic_op [1]),
	.datac(\u0|cpu0|cpu|R_logic_op [0]),
	.datad(\u0|cpu0|cpu|E_src2 [28]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[28]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[28]~17 .lut_mask = 16'h6C89;
defparam \u0|cpu0|cpu|E_logic_result[28]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[28]~20 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[28]~20_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[28]~17_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~90_combout ))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|Add1~90_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[28]~17_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[28]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[28]~20 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|W_alu_result[28]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \u0|cpu0|cpu|W_alu_result[28] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[28]~20_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [28]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~47 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~47_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60 ))) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~47 .lut_mask = 16'h3210;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~48 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~48_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~47_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92 ))

	.dataa(gnd),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~47_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~48 .lut_mask = 16'hFCF0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~30 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~30_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~48_combout  & ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # 
// ((\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])))) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~48_combout  & (((\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~48_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~30 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~55 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~55_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a60 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a28 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~55 .lut_mask = 16'h4450;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~56 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~56_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~55_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92 ))

	.dataa(gnd),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~55_combout ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a92 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~56 .lut_mask = 16'hFCCC;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~18 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~18_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [28]) # ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~56_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~56_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [28]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~56_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~18 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~19 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~19_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (((\u0|cpu0|cpu|av_fill_bit~0_combout )))) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|cpu0|cpu|av_ld_byte3_data_nxt~30_combout ) # 
// ((\u0|cpu0|cpu|av_ld_byte3_data_nxt~18_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu0|cpu|av_ld_byte3_data_nxt~30_combout ),
	.datac(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte3_data_nxt~18_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~19 .lut_mask = 16'hF5E4;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \u0|cpu0|cpu|av_ld_byte3_data[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte3_data_nxt~19_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[28]~22 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[28]~22_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte3_data [4])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [28] & ((!\u0|cpu0|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu0|cpu|W_alu_result [28]),
	.datab(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu0|cpu|av_ld_byte3_data [4]),
	.datad(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[28]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[28]~22 .lut_mask = 16'hC0E2;
defparam \u0|cpu0|cpu|W_rf_wr_data[28]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \u0|cpu0|cpu|d_writedata[27]~3 (
// Equation(s):
// \u0|cpu0|cpu|d_writedata[27]~3_combout  = (\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]))) # (!\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|d_writedata[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[27]~3 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|d_writedata[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \u0|cpu0|cpu|d_writedata[27] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|d_writedata[27]~3_combout ),
	.asdata(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~27 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~27_combout  = (\u0|cpu0|cpu|d_writedata [27] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_writedata [27]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~27 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~45 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~45_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~45 .lut_mask = 16'h3120;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~46 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~46_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~45_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91 ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~45_combout ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~46 .lut_mask = 16'hFFC0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~31 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~31_combout  = (\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]) # 
// ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~46_combout )))) # (!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] 
// & (((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~46_combout ))))

	.dataa(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datac(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~46_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~31 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~53 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~53_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a59 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~53 .lut_mask = 16'h0D08;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~54 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~54_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~53_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91  & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a91 ),
	.datab(gnd),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~53_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~54 .lut_mask = 16'hFFA0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~20 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~20_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [27]) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~54_combout  & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~54_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~54_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [27]),
	.datad(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~20 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~21 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~21_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (((\u0|cpu0|cpu|av_fill_bit~0_combout )))) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|cpu0|cpu|av_ld_byte3_data_nxt~31_combout ) # 
// ((\u0|cpu0|cpu|av_ld_byte3_data_nxt~20_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_byte3_data_nxt~31_combout ),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datad(\u0|cpu0|cpu|av_ld_byte3_data_nxt~20_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~21 .lut_mask = 16'hCFCA;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \u0|cpu0|cpu|av_ld_byte3_data[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte3_data_nxt~21_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[27]~18 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[27]~18_combout  = (\u0|cpu0|cpu|E_src1 [27] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [27]))))) # (!\u0|cpu0|cpu|E_src1 [27] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src2 
// [27]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src2 [27]))))

	.dataa(\u0|cpu0|cpu|E_src1 [27]),
	.datab(\u0|cpu0|cpu|R_logic_op [0]),
	.datac(\u0|cpu0|cpu|R_logic_op [1]),
	.datad(\u0|cpu0|cpu|E_src2 [27]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[27]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[27]~18 .lut_mask = 16'h78A1;
defparam \u0|cpu0|cpu|E_logic_result[27]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[27]~21 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[27]~21_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[27]~18_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~88_combout ))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|Add1~88_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[27]~18_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[27]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[27]~21 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|W_alu_result[27]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N21
dffeas \u0|cpu0|cpu|W_alu_result[27] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[27]~21_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [27]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[27]~23 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[27]~23_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|av_ld_byte3_data [3])) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (((!\u0|cpu0|cpu|E_alu_result~0_combout  & \u0|cpu0|cpu|W_alu_result [27]))))

	.dataa(\u0|cpu0|cpu|av_ld_byte3_data [3]),
	.datab(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datad(\u0|cpu0|cpu|W_alu_result [27]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[27]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[27]~23 .lut_mask = 16'h8B88;
defparam \u0|cpu0|cpu|W_rf_wr_data[27]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[26]~4 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[26]~4_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[26]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[26]~4 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_src2[26]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \u0|cpu0|cpu|E_src2[26] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[26]~4_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~55 (
// Equation(s):
// \u0|cpu0|cpu|Add1~55_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [26])

	.dataa(\u0|cpu0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_src2 [26]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~55 .lut_mask = 16'h55AA;
defparam \u0|cpu0|cpu|Add1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[26]~19 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[26]~19_combout  = (\u0|cpu0|cpu|E_src2 [26] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|E_src1 [26] & \u0|cpu0|cpu|R_logic_op [0]))))) # (!\u0|cpu0|cpu|E_src2 [26] & ((\u0|cpu0|cpu|R_logic_op [1] & (\u0|cpu0|cpu|E_src1 
// [26])) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|E_src1 [26] & !\u0|cpu0|cpu|R_logic_op [0]))))

	.dataa(\u0|cpu0|cpu|E_src2 [26]),
	.datab(\u0|cpu0|cpu|R_logic_op [1]),
	.datac(\u0|cpu0|cpu|E_src1 [26]),
	.datad(\u0|cpu0|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[26]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[26]~19 .lut_mask = 16'h68C9;
defparam \u0|cpu0|cpu|E_logic_result[26]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[26]~22 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[26]~22_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[26]~19_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~86_combout ))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|Add1~86_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[26]~19_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[26]~22 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|W_alu_result[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \u0|cpu0|cpu|W_alu_result[26] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[26]~22_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [26]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~22 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~22_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~44_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90 ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~44_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90 ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~22 .lut_mask = 16'hA8A0;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~25 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~25_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~25 .lut_mask = 16'hA0CC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[26] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[26] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [26]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~51 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~51_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~51 .lut_mask = 16'h4540;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~52 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~52_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~51_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90 ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90 ),
	.datac(gnd),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~51_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~52 .lut_mask = 16'hFF88;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~23 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~23_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~52_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [26])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [26])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [26]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~52_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~23 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~24 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~24_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (((\u0|cpu0|cpu|av_fill_bit~0_combout )))) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|cpu0|cpu|av_ld_byte3_data_nxt~22_combout ) # 
// ((\u0|cpu0|cpu|av_ld_byte3_data_nxt~23_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu0|cpu|av_ld_byte3_data_nxt~22_combout ),
	.datac(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte3_data_nxt~23_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~24 .lut_mask = 16'hF5E4;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \u0|cpu0|cpu|av_ld_byte3_data[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte3_data_nxt~24_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[26]~24 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[26]~24_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte3_data [2])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [26] & ((!\u0|cpu0|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu0|cpu|W_alu_result [26]),
	.datab(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu0|cpu|av_ld_byte3_data [2]),
	.datad(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[26]~24 .lut_mask = 16'hC0E2;
defparam \u0|cpu0|cpu|W_rf_wr_data[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[25]~46 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[25]~46_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] & ((!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|R_src1~37_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.datad(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[25]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[25]~46 .lut_mask = 16'h1030;
defparam \u0|cpu0|cpu|R_src1[25]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \u0|cpu0|cpu|E_src1[25] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[25]~46_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[25]~20 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[25]~20_combout  = (\u0|cpu0|cpu|E_src2 [25] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src1 [25]))))) # (!\u0|cpu0|cpu|E_src2 [25] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src1 
// [25]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src1 [25]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [0]),
	.datab(\u0|cpu0|cpu|R_logic_op [1]),
	.datac(\u0|cpu0|cpu|E_src2 [25]),
	.datad(\u0|cpu0|cpu|E_src1 [25]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[25]~20 .lut_mask = 16'h6CC1;
defparam \u0|cpu0|cpu|E_logic_result[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[25]~23 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[25]~23_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[25]~20_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~84_combout ))

	.dataa(\u0|cpu0|cpu|Add1~84_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[25]~20_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[25]~23 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|W_alu_result[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \u0|cpu0|cpu|W_alu_result[25] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[25]~23_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [25]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~42 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~42_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~42 .lut_mask = 16'h0B08;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~43 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~43_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~42_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89 ))

	.dataa(gnd),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~42_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~43 .lut_mask = 16'hFCCC;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~32 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~32_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~43_combout  & ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # 
// ((\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])))) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~43_combout  & (((\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~43_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~32 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~49 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~49_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a57 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~49 .lut_mask = 16'h5140;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~50 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~50_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~49_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89 ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~49_combout ),
	.datac(gnd),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a89 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~50 .lut_mask = 16'hEECC;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~25 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~25_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~50_combout ) # 
// ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [25] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [25] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~50_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~25 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~26 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~26_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (((\u0|cpu0|cpu|av_fill_bit~0_combout )))) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|cpu0|cpu|av_ld_byte3_data_nxt~32_combout ) # 
// ((\u0|cpu0|cpu|av_ld_byte3_data_nxt~25_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_byte3_data_nxt~32_combout ),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datad(\u0|cpu0|cpu|av_ld_byte3_data_nxt~25_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~26 .lut_mask = 16'hCFCA;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \u0|cpu0|cpu|av_ld_byte3_data[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte3_data_nxt~26_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[25]~25 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[25]~25_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte3_data [1])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [25] & (!\u0|cpu0|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu0|cpu|W_alu_result [25]),
	.datab(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte3_data [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[25]~25 .lut_mask = 16'hCE02;
defparam \u0|cpu0|cpu|W_rf_wr_data[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[24]~55 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[24]~55_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] & ((!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|R_src1~37_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.datad(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[24]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[24]~55 .lut_mask = 16'h1030;
defparam \u0|cpu0|cpu|R_src1[24]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \u0|cpu0|cpu|E_src1[24] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[24]~55_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[24]~31 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[24]~31_combout  = (\u0|cpu0|cpu|E_src1 [24] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [24]))))) # (!\u0|cpu0|cpu|E_src1 [24] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src2 
// [24]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src2 [24]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [1]),
	.datab(\u0|cpu0|cpu|R_logic_op [0]),
	.datac(\u0|cpu0|cpu|E_src1 [24]),
	.datad(\u0|cpu0|cpu|E_src2 [24]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[24]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[24]~31 .lut_mask = 16'h6AA1;
defparam \u0|cpu0|cpu|E_logic_result[24]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[24]~31 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[24]~31_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|E_logic_result[24]~31_combout )) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|Add1~82_combout )))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|E_logic_result[24]~31_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|Add1~82_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[24]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[24]~31 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|W_alu_result[24]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \u0|cpu0|cpu|W_alu_result[24] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[24]~31_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [24]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~33 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~33_combout  = (\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]) # 
// ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~41_combout )))) # (!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] 
// & (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~41_combout ))))

	.dataa(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~41_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~33 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~47 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~47_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~47 .lut_mask = 16'h5140;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~48 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~48_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~47_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88 ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~47_combout ),
	.datac(gnd),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~48 .lut_mask = 16'hEECC;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~23 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~23_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~23 .lut_mask = 16'hD580;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[24] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N5
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[24] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [24]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~27 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~27_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~48_combout ) # 
// ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [24] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [24] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~48_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [24]),
	.datad(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~27 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte3_data_nxt~28 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte3_data_nxt~28_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (((\u0|cpu0|cpu|av_fill_bit~0_combout )))) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|cpu0|cpu|av_ld_byte3_data_nxt~33_combout ) # 
// ((\u0|cpu0|cpu|av_ld_byte3_data_nxt~27_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_byte3_data_nxt~33_combout ),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datad(\u0|cpu0|cpu|av_ld_byte3_data_nxt~27_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte3_data_nxt~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~28 .lut_mask = 16'hCFCA;
defparam \u0|cpu0|cpu|av_ld_byte3_data_nxt~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \u0|cpu0|cpu|av_ld_byte3_data[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte3_data_nxt~28_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[24]~33 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[24]~33_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte3_data [0])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [24] & (!\u0|cpu0|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu0|cpu|W_alu_result [24]),
	.datab(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu0|cpu|av_ld_byte3_data [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[24]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[24]~33 .lut_mask = 16'hF202;
defparam \u0|cpu0|cpu|W_rf_wr_data[24]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[23]~6 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[23]~6_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[23]~6 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_src2[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \u0|cpu0|cpu|E_src2[23] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[23]~6_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~58 (
// Equation(s):
// \u0|cpu0|cpu|Add1~58_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [23])

	.dataa(\u0|cpu0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_src2 [23]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~58 .lut_mask = 16'h55AA;
defparam \u0|cpu0|cpu|Add1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[23]~21 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[23]~21_combout  = (\u0|cpu0|cpu|E_src1 [23] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [23]))))) # (!\u0|cpu0|cpu|E_src1 [23] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src2 
// [23]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src2 [23]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [0]),
	.datab(\u0|cpu0|cpu|R_logic_op [1]),
	.datac(\u0|cpu0|cpu|E_src1 [23]),
	.datad(\u0|cpu0|cpu|E_src2 [23]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[23]~21 .lut_mask = 16'h6CC1;
defparam \u0|cpu0|cpu|E_logic_result[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[23]~24 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[23]~24_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[23]~21_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~80_combout ))

	.dataa(\u0|cpu0|cpu|Add1~80_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[23]~21_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[23]~24 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|W_alu_result[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \u0|cpu0|cpu|W_alu_result[23] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[23]~24_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [23]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~46 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~46_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~46 .lut_mask = 16'h3120;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~46_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87 ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87 ),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~46_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 16'hF080;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~39 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~39_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a55 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~39 .lut_mask = 16'h2320;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~39_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87 ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~39_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 16'hAA80;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[23] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [23] = (\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [23])))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [23]),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [23]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[23] .lut_mask = 16'hFFEA;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte2_data[7]~1 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte2_data[7]~1_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|cpu0|cpu|av_fill_bit~0_combout )) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_data [23])))

	.dataa(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datab(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data [23]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte2_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[7]~1 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|av_ld_byte2_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \u0|cpu0|cpu|av_ld_byte2_data[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte2_data[7]~1_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte3_data [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[23]~26 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[23]~26_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte2_data [7])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [23] & (!\u0|cpu0|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu0|cpu|W_alu_result [23]),
	.datab(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte2_data [7]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[23]~26 .lut_mask = 16'hCE02;
defparam \u0|cpu0|cpu|W_rf_wr_data[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[22]~48 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[22]~48_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] & ((!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|R_src1~37_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.datad(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[22]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[22]~48 .lut_mask = 16'h1030;
defparam \u0|cpu0|cpu|R_src1[22]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \u0|cpu0|cpu|E_src1[22] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[22]~48_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[22]~22 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[22]~22_combout  = (\u0|cpu0|cpu|E_src1 [22] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [22]))))) # (!\u0|cpu0|cpu|E_src1 [22] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src2 
// [22]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src2 [22]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [0]),
	.datab(\u0|cpu0|cpu|R_logic_op [1]),
	.datac(\u0|cpu0|cpu|E_src1 [22]),
	.datad(\u0|cpu0|cpu|E_src2 [22]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[22]~22 .lut_mask = 16'h6CC1;
defparam \u0|cpu0|cpu|E_logic_result[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[22]~25 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[22]~25_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|E_logic_result[22]~22_combout )) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|Add1~78_combout )))

	.dataa(\u0|cpu0|cpu|E_logic_result[22]~22_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|Add1~78_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[22]~25 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|W_alu_result[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \u0|cpu0|cpu|W_alu_result[22] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[22]~25_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [22]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~44 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~44_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~44 .lut_mask = 16'h0D08;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~45 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~45_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~44_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86 ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~44_combout ),
	.datac(gnd),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~45 .lut_mask = 16'hEECC;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~21 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~21_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~21 .lut_mask = 16'hC0AA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N15
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[22] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[22] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [22]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[22]~18 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[22]~18_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [22]) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~45_combout  & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~45_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~45_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[22]~18 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~38 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~38_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a54 ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a22 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~38 .lut_mask = 16'h4450;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~38_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~38_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86 ),
	.datad(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 16'hEC00;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ) # (GND))) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.cout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .lut_mask = 16'hC3CF;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10  & VCC)) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10  $ (GND)))
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.cout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .lut_mask = 16'h5A05;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ) # (GND))) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.cout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .lut_mask = 16'hC3CF;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14  & VCC)) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14  $ (GND)))
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.cout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .lut_mask = 16'h5A05;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ) # (GND))) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.cout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .lut_mask = 16'hA5AF;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout  = \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18  $ 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .lut_mask = 16'hF00F;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.asdata(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[22] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [22] = (\u0|mm_interconnect_0|rsp_mux|src_data[22]~18_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ) # ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22])))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[22]~18_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [22]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[22] .lut_mask = 16'hFEEE;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte2_data[6]~2 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte2_data[6]~2_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|cpu0|cpu|av_fill_bit~0_combout )) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_data [22])))

	.dataa(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datab(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data [22]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte2_data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[6]~2 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|av_ld_byte2_data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \u0|cpu0|cpu|av_ld_byte2_data[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte2_data[6]~2_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte3_data [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[22]~27 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[22]~27_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte2_data [6])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [22] & (!\u0|cpu0|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu0|cpu|W_alu_result [22]),
	.datab(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte2_data [6]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[22]~27 .lut_mask = 16'hCE02;
defparam \u0|cpu0|cpu|W_rf_wr_data[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[21]~49 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[21]~49_combout  = (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] & (!\u0|cpu0|cpu|R_src1~37_combout  & ((!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.datac(\u0|cpu0|cpu|R_src1~37_combout ),
	.datad(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[21]~49 .lut_mask = 16'h040C;
defparam \u0|cpu0|cpu|R_src1[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \u0|cpu0|cpu|E_src1[21] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[21]~49_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[21]~23 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[21]~23_combout  = (\u0|cpu0|cpu|E_src1 [21] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [21]))))) # (!\u0|cpu0|cpu|E_src1 [21] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src2 
// [21]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src2 [21]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [0]),
	.datab(\u0|cpu0|cpu|R_logic_op [1]),
	.datac(\u0|cpu0|cpu|E_src1 [21]),
	.datad(\u0|cpu0|cpu|E_src2 [21]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[21]~23 .lut_mask = 16'h6CC1;
defparam \u0|cpu0|cpu|E_logic_result[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[21]~26 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[21]~26_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|E_logic_result[21]~23_combout )) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|Add1~76_combout )))

	.dataa(\u0|cpu0|cpu|E_logic_result[21]~23_combout ),
	.datab(\u0|cpu0|cpu|Add1~76_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[21]~26 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|W_alu_result[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \u0|cpu0|cpu|W_alu_result[21] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[21]~26_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [21]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.asdata(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout  = (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~9 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~17 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~17_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~17 .lut_mask = 16'hC0AA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[21] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[21] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [21]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~36 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~36_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~36 .lut_mask = 16'h3120;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~37 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~37_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~36_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85 ))

	.dataa(gnd),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~36_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~37 .lut_mask = 16'hFCF0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[21]~19 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[21]~19_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [21]) # 
// ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~37_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~37_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~37_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[21]~19 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[21] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [21] = (\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[21]~19_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~32_combout  & \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~32_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[21]~19_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [21]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[21] .lut_mask = 16'hFEFC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte2_data[5]~3 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte2_data[5]~3_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|cpu0|cpu|av_fill_bit~0_combout )) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_data [21])))

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data [21]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte2_data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[5]~3 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|av_ld_byte2_data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \u0|cpu0|cpu|av_ld_byte2_data[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte2_data[5]~3_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte3_data [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[21]~28 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[21]~28_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte2_data [5])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [21] & ((!\u0|cpu0|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu0|cpu|W_alu_result [21]),
	.datab(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu0|cpu|av_ld_byte2_data [5]),
	.datad(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[21]~28 .lut_mask = 16'hC0E2;
defparam \u0|cpu0|cpu|W_rf_wr_data[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[19]~11 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[19]~11_combout  = (\u0|cpu0|cpu|d_byteenable[2]~0_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (!\u0|cpu0|cpu|d_byteenable[2]~0_combout  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19])))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_byteenable[2]~0_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[19]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[19]~11 .lut_mask = 16'hF3C0;
defparam \u0|cpu0|cpu|E_st_data[19]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N27
dffeas \u0|cpu0|cpu|d_writedata[19] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[19]~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~19 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~19_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [19])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(\u0|cpu0|cpu|d_writedata [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~19 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a53 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a21 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31 .lut_mask = 16'h2230;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~32 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~32_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a85 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~31_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~32 .lut_mask = 16'hECEC;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[21]~39 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[21]~39_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [21]) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~37_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~37_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [21]),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~37_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[21]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[21]~39 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|F_iw[21]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[21]~40 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[21]~40_combout  = (\u0|cpu0|cpu|F_iw[21]~39_combout ) # (((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~32_combout  & \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # 
// (!\u0|cpu0|cpu|D_iw[13]~0_combout ))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~32_combout ),
	.datab(\u0|cpu0|cpu|F_iw[21]~39_combout ),
	.datac(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[21]~40 .lut_mask = 16'hEFCF;
defparam \u0|cpu0|cpu|F_iw[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \u0|cpu0|cpu|D_iw[21] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[21]~40_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \u0|cpu0|cpu|E_src2[20]~9 (
// Equation(s):
// \u0|cpu0|cpu|E_src2[20]~9_combout  = (\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [21])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20])))

	.dataa(\u0|cpu0|cpu|D_iw [21]),
	.datab(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src2[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[20]~9 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_src2[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \u0|cpu0|cpu|E_src2[20] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src2[20]~9_combout ),
	.asdata(\u0|cpu0|cpu|D_iw [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|R_src2_hi~2_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~61 (
// Equation(s):
// \u0|cpu0|cpu|Add1~61_combout  = \u0|cpu0|cpu|E_src2 [20] $ (\u0|cpu0|cpu|E_alu_sub~q )

	.dataa(\u0|cpu0|cpu|E_src2 [20]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~61 .lut_mask = 16'h5A5A;
defparam \u0|cpu0|cpu|Add1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[20]~24 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[20]~24_combout  = (\u0|cpu0|cpu|E_src2 [20] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src1 [20]))))) # (!\u0|cpu0|cpu|E_src2 [20] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src1 
// [20]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src1 [20]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [1]),
	.datab(\u0|cpu0|cpu|R_logic_op [0]),
	.datac(\u0|cpu0|cpu|E_src2 [20]),
	.datad(\u0|cpu0|cpu|E_src1 [20]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[20]~24 .lut_mask = 16'h6AA1;
defparam \u0|cpu0|cpu|E_logic_result[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[20]~27 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[20]~27_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[20]~24_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~74_combout ))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|Add1~74_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[20]~24_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[20]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[20]~27 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|W_alu_result[20]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \u0|cpu0|cpu|W_alu_result[20] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[20]~27_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~35 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~35_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52 ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~35 .lut_mask = 16'h4540;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~36 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~36_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~35_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84 ))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84 ),
	.datac(gnd),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~35_combout ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~36 .lut_mask = 16'hFF88;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~19 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~19_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~19 .lut_mask = 16'h88F0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[20] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[20] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[20]~20 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[20]~20_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~41_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [20])))) # (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~41_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [20])))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~41_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [20]),
	.datad(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[20]~20 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.asdata(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout  = (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~10 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[20] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [20] = (\u0|mm_interconnect_0|rsp_mux|src_data[20]~20_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~36_combout  & \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~36_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[20]~20_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [20]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[20] .lut_mask = 16'hFFF8;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte2_data[4]~4 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte2_data[4]~4_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|cpu0|cpu|av_fill_bit~0_combout ))) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|mm_interconnect_0|rsp_mux|src_data [20]))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data [20]),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte2_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[4]~4 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|av_ld_byte2_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \u0|cpu0|cpu|av_ld_byte2_data[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte2_data[4]~4_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte3_data [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[20]~29 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[20]~29_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte2_data [4])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [20] & (!\u0|cpu0|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu0|cpu|W_alu_result [20]),
	.datab(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu0|cpu|av_ld_byte2_data [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[20]~29 .lut_mask = 16'hF202;
defparam \u0|cpu0|cpu|W_rf_wr_data[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[18]~13 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[18]~13_combout  = (\u0|cpu0|cpu|d_byteenable[2]~0_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (!\u0|cpu0|cpu|d_byteenable[2]~0_combout  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_byteenable[2]~0_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[18]~13 .lut_mask = 16'hF3C0;
defparam \u0|cpu0|cpu|E_st_data[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \u0|cpu0|cpu|d_writedata[18] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[18]~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~21 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~21_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(\u0|cpu0|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~21 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~33 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~33_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~33 .lut_mask = 16'h2320;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~34 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~34_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~33_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~34 .lut_mask = 16'hF8F8;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.asdata(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[19]~15 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[19]~15_combout  = (\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]) # 
// ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19])))) # 
// (!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre 
// [19])))

	.dataa(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.datad(\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[19]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[19]~15 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[19]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~38 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~38_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51 ))) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19 ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a19 ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a51 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~38 .lut_mask = 16'h0E02;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~39 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~39_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~38_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83 ))

	.dataa(gnd),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~38_combout ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a83 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~39 .lut_mask = 16'hFCCC;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~18 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~18_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~18 .lut_mask = 16'hE444;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[19] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[19] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [19]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[19]~14 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[19]~14_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~39_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [19] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~39_combout  & 
// (((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [19] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~39_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[19]~14 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[19] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [19] = (\u0|mm_interconnect_0|rsp_mux|src_data[19]~15_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[19]~14_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~34_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~34_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[19]~15_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[19]~14_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [19]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[19] .lut_mask = 16'hFFF8;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte2_data[3]~5 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte2_data[3]~5_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|cpu0|cpu|av_fill_bit~0_combout )) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_data [19])))

	.dataa(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datab(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data [19]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte2_data[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[3]~5 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|av_ld_byte2_data[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \u0|cpu0|cpu|av_ld_byte2_data[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte2_data[3]~5_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte3_data [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[19]~25 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[19]~25_combout  = (\u0|cpu0|cpu|E_src1 [19] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [19]))))) # (!\u0|cpu0|cpu|E_src1 [19] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src2 
// [19]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src2 [19]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [1]),
	.datab(\u0|cpu0|cpu|R_logic_op [0]),
	.datac(\u0|cpu0|cpu|E_src1 [19]),
	.datad(\u0|cpu0|cpu|E_src2 [19]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[19]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[19]~25 .lut_mask = 16'h6AA1;
defparam \u0|cpu0|cpu|E_logic_result[19]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[19]~28 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[19]~28_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[19]~25_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~72_combout ))

	.dataa(\u0|cpu0|cpu|Add1~72_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[19]~25_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[19]~28 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|W_alu_result[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \u0|cpu0|cpu|W_alu_result[19] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[19]~28_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [19]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[19]~30 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[19]~30_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|av_ld_byte2_data [3])) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (((!\u0|cpu0|cpu|E_alu_result~0_combout  & \u0|cpu0|cpu|W_alu_result [19]))))

	.dataa(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu0|cpu|av_ld_byte2_data [3]),
	.datac(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datad(\u0|cpu0|cpu|W_alu_result [19]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[19]~30 .lut_mask = 16'h8D88;
defparam \u0|cpu0|cpu|W_rf_wr_data[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[17]~9 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[17]~9_combout  = (\u0|cpu0|cpu|d_byteenable[2]~0_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))) # (!\u0|cpu0|cpu|d_byteenable[2]~0_combout  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]))

	.dataa(\u0|cpu0|cpu|d_byteenable[2]~0_combout ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[17]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[17]~9 .lut_mask = 16'hFA50;
defparam \u0|cpu0|cpu|E_st_data[17]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \u0|cpu0|cpu|d_writedata[17] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[17]~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~17 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~17_combout  = (\u0|cpu0|cpu|d_writedata [17] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [17]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~17 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~37 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~37_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50 ))) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~37 .lut_mask = 16'h5410;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~37_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~37_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82 ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 16'hC888;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.asdata(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~42 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~42_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a50 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~42 .lut_mask = 16'h5140;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~43 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~43_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~42_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82 ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~42_combout ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~43 .lut_mask = 16'hECEC;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~20 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~20_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~20 .lut_mask = 16'h88F0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[18] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[18] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[18]~16 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[18]~16_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~43_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [18] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~43_combout  & 
// (((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [18] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~43_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [18]),
	.datad(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[18]~16 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[18] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [18] = (\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[18]~16_combout ) # ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18])))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[18]~16_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [18]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[18] .lut_mask = 16'hFFEA;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte2_data[2]~6 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte2_data[2]~6_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|cpu0|cpu|av_fill_bit~0_combout )) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_data [18])))

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data [18]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte2_data[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[2]~6 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|av_ld_byte2_data[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \u0|cpu0|cpu|av_ld_byte2_data[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte2_data[2]~6_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte3_data [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[18]~26 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[18]~26_combout  = (\u0|cpu0|cpu|E_src1 [18] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [18]))))) # (!\u0|cpu0|cpu|E_src1 [18] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src2 
// [18]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src2 [18]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [1]),
	.datab(\u0|cpu0|cpu|R_logic_op [0]),
	.datac(\u0|cpu0|cpu|E_src1 [18]),
	.datad(\u0|cpu0|cpu|E_src2 [18]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[18]~26 .lut_mask = 16'h6AA1;
defparam \u0|cpu0|cpu|E_logic_result[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[18]~29 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[18]~29_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[18]~26_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~70_combout ))

	.dataa(\u0|cpu0|cpu|Add1~70_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[18]~26_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[18]~29 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|W_alu_result[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \u0|cpu0|cpu|W_alu_result[18] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[18]~29_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[18]~31 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[18]~31_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|av_ld_byte2_data [2])) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|W_alu_result [18] & !\u0|cpu0|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu0|cpu|av_ld_byte2_data [2]),
	.datac(\u0|cpu0|cpu|W_alu_result [18]),
	.datad(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[18]~31 .lut_mask = 16'h88D8;
defparam \u0|cpu0|cpu|W_rf_wr_data[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[16]~2 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[16]~2_combout  = (\u0|cpu0|cpu|d_byteenable[2]~0_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]))) # (!\u0|cpu0|cpu|d_byteenable[2]~0_combout  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]))

	.dataa(\u0|cpu0|cpu|d_byteenable[2]~0_combout ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[16]~2 .lut_mask = 16'hFA50;
defparam \u0|cpu0|cpu|E_st_data[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \u0|cpu0|cpu|d_writedata[16] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[16]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~2_combout  = (\u0|cpu0|cpu|d_writedata [16] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [16]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~2 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~30_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a81 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~30_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 16'hCC80;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.asdata(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[17]~17 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[17]~17_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [17]) # 
// ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~35_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~35_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [17]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~35_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[17]~17 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[17] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [17] = (\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[17]~17_combout ) # ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17] & 
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[17]~17_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [17]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[17] .lut_mask = 16'hFFEA;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte2_data[1]~7 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte2_data[1]~7_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|cpu0|cpu|av_fill_bit~0_combout )) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_data [17])))

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data [17]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte2_data[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[1]~7 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|av_ld_byte2_data[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \u0|cpu0|cpu|av_ld_byte2_data[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte2_data[1]~7_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte3_data [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[17]~27 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[17]~27_combout  = (\u0|cpu0|cpu|E_src1 [17] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [17]))))) # (!\u0|cpu0|cpu|E_src1 [17] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src2 
// [17]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src2 [17]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [1]),
	.datab(\u0|cpu0|cpu|R_logic_op [0]),
	.datac(\u0|cpu0|cpu|E_src1 [17]),
	.datad(\u0|cpu0|cpu|E_src2 [17]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[17]~27 .lut_mask = 16'h6AA1;
defparam \u0|cpu0|cpu|E_logic_result[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[17]~30 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[17]~30_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[17]~27_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~68_combout ))

	.dataa(\u0|cpu0|cpu|Add1~68_combout ),
	.datab(\u0|cpu0|cpu|E_logic_result[17]~27_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[17]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[17]~30 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|W_alu_result[17]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \u0|cpu0|cpu|W_alu_result[17] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[17]~30_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [17]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[17]~32 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[17]~32_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|av_ld_byte2_data [1])) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|W_alu_result [17] & !\u0|cpu0|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu0|cpu|av_ld_byte2_data [1]),
	.datac(\u0|cpu0|cpu|W_alu_result [17]),
	.datad(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[17]~32 .lut_mask = 16'h88D8;
defparam \u0|cpu0|cpu|W_rf_wr_data[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[15]~5 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[15]~5_combout  = (\u0|cpu0|cpu|D_iw [4] & (((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))) # (!\u0|cpu0|cpu|D_iw [4] & ((\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (!\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datac(\u0|cpu0|cpu|D_iw [4]),
	.datad(\u0|cpu0|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[15]~5 .lut_mask = 16'hCACC;
defparam \u0|cpu0|cpu|E_st_data[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \u0|cpu0|cpu|d_writedata[15] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[15]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~11_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [15])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(\u0|cpu0|cpu|d_writedata [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~11 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout ))) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4 .lut_mask = 16'h5410;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80 ))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4_combout ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5 .lut_mask = 16'hFFA0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48~portadataout ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4 .lut_mask = 16'h4540;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80 ))

	.dataa(gnd),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~4_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5 .lut_mask = 16'hFFC0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[16]~13 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[16]~13_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [16])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [16])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [16]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[16]~13 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[16] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [16] = (\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[16]~13_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[16]~13_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [16]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[16] .lut_mask = 16'hFFEC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte2_data[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte2_data[0]~0_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|cpu0|cpu|av_fill_bit~0_combout )) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_data [16])))

	.dataa(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datab(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte2_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[0]~0 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|av_ld_byte2_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \u0|cpu0|cpu|av_ld_byte2_data[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte2_data[0]~0_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte3_data [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[16]~28 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[16]~28_combout  = (\u0|cpu0|cpu|E_src1 [16] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [16]))))) # (!\u0|cpu0|cpu|E_src1 [16] & ((\u0|cpu0|cpu|E_src2 [16] & ((\u0|cpu0|cpu|R_logic_op 
// [1]))) # (!\u0|cpu0|cpu|E_src2 [16] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|R_logic_op [1]))))

	.dataa(\u0|cpu0|cpu|E_src1 [16]),
	.datab(\u0|cpu0|cpu|R_logic_op [0]),
	.datac(\u0|cpu0|cpu|E_src2 [16]),
	.datad(\u0|cpu0|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[16]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[16]~28 .lut_mask = 16'h7A81;
defparam \u0|cpu0|cpu|E_logic_result[16]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[16]~16 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[16]~16_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|E_logic_result[16]~28_combout )) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|Add1~66_combout )))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|E_logic_result[16]~28_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|Add1~66_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[16]~16 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|W_alu_result[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \u0|cpu0|cpu|W_alu_result[16] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[16]~16_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[16]~18 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[16]~18_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|av_ld_byte2_data [0])) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (((!\u0|cpu0|cpu|E_alu_result~0_combout  & \u0|cpu0|cpu|W_alu_result [16]))))

	.dataa(\u0|cpu0|cpu|av_ld_byte2_data [0]),
	.datab(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datad(\u0|cpu0|cpu|W_alu_result [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[16]~18 .lut_mask = 16'h8B88;
defparam \u0|cpu0|cpu|W_rf_wr_data[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[14]~4 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[14]~4_combout  = (\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & ((\u0|cpu0|cpu|D_iw [4] & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])) # (!\u0|cpu0|cpu|D_iw [4] & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))))) # (!\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datab(\u0|cpu0|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(\u0|cpu0|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[14]~4 .lut_mask = 16'hAAE2;
defparam \u0|cpu0|cpu|E_st_data[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \u0|cpu0|cpu|d_writedata[14] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[14]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|d_writedata [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|cpu0|cpu|d_writedata [14]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~11 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[14] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[14]~10 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[14]~10_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [14]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [14]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [14]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [14]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[14]~10 .lut_mask = 16'hFC0C;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~26 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~26_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [17])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~26 .lut_mask = 16'hF808;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[14] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[14] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~29 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~29_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [14] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [14]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~29 .lut_mask = 16'hA8AA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[14] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~75 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~75_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [14]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [14]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [14]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [14]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~75_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~75 .lut_mask = 16'hFC30;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~76 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~76_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [15])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~75_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [15]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~75_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~76_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~76 .lut_mask = 16'h8B88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[15]~9_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[15] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N23
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[15] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N3
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[12] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[12]~4_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout  = (\u0|cpu0|cpu|d_writedata [12] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [12]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~10 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[12] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[12]~9 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [12])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [12])))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [12]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[12]~9 .lut_mask = 16'hF3C0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N15
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[16] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~25 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~25_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [16])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [13])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~25 .lut_mask = 16'hF808;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[13] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~28 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~28_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [13] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [13]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~28 .lut_mask = 16'hAA8A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[13] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~73 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~73_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [13]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [13]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [13]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [13]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~73_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~73 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~74 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~74_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [15])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~73_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~73_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~74_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~74 .lut_mask = 16'hA0E4;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[14] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~32 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~32_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [12] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~32 .lut_mask = 16'hFD00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[12] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~82 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~82_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [12]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [12]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [12]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~82_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~82 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~83 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~83_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [14])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~82_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [14]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~82_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~83_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~83 .lut_mask = 16'hB1A0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[13] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[13]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [13]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[13]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N15
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[13] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~31 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~31_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [13])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [10]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [13]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~31 .lut_mask = 16'hB888;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[10]~25 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[10]~25_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [10]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [10]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [10]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [10]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[10]~25 .lut_mask = 16'hFA0A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~22 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~22_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [14])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [14]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~22 .lut_mask = 16'hF088;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N23
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[11] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[11]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [11]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[11]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N5
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[11] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~31 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~31_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [11] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [11]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~31 .lut_mask = 16'hA8AA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[11] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~80 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~80_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [11]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [11]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [11]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [11]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~80_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~80 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~81 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~81_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [13])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~80_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~80_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [13]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~81_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~81 .lut_mask = 16'hBA10;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[12] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[12]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[12]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[12] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~32 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~32_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [12])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [9]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [12]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~32 .lut_mask = 16'hACA0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[9]~26 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[9]~26_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [9]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [9]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [9]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [9]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[9]~26 .lut_mask = 16'hFA50;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~10 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~10_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~10 .lut_mask = 16'hCA0A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[15] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[15] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 (
	.portawe(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode831w [2]),
	.portare(\u0|onchip_rom|wren~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ,
\u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],
\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .init_file = "chinon100_onchip_rom.hex";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .logical_ram_name = "chinon100:u0|chinon100_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_olg1:auto_generated|altsyncram:ram_block1a0|altsyncram_n9d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_byte_size = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_last_address = 1023;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_b_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .port_b_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 (
	.portawe(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode818w[2]~0_combout ),
	.portare(\u0|onchip_rom|wren~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ,
\u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ,\u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_003|src_data [47],\u0|mm_interconnect_0|cmd_mux_003|src_data [46],\u0|mm_interconnect_0|cmd_mux_003|src_data [45],\u0|mm_interconnect_0|cmd_mux_003|src_data [44],\u0|mm_interconnect_0|cmd_mux_003|src_data [43],
\u0|mm_interconnect_0|cmd_mux_003|src_data [42],\u0|mm_interconnect_0|cmd_mux_003|src_data [41],\u0|mm_interconnect_0|cmd_mux_003|src_data [40],\u0|mm_interconnect_0|cmd_mux_003|src_data [39],\u0|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .init_file = "chinon100_onchip_rom.hex";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .logical_ram_name = "chinon100:u0|chinon100_onchip_rom:onchip_rom|altsyncram:the_altsyncram|altsyncram_olg1:auto_generated|altsyncram:ram_block1a0|altsyncram_n9d3:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2560;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .port_b_data_width = 9;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~22 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~22_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~22 .lut_mask = 16'h4540;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~23 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~23_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~22_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79 ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~22_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~23 .lut_mask = 16'hFFA0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[15]~7 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[15]~7_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~23_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [15])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [15])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [15]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~23_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[15]~7 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[15] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [15] = (\u0|mm_interconnect_0|rsp_mux|src_data[15]~8_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[15]~7_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~19_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[15]~8_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[15]~7_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~19_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [15]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[15] .lut_mask = 16'hFEFC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte1_data[7]~1 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte1_data[7]~1_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|cpu0|cpu|av_fill_bit~0_combout ))) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|mm_interconnect_0|rsp_mux|src_data [15]))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data [15]),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte1_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[7]~1 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|av_ld_byte1_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte1_data_en~0_combout  = ((\u0|cpu0|cpu|av_ld_rshift8~0_combout ) # ((\u0|cpu0|cpu|D_iw [4]) # (!\u0|cpu0|cpu|av_ld_aligning_data~q ))) # (!\u0|cpu0|cpu|D_ctrl_mem16~0_combout )

	.dataa(\u0|cpu0|cpu|D_ctrl_mem16~0_combout ),
	.datab(\u0|cpu0|cpu|av_ld_rshift8~0_combout ),
	.datac(\u0|cpu0|cpu|D_iw [4]),
	.datad(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte1_data_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data_en~0 .lut_mask = 16'hFDFF;
defparam \u0|cpu0|cpu|av_ld_byte1_data_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \u0|cpu0|cpu|av_ld_byte1_data[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte1_data[7]~1_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte2_data [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[15]~14 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[15]~14_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte1_data [7])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (!\u0|cpu0|cpu|E_alu_result~0_combout  & (\u0|cpu0|cpu|W_alu_result [15])))

	.dataa(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datab(\u0|cpu0|cpu|W_alu_result [15]),
	.datac(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu0|cpu|av_ld_byte1_data [7]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[15]~14 .lut_mask = 16'hF404;
defparam \u0|cpu0|cpu|W_rf_wr_data[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[13]~1 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[13]~1_combout  = (\u0|cpu0|cpu|D_iw [4] & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])) # (!\u0|cpu0|cpu|D_iw [4] & ((\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]))) # (!\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))))

	.dataa(\u0|cpu0|cpu|D_iw [4]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(\u0|cpu0|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[13]~1 .lut_mask = 16'hD8CC;
defparam \u0|cpu0|cpu|E_st_data[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \u0|cpu0|cpu|d_writedata[13] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[13]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~1_combout  = (\u0|cpu0|cpu|d_writedata [13] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [13]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~1 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43 ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0 .lut_mask = 16'h4540;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1 .lut_mask = 16'hFCCC;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  = (\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~0 .lut_mask = 16'hB380;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N5
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[11] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N1
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[11] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[11]~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[11]~0_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [11])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [11])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [11]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[11]~0 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[11] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [11] = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[11]~0_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[11]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [11]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[11] .lut_mask = 16'hFFF8;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte1_data[3]~5 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte1_data[3]~5_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|cpu0|cpu|av_fill_bit~0_combout )) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_data [11])))

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data [11]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte1_data[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[3]~5 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|av_ld_byte1_data[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \u0|cpu0|cpu|av_ld_byte1_data[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte1_data[3]~5_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte2_data [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[11]~5 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[11]~5_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte1_data [3])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (!\u0|cpu0|cpu|E_alu_result~0_combout  & (\u0|cpu0|cpu|W_alu_result [11])))

	.dataa(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu0|cpu|W_alu_result [11]),
	.datad(\u0|cpu0|cpu|av_ld_byte1_data [3]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[11]~5 .lut_mask = 16'hBA10;
defparam \u0|cpu0|cpu|W_rf_wr_data[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \u0|cpu0|cpu|E_src1[14]~1 (
// Equation(s):
// \u0|cpu0|cpu|E_src1[14]~1_combout  = (\u0|cpu0|cpu|R_src1~36_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14])) # (!\u0|cpu0|cpu|R_src1~36_combout  & ((\u0|cpu0|cpu|D_iw [18])))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datab(\u0|cpu0|cpu|D_iw [18]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_src1~36_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src1[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[14]~1 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|E_src1[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[12]~19 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[12]~19_combout  = (!\u0|cpu0|cpu|R_ctrl_exception~q  & ((\u0|cpu0|cpu|R_ctrl_break~q ) # ((\u0|cpu0|cpu|F_pc_plus_one[12]~24_combout ) # (\u0|cpu0|cpu|F_pc_sel_nxt~0_combout ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_break~q ),
	.datab(\u0|cpu0|cpu|F_pc_plus_one[12]~24_combout ),
	.datac(\u0|cpu0|cpu|R_ctrl_exception~q ),
	.datad(\u0|cpu0|cpu|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[12]~19 .lut_mask = 16'h0F0E;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[12]~6 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[12]~6_combout  = (\u0|cpu0|cpu|F_pc_no_crst_nxt[12]~19_combout  & (((\u0|cpu0|cpu|Add1~46_combout ) # (\u0|cpu0|cpu|R_ctrl_break~q )) # (!\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout )))

	.dataa(\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|cpu0|cpu|Add1~46_combout ),
	.datac(\u0|cpu0|cpu|F_pc_no_crst_nxt[12]~19_combout ),
	.datad(\u0|cpu0|cpu|R_ctrl_break~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[12]~6 .lut_mask = 16'hF0D0;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N27
dffeas \u0|cpu0|cpu|F_pc[12] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_pc_no_crst_nxt[12]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_plus_one[11]~22 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_plus_one[11]~22_combout  = (\u0|cpu0|cpu|F_pc [11] & (!\u0|cpu0|cpu|F_pc_plus_one[10]~21 )) # (!\u0|cpu0|cpu|F_pc [11] & ((\u0|cpu0|cpu|F_pc_plus_one[10]~21 ) # (GND)))
// \u0|cpu0|cpu|F_pc_plus_one[11]~23  = CARRY((!\u0|cpu0|cpu|F_pc_plus_one[10]~21 ) # (!\u0|cpu0|cpu|F_pc [11]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|F_pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|F_pc_plus_one[10]~21 ),
	.combout(\u0|cpu0|cpu|F_pc_plus_one[11]~22_combout ),
	.cout(\u0|cpu0|cpu|F_pc_plus_one[11]~23 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_plus_one[11]~22 .lut_mask = 16'h3C3F;
defparam \u0|cpu0|cpu|F_pc_plus_one[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_plus_one[12]~24 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_plus_one[12]~24_combout  = (\u0|cpu0|cpu|F_pc [12] & (\u0|cpu0|cpu|F_pc_plus_one[11]~23  $ (GND))) # (!\u0|cpu0|cpu|F_pc [12] & (!\u0|cpu0|cpu|F_pc_plus_one[11]~23  & VCC))
// \u0|cpu0|cpu|F_pc_plus_one[12]~25  = CARRY((\u0|cpu0|cpu|F_pc [12] & !\u0|cpu0|cpu|F_pc_plus_one[11]~23 ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|F_pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|F_pc_plus_one[11]~23 ),
	.combout(\u0|cpu0|cpu|F_pc_plus_one[12]~24_combout ),
	.cout(\u0|cpu0|cpu|F_pc_plus_one[12]~25 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_plus_one[12]~24 .lut_mask = 16'hC30C;
defparam \u0|cpu0|cpu|F_pc_plus_one[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \u0|cpu0|cpu|E_src1[14] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src1[14]~1_combout ),
	.asdata(\u0|cpu0|cpu|F_pc_plus_one[12]~24_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|R_src1~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[14]~2 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[14]~2_combout  = (\u0|cpu0|cpu|E_src2 [14] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|E_src1 [14] & \u0|cpu0|cpu|R_logic_op [0]))))) # (!\u0|cpu0|cpu|E_src2 [14] & ((\u0|cpu0|cpu|R_logic_op [1] & (\u0|cpu0|cpu|E_src1 
// [14])) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|E_src1 [14] & !\u0|cpu0|cpu|R_logic_op [0]))))

	.dataa(\u0|cpu0|cpu|E_src2 [14]),
	.datab(\u0|cpu0|cpu|R_logic_op [1]),
	.datac(\u0|cpu0|cpu|E_src1 [14]),
	.datad(\u0|cpu0|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[14]~2 .lut_mask = 16'h68C9;
defparam \u0|cpu0|cpu|E_logic_result[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[14]~1 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[14]~1_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[14]~2_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~46_combout ))

	.dataa(\u0|cpu0|cpu|Add1~46_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[14]~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[14]~1 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|W_alu_result[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N27
dffeas \u0|cpu0|cpu|W_alu_result[14] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[14]~1_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|router|Equal4~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal4~0_combout  = (!\u0|cpu0|cpu|W_alu_result [13] & (\u0|cpu0|cpu|W_alu_result [15] & (\u0|cpu0|cpu|W_alu_result [14] & \u0|cpu0|cpu|W_alu_result [12])))

	.dataa(\u0|cpu0|cpu|W_alu_result [13]),
	.datab(\u0|cpu0|cpu|W_alu_result [15]),
	.datac(\u0|cpu0|cpu|W_alu_result [14]),
	.datad(\u0|cpu0|cpu|W_alu_result [12]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal4~0 .lut_mask = 16'h4000;
defparam \u0|mm_interconnect_0|router|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|always1~1_combout  = (\u0|mm_interconnect_0|router|Equal4~1_combout  & (\u0|mm_interconnect_0|router|Equal4~2_combout  & (\u0|mm_interconnect_0|router|always1~0_combout  & \u0|mm_interconnect_0|router|Equal4~0_combout )))

	.dataa(\u0|mm_interconnect_0|router|Equal4~1_combout ),
	.datab(\u0|mm_interconnect_0|router|Equal4~2_combout ),
	.datac(\u0|mm_interconnect_0|router|always1~0_combout ),
	.datad(\u0|mm_interconnect_0|router|Equal4~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|always1~1 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|router|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout  = (\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ) # ((\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hFFD0;
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N15
dffeas \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout  = (\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout  & (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & 
// \u0|mm_interconnect_0|router|always1~1_combout ))

	.dataa(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|router|always1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~5 .lut_mask = 16'h8080;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout )))) # (!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & 
// (((\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h7470;
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|sysid_control_slave_agent|m0_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout  = (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & (\u0|mm_interconnect_0|router|always1~1_combout  & (\u0|mm_interconnect_0|cpu0_data_master_agent|always2~0_combout  & 
// !\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|router|always1~1_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_data_master_agent|always2~0_combout ),
	.datad(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_agent|m0_write~0 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|sysid_control_slave_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout  = (!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] & (\u0|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout  & 
// ((\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]) # (!\u0|onchip_rom|wren~0_combout ))))

	.dataa(\u0|onchip_rom|wren~0_combout ),
	.datab(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datac(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datad(\u0|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 .lut_mask = 16'h0D00;
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout  = (\u0|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout  & ((\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1] & 
// ((!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]))) # (!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1] & (\u0|onchip_rom|wren~0_combout  & 
// \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]))))

	.dataa(\u0|onchip_rom|wren~0_combout ),
	.datab(\u0|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ),
	.datac(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2 .lut_mask = 16'h08C0;
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout  = (!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] $ 
// (((\u0|onchip_rom|wren~0_combout  & \u0|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout )))))

	.dataa(\u0|onchip_rom|wren~0_combout ),
	.datab(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datac(\u0|mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ),
	.datad(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0 .lut_mask = 16'h1320;
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = (\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout  & (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & 
// (\u0|mm_interconnect_0|router|always1~1_combout  & !\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|router|always1~1_combout ),
	.datad(\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder_combout  = \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|always2~0 (
	.dataa(gnd),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write1~q ),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|always2~0 .lut_mask = 16'h3C3C;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~0 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|always2~0_combout ),
	.datac(\u0|jtag_uart|t_dav~q ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~0 .lut_mask = 16'hCCC4;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate~0 .lut_mask = 16'hB4F0;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N19
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate1~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N23
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate1 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate1 .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate1 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate2 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate2 .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~1 (
	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate2~q ),
	.datac(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~1 .lut_mask = 16'hBE00;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~reg0 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~reg0 .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \u0|jtag_uart|ac~0 (
// Equation(s):
// \u0|jtag_uart|ac~0_combout  = (\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ) # (\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q )

	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|ac~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|ac~0 .lut_mask = 16'hFFAA;
defparam \u0|jtag_uart|ac~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \u0|jtag_uart|ien_AE~2 (
// Equation(s):
// \u0|jtag_uart|ien_AE~2_combout  = (!\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q  & (\u0|cpu0|cpu|d_write~q  & (\u0|cpu0|cpu|W_alu_result [2] & \u0|jtag_uart|always2~0_combout )))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q ),
	.datab(\u0|cpu0|cpu|d_write~q ),
	.datac(\u0|cpu0|cpu|W_alu_result [2]),
	.datad(\u0|jtag_uart|always2~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|ien_AE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|ien_AE~2 .lut_mask = 16'h4000;
defparam \u0|jtag_uart|ien_AE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \u0|jtag_uart|ac~1 (
// Equation(s):
// \u0|jtag_uart|ac~1_combout  = (\u0|jtag_uart|ac~0_combout ) # ((\u0|jtag_uart|ac~q  & ((!\u0|cpu0|cpu|d_writedata [10]) # (!\u0|jtag_uart|ien_AE~2_combout ))))

	.dataa(\u0|jtag_uart|ac~0_combout ),
	.datab(\u0|jtag_uart|ien_AE~2_combout ),
	.datac(\u0|jtag_uart|ac~q ),
	.datad(\u0|cpu0|cpu|d_writedata [10]),
	.cin(gnd),
	.combout(\u0|jtag_uart|ac~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|ac~1 .lut_mask = 16'hBAFA;
defparam \u0|jtag_uart|ac~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \u0|jtag_uart|ac (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|ac~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|ac .is_wysiwyg = "true";
defparam \u0|jtag_uart|ac .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|ac~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[10]~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[10]~2_combout  = (\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]) # 
// ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10])))) # 
// (!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre 
// [10])))

	.dataa(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.datad(\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[10]~2 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~28 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~28_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~28 .lut_mask = 16'h4450;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~29 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~29_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~28_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74 ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~28_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~29 .lut_mask = 16'hFAF0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[10]~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[10]~1_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [10]) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~29_combout  & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~29_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~29_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [10]),
	.datad(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[10]~1 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~24 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~24_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a42 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~24 .lut_mask = 16'h5140;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~25 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~25_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~24_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74 ))

	.dataa(gnd),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~24_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a74 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~25 .lut_mask = 16'hFCF0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[10] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [10] = (\u0|mm_interconnect_0|rsp_mux|src_data[10]~2_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[10]~1_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~25_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[10]~2_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[10]~1_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~25_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [10]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[10] .lut_mask = 16'hFEFA;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte1_data[2]~6 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte1_data[2]~6_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|cpu0|cpu|av_fill_bit~0_combout )) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_data [10])))

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data [10]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte1_data[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[2]~6 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|av_ld_byte1_data[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \u0|cpu0|cpu|av_ld_byte1_data[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte1_data[2]~6_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte2_data [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[10]~6 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[10]~6_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte1_data [2])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (!\u0|cpu0|cpu|E_alu_result~0_combout  & (\u0|cpu0|cpu|W_alu_result [10])))

	.dataa(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datab(\u0|cpu0|cpu|W_alu_result [10]),
	.datac(\u0|cpu0|cpu|av_ld_byte1_data [2]),
	.datad(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[10]~6 .lut_mask = 16'hF044;
defparam \u0|cpu0|cpu|W_rf_wr_data[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[12]~3 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[12]~3_combout  = (\u0|cpu0|cpu|D_iw [4] & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])) # (!\u0|cpu0|cpu|D_iw [4] & ((\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]))) # (!\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]))))

	.dataa(\u0|cpu0|cpu|D_iw [4]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(\u0|cpu0|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[12]~3 .lut_mask = 16'hD8CC;
defparam \u0|cpu0|cpu|E_st_data[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \u0|cpu0|cpu|d_writedata[12] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[12]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~3_combout  = (\u0|cpu0|cpu|d_writedata [12] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_writedata [12]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~3 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~26 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~26_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41 ))) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~26 .lut_mask = 16'h3210;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~27 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~27_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~26_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73 ))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~26_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~27 .lut_mask = 16'hEEAA;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \u0|jtag_uart|LessThan0~0 (
// Equation(s):
// \u0|jtag_uart|LessThan0~0_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|LessThan0~0 .lut_mask = 16'hCCC8;
defparam \u0|jtag_uart|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \u0|jtag_uart|LessThan0~1 (
// Equation(s):
// \u0|jtag_uart|LessThan0~1_combout  = (!\u0|jtag_uart|LessThan0~0_combout  & (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & !\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\u0|jtag_uart|LessThan0~0_combout ),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|LessThan0~1 .lut_mask = 16'h0001;
defparam \u0|jtag_uart|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \u0|jtag_uart|fifo_AE (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|fifo_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|fifo_AE .is_wysiwyg = "true";
defparam \u0|jtag_uart|fifo_AE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \u0|jtag_uart|ien_AE~feeder (
// Equation(s):
// \u0|jtag_uart|ien_AE~feeder_combout  = \u0|cpu0|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\u0|jtag_uart|ien_AE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|ien_AE~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart|ien_AE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \u0|jtag_uart|ien_AE (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|ien_AE~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|ien_AE~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|ien_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|ien_AE .is_wysiwyg = "true";
defparam \u0|jtag_uart|ien_AE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \u0|jtag_uart|av_readdata[9] (
// Equation(s):
// \u0|jtag_uart|av_readdata [9] = (\u0|jtag_uart|fifo_AE~q  & \u0|jtag_uart|ien_AE~q )

	.dataa(\u0|jtag_uart|fifo_AE~q ),
	.datab(gnd),
	.datac(\u0|jtag_uart|ien_AE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|av_readdata [9]),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|av_readdata[9] .lut_mask = 16'hA0A0;
defparam \u0|jtag_uart|av_readdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|av_readdata [9]),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[9]~4 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[9]~4_combout  = (\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & ((\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9])))) # (!\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] 
// & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]))))

	.dataa(\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[9]~4 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~30 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~30_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a41 ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~30 .lut_mask = 16'h0B08;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~31 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~31_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~30_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73 ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~30_combout ),
	.datab(gnd),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a73 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~31 .lut_mask = 16'hFAAA;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[9]~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[9]~3_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [9]) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~31_combout  & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~31_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~31_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [9]),
	.datad(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[9]~3 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[9] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [9] = (\u0|mm_interconnect_0|rsp_mux|src_data[9]~4_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[9]~3_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~27_combout  & \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~27_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[9]~4_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[9]~3_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [9]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[9] .lut_mask = 16'hFFEC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte1_data[1]~7 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte1_data[1]~7_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|cpu0|cpu|av_fill_bit~0_combout )) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_data [9])))

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data [9]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte1_data[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[1]~7 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|av_ld_byte1_data[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \u0|cpu0|cpu|av_ld_byte1_data[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte1_data[1]~7_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte2_data [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[9]~7 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[9]~7_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte1_data [1])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [9] & (!\u0|cpu0|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu0|cpu|W_alu_result [9]),
	.datac(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte1_data [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[9]~7 .lut_mask = 16'hAE04;
defparam \u0|cpu0|cpu|W_rf_wr_data[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[11]~0 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[11]~0_combout  = (\u0|cpu0|cpu|D_iw [4] & (((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))) # (!\u0|cpu0|cpu|D_iw [4] & ((\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (!\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))))

	.dataa(\u0|cpu0|cpu|D_iw [4]),
	.datab(\u0|cpu0|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[11]~0 .lut_mask = 16'hFB40;
defparam \u0|cpu0|cpu|E_st_data[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N29
dffeas \u0|cpu0|cpu|d_writedata[11] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[11]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout  = (\u0|cpu0|cpu|d_writedata [11] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [11]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~32 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~32_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40~portadataout ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~32 .lut_mask = 16'h0D08;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~33 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~33_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~32_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~32_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~33 .lut_mask = 16'hFAF0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[8]~5 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[8]~5_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~33_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [8] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~33_combout  & 
// (((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [8] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~33_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [8]),
	.datad(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[8]~5 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \u0|jtag_uart|pause_irq~0 (
// Equation(s):
// \u0|jtag_uart|pause_irq~0_combout  = (\u0|jtag_uart|read_0~q  & (\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q  & ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))) # 
// (!\u0|jtag_uart|read_0~q  & ((\u0|jtag_uart|pause_irq~q ) # ((\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q  & \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))))

	.dataa(\u0|jtag_uart|read_0~q ),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.datac(\u0|jtag_uart|pause_irq~q ),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|pause_irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|pause_irq~0 .lut_mask = 16'hDC50;
defparam \u0|jtag_uart|pause_irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \u0|jtag_uart|pause_irq (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|pause_irq~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|pause_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|pause_irq .is_wysiwyg = "true";
defparam \u0|jtag_uart|pause_irq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \u0|jtag_uart|Add0~0 (
// Equation(s):
// \u0|jtag_uart|Add0~0_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & VCC)) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (GND)))
// \u0|jtag_uart|Add0~1  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// !\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart|Add0~0_combout ),
	.cout(\u0|jtag_uart|Add0~1 ));
// synopsys translate_off
defparam \u0|jtag_uart|Add0~0 .lut_mask = 16'h6611;
defparam \u0|jtag_uart|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \u0|jtag_uart|Add0~2 (
// Equation(s):
// \u0|jtag_uart|Add0~2_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((\u0|jtag_uart|Add0~1 ) # (GND))) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (!\u0|jtag_uart|Add0~1 ))
// \u0|jtag_uart|Add0~3  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (!\u0|jtag_uart|Add0~1 ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|Add0~1 ),
	.combout(\u0|jtag_uart|Add0~2_combout ),
	.cout(\u0|jtag_uart|Add0~3 ));
// synopsys translate_off
defparam \u0|jtag_uart|Add0~2 .lut_mask = 16'hA5AF;
defparam \u0|jtag_uart|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \u0|jtag_uart|Add0~4 (
// Equation(s):
// \u0|jtag_uart|Add0~4_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (!\u0|jtag_uart|Add0~3  & VCC)) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\u0|jtag_uart|Add0~3  $ (GND)))
// \u0|jtag_uart|Add0~5  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & !\u0|jtag_uart|Add0~3 ))

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|Add0~3 ),
	.combout(\u0|jtag_uart|Add0~4_combout ),
	.cout(\u0|jtag_uart|Add0~5 ));
// synopsys translate_off
defparam \u0|jtag_uart|Add0~4 .lut_mask = 16'h3C03;
defparam \u0|jtag_uart|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \u0|jtag_uart|Add0~6 (
// Equation(s):
// \u0|jtag_uart|Add0~6_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((\u0|jtag_uart|Add0~5 ) # (GND))) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (!\u0|jtag_uart|Add0~5 ))
// \u0|jtag_uart|Add0~7  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # (!\u0|jtag_uart|Add0~5 ))

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|Add0~5 ),
	.combout(\u0|jtag_uart|Add0~6_combout ),
	.cout(\u0|jtag_uart|Add0~7 ));
// synopsys translate_off
defparam \u0|jtag_uart|Add0~6 .lut_mask = 16'hC3CF;
defparam \u0|jtag_uart|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \u0|jtag_uart|Add0~8 (
// Equation(s):
// \u0|jtag_uart|Add0~8_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (!\u0|jtag_uart|Add0~7  & VCC)) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\u0|jtag_uart|Add0~7  $ (GND)))
// \u0|jtag_uart|Add0~9  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & !\u0|jtag_uart|Add0~7 ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|Add0~7 ),
	.combout(\u0|jtag_uart|Add0~8_combout ),
	.cout(\u0|jtag_uart|Add0~9 ));
// synopsys translate_off
defparam \u0|jtag_uart|Add0~8 .lut_mask = 16'h5A05;
defparam \u0|jtag_uart|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \u0|jtag_uart|Add0~10 (
// Equation(s):
// \u0|jtag_uart|Add0~10_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\u0|jtag_uart|Add0~9 )) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (\u0|jtag_uart|Add0~9  & VCC))
// \u0|jtag_uart|Add0~11  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & !\u0|jtag_uart|Add0~9 ))

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|Add0~9 ),
	.combout(\u0|jtag_uart|Add0~10_combout ),
	.cout(\u0|jtag_uart|Add0~11 ));
// synopsys translate_off
defparam \u0|jtag_uart|Add0~10 .lut_mask = 16'h3C0C;
defparam \u0|jtag_uart|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \u0|jtag_uart|Add0~12 (
// Equation(s):
// \u0|jtag_uart|Add0~12_combout  = \u0|jtag_uart|Add0~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|jtag_uart|Add0~11 ),
	.combout(\u0|jtag_uart|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|Add0~12 .lut_mask = 16'hF0F0;
defparam \u0|jtag_uart|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \u0|jtag_uart|LessThan1~1 (
// Equation(s):
// \u0|jtag_uart|LessThan1~1_combout  = (\u0|jtag_uart|Add0~8_combout ) # (\u0|jtag_uart|Add0~6_combout )

	.dataa(\u0|jtag_uart|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|Add0~6_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|LessThan1~1 .lut_mask = 16'hFFAA;
defparam \u0|jtag_uart|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \u0|jtag_uart|LessThan1~0 (
// Equation(s):
// \u0|jtag_uart|LessThan1~0_combout  = (\u0|jtag_uart|Add0~4_combout  & ((\u0|jtag_uart|Add0~2_combout ) # ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # 
// (\u0|jtag_uart|Add0~0_combout ))))

	.dataa(\u0|jtag_uart|Add0~2_combout ),
	.datab(\u0|jtag_uart|Add0~4_combout ),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\u0|jtag_uart|Add0~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|LessThan1~0 .lut_mask = 16'hCCC8;
defparam \u0|jtag_uart|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \u0|jtag_uart|LessThan1~2 (
// Equation(s):
// \u0|jtag_uart|LessThan1~2_combout  = (!\u0|jtag_uart|Add0~12_combout  & (!\u0|jtag_uart|LessThan1~1_combout  & (!\u0|jtag_uart|Add0~10_combout  & !\u0|jtag_uart|LessThan1~0_combout )))

	.dataa(\u0|jtag_uart|Add0~12_combout ),
	.datab(\u0|jtag_uart|LessThan1~1_combout ),
	.datac(\u0|jtag_uart|Add0~10_combout ),
	.datad(\u0|jtag_uart|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|LessThan1~2 .lut_mask = 16'h0001;
defparam \u0|jtag_uart|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \u0|jtag_uart|fifo_AF (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|LessThan1~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|fifo_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|fifo_AF .is_wysiwyg = "true";
defparam \u0|jtag_uart|fifo_AF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \u0|jtag_uart|ien_AF~feeder (
// Equation(s):
// \u0|jtag_uart|ien_AF~feeder_combout  = \u0|cpu0|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart|ien_AF~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|ien_AF~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart|ien_AF~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \u0|jtag_uart|ien_AF (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|ien_AF~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|ien_AE~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|ien_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|ien_AF .is_wysiwyg = "true";
defparam \u0|jtag_uart|ien_AF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \u0|jtag_uart|av_readdata[8]~0 (
// Equation(s):
// \u0|jtag_uart|av_readdata[8]~0_combout  = (\u0|jtag_uart|ien_AF~q  & ((\u0|jtag_uart|pause_irq~q ) # (\u0|jtag_uart|fifo_AF~q )))

	.dataa(\u0|jtag_uart|pause_irq~q ),
	.datab(\u0|jtag_uart|fifo_AF~q ),
	.datac(\u0|jtag_uart|ien_AF~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|av_readdata[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|av_readdata[8]~0 .lut_mask = 16'hE0E0;
defparam \u0|jtag_uart|av_readdata[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|av_readdata[8]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[8]~6 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[8]~6_combout  = (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8] & ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])))) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8] & 
// (((\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]))))

	.dataa(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[8]~6 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[8] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [8] = (\u0|mm_interconnect_0|rsp_mux|src_data[8]~5_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[8]~6_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~29_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[8]~5_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~29_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[8]~6_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [8]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[8] .lut_mask = 16'hFFEA;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte1_data[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte1_data[0]~0_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|cpu0|cpu|av_fill_bit~0_combout )) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_data [8])))

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte1_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[0]~0 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|av_ld_byte1_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \u0|cpu0|cpu|av_ld_byte1_data[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte1_data[0]~0_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte2_data [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[8]~8 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[8]~8_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte1_data [0])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [8] & (!\u0|cpu0|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu0|cpu|W_alu_result [8]),
	.datab(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu0|cpu|av_ld_byte1_data [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[8]~8 .lut_mask = 16'hF202;
defparam \u0|cpu0|cpu|W_rf_wr_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_data[10]~6 (
// Equation(s):
// \u0|cpu0|cpu|E_st_data[10]~6_combout  = (\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & ((\u0|cpu0|cpu|D_iw [4] & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))) # (!\u0|cpu0|cpu|D_iw [4] & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))) # (!\u0|cpu0|cpu|D_ctrl_mem8~0_combout  & (((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datac(\u0|cpu0|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u0|cpu0|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_data[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_data[10]~6 .lut_mask = 16'hCCAC;
defparam \u0|cpu0|cpu|E_st_data[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \u0|cpu0|cpu|d_writedata[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_data[10]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~14_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [10])

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [10]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~14 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~7 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~7_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~7 .lut_mask = 16'h2230;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~7_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78 ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~7_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 16'hCC80;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~8 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~8_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46 ))) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14 ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a14 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a46 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~8 .lut_mask = 16'h5404;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~9 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~9_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~8_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78 ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~8_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~9 .lut_mask = 16'hFFA0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~4 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~4_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~4 .lut_mask = 16'hCA0A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[14] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[14] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[14]~9 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[14]~9_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~9_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [14])))) # (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~9_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [14])))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~9_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [14]),
	.datad(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[14]~9 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \u0|jtag_uart|woverflow~3 (
// Equation(s):
// \u0|jtag_uart|woverflow~3_combout  = (!\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q  & (\u0|cpu0|cpu|d_write~q  & (!\u0|cpu0|cpu|W_alu_result [2] & \u0|jtag_uart|always2~0_combout )))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q ),
	.datab(\u0|cpu0|cpu|d_write~q ),
	.datac(\u0|cpu0|cpu|W_alu_result [2]),
	.datad(\u0|jtag_uart|always2~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|woverflow~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|woverflow~3 .lut_mask = 16'h0400;
defparam \u0|jtag_uart|woverflow~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \u0|jtag_uart|woverflow~2 (
// Equation(s):
// \u0|jtag_uart|woverflow~2_combout  = (\u0|jtag_uart|woverflow~3_combout  & (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )) # (!\u0|jtag_uart|woverflow~3_combout  & ((\u0|jtag_uart|woverflow~q )))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(\u0|jtag_uart|woverflow~q ),
	.datad(\u0|jtag_uart|woverflow~3_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|woverflow~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|woverflow~2 .lut_mask = 16'hAAF0;
defparam \u0|jtag_uart|woverflow~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \u0|jtag_uart|woverflow (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|woverflow~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|woverflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|woverflow .is_wysiwyg = "true";
defparam \u0|jtag_uart|woverflow .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|woverflow~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[14] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [14] = (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[14]~9_combout ) # ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14] & 
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[14]~9_combout ),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.datad(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [14]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[14] .lut_mask = 16'hFEEE;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte1_data[6]~2 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte1_data[6]~2_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|cpu0|cpu|av_fill_bit~0_combout )) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_data [14])))

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data [14]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte1_data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[6]~2 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|av_ld_byte1_data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \u0|cpu0|cpu|av_ld_byte1_data[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte1_data[6]~2_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte2_data [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~9 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~9_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~27_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [6])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [6])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [6]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~27_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~9 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \u0|jtag_uart|av_readdata[6]~4 (
// Equation(s):
// \u0|jtag_uart|av_readdata[6]~4_combout  = (\u0|jtag_uart|read_0~q  & \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6])

	.dataa(gnd),
	.datab(\u0|jtag_uart|read_0~q ),
	.datac(gnd),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6]),
	.cin(gnd),
	.combout(\u0|jtag_uart|av_readdata[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|av_readdata[6]~4 .lut_mask = 16'hCC00;
defparam \u0|jtag_uart|av_readdata[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|av_readdata[6]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~10 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~10_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~23_combout ) # 
// ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6] & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~23_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~10 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~11 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~11_combout  = (\u0|cpu0|cpu|av_ld_rshift8~1_combout  & (\u0|cpu0|cpu|av_ld_byte1_data [6])) # (!\u0|cpu0|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~9_combout ) # 
// (\u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~10_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_byte1_data [6]),
	.datab(\u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~9_combout ),
	.datac(\u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~10_combout ),
	.datad(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~11 .lut_mask = 16'hAAFC;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data[3]~0 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data[3]~0_combout  = (\u0|cpu0|cpu|av_ld_rshift8~0_combout ) # (!\u0|cpu0|cpu|av_ld_aligning_data~q )

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|av_ld_rshift8~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data[3]~0 .lut_mask = 16'hCCFF;
defparam \u0|cpu0|cpu|av_ld_byte0_data[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \u0|cpu0|cpu|av_ld_byte0_data[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte0_data_nxt[6]~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|av_ld_byte0_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[6]~9 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[6]~9_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|av_ld_byte0_data [6])) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|W_alu_result [6] & !\u0|cpu0|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_byte0_data [6]),
	.datab(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu0|cpu|W_alu_result [6]),
	.datad(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[6]~9 .lut_mask = 16'h88B8;
defparam \u0|cpu0|cpu|W_rf_wr_data[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \u0|cpu0|cpu|d_writedata[25]~1 (
// Equation(s):
// \u0|cpu0|cpu|d_writedata[25]~1_combout  = (\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])) # (!\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])))

	.dataa(\u0|cpu0|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|d_writedata[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[25]~1 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|d_writedata[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \u0|cpu0|cpu|d_writedata[25] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|d_writedata[25]~1_combout ),
	.asdata(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~25 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~25_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|d_writedata [25])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [25]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~25 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~21 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~21_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~20_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71 ))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~20_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a71 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~21 .lut_mask = 16'hECEC;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~4 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~4_combout  = (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7] & ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~21_combout  & \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7] 
// & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~21_combout  & ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~21_combout ),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~4 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~3 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~3_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [7]) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~25_combout  & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~25_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~25_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [7]),
	.datad(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~3 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~5 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~5_combout  = (\u0|cpu0|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu0|cpu|av_ld_byte1_data [7])))) # (!\u0|cpu0|cpu|av_ld_rshift8~1_combout  & ((\u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~4_combout ) # 
// ((\u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~3_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.datab(\u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~4_combout ),
	.datac(\u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~3_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte1_data [7]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~5 .lut_mask = 16'hFE54;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \u0|cpu0|cpu|av_ld_byte0_data[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte0_data_nxt[7]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|av_ld_byte0_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \u0|cpu0|cpu|av_fill_bit~0 (
// Equation(s):
// \u0|cpu0|cpu|av_fill_bit~0_combout  = (\u0|cpu0|cpu|R_ctrl_ld_signed~q  & ((\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & ((\u0|cpu0|cpu|av_ld_byte1_data [7]))) # (!\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & (\u0|cpu0|cpu|av_ld_byte0_data [7]))))

	.dataa(\u0|cpu0|cpu|R_ctrl_ld_signed~q ),
	.datab(\u0|cpu0|cpu|D_ctrl_mem16~1_combout ),
	.datac(\u0|cpu0|cpu|av_ld_byte0_data [7]),
	.datad(\u0|cpu0|cpu|av_ld_byte1_data [7]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_fill_bit~0 .lut_mask = 16'hA820;
defparam \u0|cpu0|cpu|av_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout  = !\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .lut_mask = 16'h00FF;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[13]~11 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[13]~11_combout  = (\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]) # 
// ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13])))) # 
// (!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & (((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre 
// [13]))))

	.dataa(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[13]~11 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45 ))) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2 .lut_mask = 16'h5410;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77 ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3 .lut_mask = 16'hEAEA;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45 ))) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13 ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a13 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a45 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2 .lut_mask = 16'h3210;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77  & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a77 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~2_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3 .lut_mask = 16'hFFC0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[13]~10 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[13]~10_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [13])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [13])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [13]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[13]~10 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[13] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [13] = (\u0|mm_interconnect_0|rsp_mux|src_data[13]~11_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[13]~10_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[13]~11_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[13]~10_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [13]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[13] .lut_mask = 16'hFFEC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte1_data[5]~3 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte1_data[5]~3_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|cpu0|cpu|av_fill_bit~0_combout )) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_data [13])))

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data [13]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte1_data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[5]~3 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|av_ld_byte1_data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \u0|cpu0|cpu|av_ld_byte1_data[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte1_data[5]~3_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte2_data [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \u0|jtag_uart|av_readdata[5]~5 (
// Equation(s):
// \u0|jtag_uart|av_readdata[5]~5_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] & \u0|jtag_uart|read_0~q )

	.dataa(gnd),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datac(gnd),
	.datad(\u0|jtag_uart|read_0~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|av_readdata[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|av_readdata[5]~5 .lut_mask = 16'hCC00;
defparam \u0|jtag_uart|av_readdata[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|av_readdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~15 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~15_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~15 .lut_mask = 16'h5140;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~16 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~16_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~15_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69 ))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~15_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~16 .lut_mask = 16'hFAF0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~13 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~13_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~16_combout ) # 
// ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5] & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~16_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~13 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~8 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~8_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~8 .lut_mask = 16'hC0AA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~12 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~12_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~19_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [5])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [5])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [5]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~19_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~12 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~14 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~14_combout  = (\u0|cpu0|cpu|av_ld_rshift8~1_combout  & (\u0|cpu0|cpu|av_ld_byte1_data [5])) # (!\u0|cpu0|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~13_combout ) # 
// (\u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~12_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.datab(\u0|cpu0|cpu|av_ld_byte1_data [5]),
	.datac(\u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~13_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~12_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~14 .lut_mask = 16'hDDD8;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \u0|cpu0|cpu|av_ld_byte0_data[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte0_data_nxt[5]~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|av_ld_byte0_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[5]~10 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[5]~10_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte0_data [5])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [5] & (!\u0|cpu0|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu0|cpu|W_alu_result [5]),
	.datac(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte0_data [5]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[5]~10 .lut_mask = 16'hAE04;
defparam \u0|cpu0|cpu|W_rf_wr_data[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \u0|cpu0|cpu|E_src1[13]~2 (
// Equation(s):
// \u0|cpu0|cpu|E_src1[13]~2_combout  = (\u0|cpu0|cpu|R_src1~36_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13])) # (!\u0|cpu0|cpu|R_src1~36_combout  & ((\u0|cpu0|cpu|D_iw [17])))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datab(\u0|cpu0|cpu|D_iw [17]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_src1~36_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src1[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[13]~2 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|E_src1[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \u0|cpu0|cpu|E_src1[13] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src1[13]~2_combout ),
	.asdata(\u0|cpu0|cpu|F_pc_plus_one[11]~22_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|R_src1~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[11]~7 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[11]~7_combout  = (\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu0|cpu|Add1~44_combout )) # (!\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u0|cpu0|cpu|F_pc_plus_one[11]~22_combout )))))

	.dataa(\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|cpu0|cpu|Add1~44_combout ),
	.datac(\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u0|cpu0|cpu|F_pc_plus_one[11]~22_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[11]~7 .lut_mask = 16'hD080;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \u0|cpu0|cpu|F_pc[11] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_pc_no_crst_nxt[11]~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[49] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [49] = (\u0|cpu0|cpu|W_alu_result [13] & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu0|cpu|F_pc [11])))) # (!\u0|cpu0|cpu|W_alu_result [13] 
// & (((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u0|cpu0|cpu|F_pc [11]))))

	.dataa(\u0|cpu0|cpu|W_alu_result [13]),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u0|cpu0|cpu|F_pc [11]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [49]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[49] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~feeder_combout  = \u0|mm_interconnect_0|cmd_mux_003|src_data [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|src_data [49]),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \u0|onchip_rom|wren~1 (
// Equation(s):
// \u0|onchip_rom|wren~1_combout  = (\u0|cpu0|cpu|d_write~q  & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (!\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1] & !\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q )))

	.dataa(\u0|cpu0|cpu|d_write~q ),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u0|onchip_rom|wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|wren~1 .lut_mask = 16'h0008;
defparam \u0|onchip_rom|wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0_combout  = (!\u0|rst_controller|r_early_rst~q  & (((!\u0|onchip_rom|wren~1_combout ) # (!\u0|cpu0|cpu|hbreak_enabled~q )) # 
// (!\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout )))

	.dataa(\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datab(\u0|rst_controller|r_early_rst~q ),
	.datac(\u0|cpu0|cpu|hbreak_enabled~q ),
	.datad(\u0|onchip_rom|wren~1_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0 .lut_mask = 16'h1333;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6 .lut_mask = 16'h0D08;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~7 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~7_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76 ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~7 .lut_mask = 16'hFFA0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[12]~12 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[12]~12_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~7_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [12])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [12])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [12]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~7_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[12]~12 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a44 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6 .lut_mask = 16'h0B08;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76 ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 16'hCC80;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[12] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [12] = (\u0|mm_interconnect_0|rsp_mux|src_data[12]~12_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ) # ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12] & 
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[12]~12_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.datad(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [12]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[12] .lut_mask = 16'hFEEE;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte1_data[4]~4 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte1_data[4]~4_combout  = (\u0|cpu0|cpu|av_ld_aligning_data~q  & ((\u0|cpu0|cpu|av_fill_bit~0_combout ))) # (!\u0|cpu0|cpu|av_ld_aligning_data~q  & (\u0|mm_interconnect_0|rsp_mux|src_data [12]))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data [12]),
	.datab(\u0|cpu0|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte1_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[4]~4 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|av_ld_byte1_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \u0|cpu0|cpu|av_ld_byte1_data[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte1_data[4]~4_combout ),
	.asdata(\u0|cpu0|cpu|av_ld_byte2_data [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \u0|jtag_uart|av_readdata[4]~6 (
// Equation(s):
// \u0|jtag_uart|av_readdata[4]~6_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] & \u0|jtag_uart|read_0~q )

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|read_0~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|av_readdata[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|av_readdata[4]~6 .lut_mask = 16'hAA00;
defparam \u0|jtag_uart|av_readdata[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|av_readdata[4]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~17 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~17_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36 ))) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4 ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~17 .lut_mask = 16'h5044;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~16 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~16_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~17_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68 ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~16 .lut_mask = 16'hAA80;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~17 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~17_combout  = (\u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~16_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4])))

	.dataa(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.datac(\u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~16_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~17 .lut_mask = 16'hFFF8;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~9 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~9_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~9 .lut_mask = 16'hCA0A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~20 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~20_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a36 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~20 .lut_mask = 16'h5140;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~21 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~21_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~20_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68  & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68 ),
	.datab(gnd),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~20_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~21 .lut_mask = 16'hFFA0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~15 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~15_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~21_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [4])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [4])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~21_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~15 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~18 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~18_combout  = (\u0|cpu0|cpu|av_ld_rshift8~1_combout  & (\u0|cpu0|cpu|av_ld_byte1_data [4])) # (!\u0|cpu0|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~17_combout ) # 
// (\u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~15_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_byte1_data [4]),
	.datab(\u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~17_combout ),
	.datac(\u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~15_combout ),
	.datad(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~18 .lut_mask = 16'hAAFC;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \u0|cpu0|cpu|av_ld_byte0_data[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte0_data_nxt[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|av_ld_byte0_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[4]~11 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[4]~11_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|av_ld_byte0_data [4])) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (((!\u0|cpu0|cpu|E_alu_result~0_combout  & \u0|cpu0|cpu|W_alu_result [4]))))

	.dataa(\u0|cpu0|cpu|av_ld_byte0_data [4]),
	.datab(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu0|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[4]~11 .lut_mask = 16'hA3A0;
defparam \u0|cpu0|cpu|W_rf_wr_data[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \u0|cpu0|cpu|E_src1[10]~5 (
// Equation(s):
// \u0|cpu0|cpu|E_src1[10]~5_combout  = (\u0|cpu0|cpu|R_src1~36_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]))) # (!\u0|cpu0|cpu|R_src1~36_combout  & (\u0|cpu0|cpu|D_iw [14]))

	.dataa(\u0|cpu0|cpu|D_iw [14]),
	.datab(\u0|cpu0|cpu|R_src1~36_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src1[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[10]~5 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|E_src1[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \u0|cpu0|cpu|E_src1[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src1[10]~5_combout ),
	.asdata(\u0|cpu0|cpu|F_pc_plus_one[8]~16_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|R_src1~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[8]~9 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[8]~9_combout  = (\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu0|cpu|Add1~34_combout )) # (!\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu0|cpu|F_pc_plus_one[8]~16_combout 
// )))))

	.dataa(\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u0|cpu0|cpu|Add1~34_combout ),
	.datac(\u0|cpu0|cpu|F_pc_plus_one[8]~16_combout ),
	.datad(\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[8]~9 .lut_mask = 16'h88A0;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \u0|cpu0|cpu|F_pc[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_pc_no_crst_nxt[8]~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[46] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [46] = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & ((\u0|cpu0|cpu|W_alu_result [10]) # ((\u0|cpu0|cpu|F_pc [8] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [1])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & (\u0|cpu0|cpu|F_pc [8] & ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(\u0|cpu0|cpu|F_pc [8]),
	.datac(\u0|cpu0|cpu|W_alu_result [10]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[46] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~12 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~12_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35 ))) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~12 .lut_mask = 16'h3202;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~20 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~20_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~12_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67 ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~12_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~20 .lut_mask = 16'hAA80;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~21 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~21_combout  = (\u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~20_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3])))

	.dataa(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datac(\u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~20_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~21 .lut_mask = 16'hFFF8;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~14 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~14_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a35 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~14 .lut_mask = 16'h5140;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~15 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~15_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~14_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67 ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67 ),
	.datac(gnd),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~14_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~15 .lut_mask = 16'hFF88;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~19 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~19_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~15_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [3])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [3])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [3]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~15_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~19 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~22 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~22_combout  = (\u0|cpu0|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu0|cpu|av_ld_byte1_data [3])))) # (!\u0|cpu0|cpu|av_ld_rshift8~1_combout  & ((\u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~21_combout ) # 
// ((\u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~19_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.datab(\u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~21_combout ),
	.datac(\u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~19_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte1_data [3]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~22 .lut_mask = 16'hFE54;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \u0|cpu0|cpu|av_ld_byte0_data[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte0_data_nxt[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|av_ld_byte0_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[3]~12 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[3]~12_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte0_data [3])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [3] & (!\u0|cpu0|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu0|cpu|W_alu_result [3]),
	.datab(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu0|cpu|av_ld_byte0_data [3]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[3]~12 .lut_mask = 16'hF202;
defparam \u0|cpu0|cpu|W_rf_wr_data[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \u0|cpu0|cpu|d_writedata[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~21 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout  = (\u0|cpu0|cpu|d_writedata [6] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_writedata [6]),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~21 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[6]~20 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [6]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [6]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [6]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [6]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[6]~20 .lut_mask = 16'hCACA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[5]~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[5]~1_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[5]~1 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[5]~1_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout  = (\u0|cpu0|cpu|d_writedata [5] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_writedata [5]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~12 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[5]~11 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[5]~11_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [5])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [5])))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [5]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [5]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[5]~11 .lut_mask = 16'hCFC0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~30 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~30_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~30 .lut_mask = 16'hC0AA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[31] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[31] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [31]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[31]~72 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[31]~72_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [31]) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~62_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~62_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [31]),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~62_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[31]~72_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[31]~72 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|F_iw[31]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[31]~71 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[31]~71_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~52_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~52_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a95 ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[31]~71_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[31]~71 .lut_mask = 16'hE0A0;
defparam \u0|cpu0|cpu|F_iw[31]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[31]~73 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[31]~73_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[31]~72_combout ) # (\u0|cpu0|cpu|F_iw[31]~71_combout )))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(\u0|cpu0|cpu|F_iw[31]~72_combout ),
	.datad(\u0|cpu0|cpu|F_iw[31]~71_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[31]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[31]~73 .lut_mask = 16'hCCC0;
defparam \u0|cpu0|cpu|F_iw[31]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \u0|cpu0|cpu|D_iw[31] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[31]~73_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneive_lcell_comb \u0|cpu0|cpu|E_src1[9]~6 (
// Equation(s):
// \u0|cpu0|cpu|E_src1[9]~6_combout  = (\u0|cpu0|cpu|R_src1~36_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9])) # (!\u0|cpu0|cpu|R_src1~36_combout  & ((\u0|cpu0|cpu|D_iw [13])))

	.dataa(\u0|cpu0|cpu|R_src1~36_combout ),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src1[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[9]~6 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|E_src1[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \u0|cpu0|cpu|E_src1[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src1[9]~6_combout ),
	.asdata(\u0|cpu0|cpu|F_pc_plus_one[7]~14_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|R_src1~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \u0|cpu0|cpu|E_new_inst (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|R_valid~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_new_inst .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N31
dffeas \u0|cpu0|cpu|E_shift_rot_result[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[9]~13_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[10]~5 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[10]~5_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [11]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [9]))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [9]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [11]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[10]~5 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \u0|cpu0|cpu|E_shift_rot_result[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[10]~5_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[11]~0 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[11]~0_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [12]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [10]))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [10]),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [12]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[11]~0 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \u0|cpu0|cpu|E_shift_rot_result[11] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[11]~0_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[12]~3 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[12]~3_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [13]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [11]))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [11]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [13]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[12]~3 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \u0|cpu0|cpu|E_shift_rot_result[12] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[12]~3_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[13]~4 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[13]~4_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [14])) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [12])))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [14]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[13]~4 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \u0|cpu0|cpu|E_shift_rot_result[13] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[13]~4_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[14]~2 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[14]~2_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [15]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [13]))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [13]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [15]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[14]~2 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N9
dffeas \u0|cpu0|cpu|E_shift_rot_result[14] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[14]~2_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[15]~1 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[15]~1_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [16]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [14]))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [14]),
	.datab(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[15]~1 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \u0|cpu0|cpu|E_shift_rot_result[15] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[15]~1_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[16]~14 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[16]~14_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [17])) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [15])))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [17]),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [15]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[16]~14 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \u0|cpu0|cpu|E_shift_rot_result[16] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[16]~14_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[17]~16 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[17]~16_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [18])) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [16])))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [18]),
	.datab(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[17]~16 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \u0|cpu0|cpu|E_shift_rot_result[17] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[17]~16_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [17]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[18]~18 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[18]~18_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [19])) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [17])))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [19]),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [17]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[18]~18 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N15
dffeas \u0|cpu0|cpu|E_shift_rot_result[18] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[18]~18_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[19]~30 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[19]~30_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [20]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [18]))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [18]),
	.datab(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [20]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[19]~30 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \u0|cpu0|cpu|E_shift_rot_result[19] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[19]~30_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [19]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[20]~29 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[20]~29_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [21]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [19]))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [19]),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [21]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[20]~29 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \u0|cpu0|cpu|E_shift_rot_result[20] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[20]~29_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[21]~28 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[21]~28_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [22])) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [20])))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [22]),
	.datab(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [20]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[21]~28 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N25
dffeas \u0|cpu0|cpu|E_shift_rot_result[21] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[21]~28_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [21]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[22]~27 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[22]~27_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [23]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [21]))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [21]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [23]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[22]~27 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \u0|cpu0|cpu|E_shift_rot_result[22] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[22]~27_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [22]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[23]~26 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[23]~26_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [24]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [22]))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [22]),
	.datab(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [24]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[23]~26 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N21
dffeas \u0|cpu0|cpu|E_shift_rot_result[23] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[23]~26_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [23]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[24]~31 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[24]~31_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [25]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [23]))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [23]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [25]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[24]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[24]~31 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[24]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \u0|cpu0|cpu|E_shift_rot_result[24] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[24]~31_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [24]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[25]~25 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[25]~25_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [26]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [24]))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [24]),
	.datab(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [26]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[25]~25 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N19
dffeas \u0|cpu0|cpu|E_shift_rot_result[25] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[25]~25_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [25]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[26]~24 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[26]~24_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [27])) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [25])))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [27]),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [25]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[26]~24 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \u0|cpu0|cpu|E_shift_rot_result[26] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[26]~24_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [26]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[27]~23 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[27]~23_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [28])) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [26])))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [28]),
	.datab(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [26]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[27]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[27]~23 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[27]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \u0|cpu0|cpu|E_shift_rot_result[27] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[27]~23_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [27]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[28]~22 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[28]~22_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [29])) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [27])))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [29]),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [27]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[28]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[28]~22 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[28]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \u0|cpu0|cpu|E_shift_rot_result[28] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[28]~22_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [28]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[29]~21 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[29]~21_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [30]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [28]))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [28]),
	.datab(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [30]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[29]~21 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \u0|cpu0|cpu|E_shift_rot_result[29] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[29]~21_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [29]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[30]~20 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[30]~20_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [31])) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [29])))

	.dataa(\u0|cpu0|cpu|E_shift_rot_result [31]),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [29]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[30]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[30]~20 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[30]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \u0|cpu0|cpu|E_shift_rot_result[30] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[30]~20_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [30]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[31]~19 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[31]~19_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_fill_bit~0_combout ))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [30]))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [30]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[31]~19 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \u0|cpu0|cpu|E_shift_rot_result[31] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[31]~19_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [31]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N0
cycloneive_lcell_comb \u0|cpu0|cpu|R_ctrl_rot_right_nxt~0 (
// Equation(s):
// \u0|cpu0|cpu|R_ctrl_rot_right_nxt~0_combout  = (!\u0|cpu0|cpu|D_iw [15] & (\u0|cpu0|cpu|D_iw [14] & (\u0|cpu0|cpu|Equal0~4_combout  & \u0|cpu0|cpu|Equal62~4_combout )))

	.dataa(\u0|cpu0|cpu|D_iw [15]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|Equal0~4_combout ),
	.datad(\u0|cpu0|cpu|Equal62~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_rot_right_nxt~0 .lut_mask = 16'h4000;
defparam \u0|cpu0|cpu|R_ctrl_rot_right_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N1
dffeas \u0|cpu0|cpu|R_ctrl_rot_right (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_fill_bit~0_combout  = (!\u0|cpu0|cpu|R_ctrl_shift_logical~q  & ((\u0|cpu0|cpu|R_ctrl_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [0])) # (!\u0|cpu0|cpu|R_ctrl_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [31])))))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_logical~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [0]),
	.datac(\u0|cpu0|cpu|E_shift_rot_result [31]),
	.datad(\u0|cpu0|cpu|R_ctrl_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_fill_bit~0 .lut_mask = 16'h4450;
defparam \u0|cpu0|cpu|E_shift_rot_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[0]~17 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[0]~17_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [1]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_fill_bit~0_combout ))

	.dataa(\u0|cpu0|cpu|E_shift_rot_fill_bit~0_combout ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [1]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[0]~17 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \u0|cpu0|cpu|E_shift_rot_result[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[0]~17_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[1]~15 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[1]~15_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [2]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [0]))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [0]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[1]~15 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \u0|cpu0|cpu|E_shift_rot_result[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[1]~15_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[2]~6 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[2]~6_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [3]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [1]))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [1]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [3]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[2]~6 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \u0|cpu0|cpu|E_shift_rot_result[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[2]~6_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[3]~7 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[3]~7_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [4])) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [2])))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [4]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[3]~7 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N11
dffeas \u0|cpu0|cpu|E_shift_rot_result[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[3]~7_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[4]~8 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[4]~8_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [5]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [3]))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [3]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [5]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[4]~8 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \u0|cpu0|cpu|E_shift_rot_result[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[4]~8_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[5]~9 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[5]~9_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [6]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [4]))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [4]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [6]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[5]~9 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \u0|cpu0|cpu|E_shift_rot_result[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[5]~9_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[6]~10 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[6]~10_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [7])) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [5])))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [7]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [5]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[6]~10 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \u0|cpu0|cpu|E_shift_rot_result[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[6]~10_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[7]~11 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[7]~11_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [8])) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [6])))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [8]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [6]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[7]~11 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \u0|cpu0|cpu|E_shift_rot_result[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[7]~11_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_result_nxt[8]~12 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_result_nxt[8]~12_combout  = (\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu0|cpu|E_shift_rot_result [9]))) # (!\u0|cpu0|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu0|cpu|E_shift_rot_result [7]))

	.dataa(\u0|cpu0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu0|cpu|E_shift_rot_result [7]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_result [9]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_shift_rot_result_nxt[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[8]~12 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|E_shift_rot_result_nxt[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N29
dffeas \u0|cpu0|cpu|E_shift_rot_result[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_result_nxt[8]~12_combout ),
	.asdata(\u0|cpu0|cpu|E_src1 [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \u0|cpu0|cpu|W_alu_result[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[8]~7_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|router|Equal4~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal4~1_combout  = (!\u0|cpu0|cpu|W_alu_result [8] & (!\u0|cpu0|cpu|W_alu_result [9] & (!\u0|cpu0|cpu|W_alu_result [11] & !\u0|cpu0|cpu|W_alu_result [10])))

	.dataa(\u0|cpu0|cpu|W_alu_result [8]),
	.datab(\u0|cpu0|cpu|W_alu_result [9]),
	.datac(\u0|cpu0|cpu|W_alu_result [11]),
	.datad(\u0|cpu0|cpu|W_alu_result [10]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal4~1 .lut_mask = 16'h0001;
defparam \u0|mm_interconnect_0|router|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|router|Equal4~3 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal4~3_combout  = (\u0|mm_interconnect_0|router|Equal4~1_combout  & (\u0|cpu0|cpu|W_alu_result [3] & (\u0|mm_interconnect_0|router|Equal4~2_combout  & \u0|mm_interconnect_0|router|Equal4~0_combout )))

	.dataa(\u0|mm_interconnect_0|router|Equal4~1_combout ),
	.datab(\u0|cpu0|cpu|W_alu_result [3]),
	.datac(\u0|mm_interconnect_0|router|Equal4~2_combout ),
	.datad(\u0|mm_interconnect_0|router|Equal4~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal4~3 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|router|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = (\u0|jtag_uart|av_waitrequest~q  & (\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout  & 
// (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & \u0|mm_interconnect_0|router|Equal4~3_combout )))

	.dataa(\u0|jtag_uart|av_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|router|Equal4~3_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout  = (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0])))) 
// # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ) # 
// ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hF5B0;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ) # 
// (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1])))) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & (((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h30F8;
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \u0|jtag_uart|av_waitrequest~1 (
// Equation(s):
// \u0|jtag_uart|av_waitrequest~1_combout  = (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|router|Equal4~3_combout  & (!\u0|jtag_uart|av_waitrequest~q  & \u0|jtag_uart|av_waitrequest~0_combout )))

	.dataa(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|mm_interconnect_0|router|Equal4~3_combout ),
	.datac(\u0|jtag_uart|av_waitrequest~q ),
	.datad(\u0|jtag_uart|av_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|av_waitrequest~1 .lut_mask = 16'h0400;
defparam \u0|jtag_uart|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \u0|jtag_uart|av_waitrequest (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|av_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|av_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|av_waitrequest .is_wysiwyg = "true";
defparam \u0|jtag_uart|av_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \u0|jtag_uart|always2~0 (
// Equation(s):
// \u0|jtag_uart|always2~0_combout  = (!\u0|jtag_uart|av_waitrequest~q  & (\u0|mm_interconnect_0|router|Equal4~3_combout  & (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & 
// !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|jtag_uart|av_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|router|Equal4~3_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|jtag_uart|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|always2~0 .lut_mask = 16'h0040;
defparam \u0|jtag_uart|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = \u0|jtag_uart|wr_rfifo~combout  $ (((\u0|jtag_uart|always2~0_combout  & (\u0|jtag_uart|fifo_rd~3_combout  & 
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))))

	.dataa(\u0|jtag_uart|always2~0_combout ),
	.datab(\u0|jtag_uart|fifo_rd~3_combout ),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u0|jtag_uart|wr_rfifo~combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 16'h7F80;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\u0|jtag_uart|wr_rfifo~combout ) # (VCC))))) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// ((GND))))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (\u0|jtag_uart|wr_rfifo~combout )) # (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\u0|jtag_uart|wr_rfifo~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & VCC)))) # 
// (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) 
// # (!\u0|jtag_uart|wr_rfifo~combout )))))
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  
// & (\u0|jtag_uart|wr_rfifo~combout  $ (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\u0|jtag_uart|wr_rfifo~combout ),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q  & 
// (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datab(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\u0|jtag_uart|fifo_rd~2_combout  & ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ))))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datab(\u0|jtag_uart|fifo_rd~2_combout ),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h3230;
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \u0|jtag_uart|wr_rfifo (
// Equation(s):
// \u0|jtag_uart|wr_rfifo~combout  = (!\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|wr_rfifo~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|wr_rfifo .lut_mask = 16'h0F00;
defparam \u0|jtag_uart|wr_rfifo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \u0|jtag_uart|av_readdata[2]~8 (
// Equation(s):
// \u0|jtag_uart|av_readdata[2]~8_combout  = (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] & \u0|jtag_uart|read_0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(\u0|jtag_uart|read_0~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|av_readdata[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|av_readdata[2]~8 .lut_mask = 16'hF000;
defparam \u0|jtag_uart|av_readdata[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|av_readdata[2]~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~24 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~24_combout  = (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2] & ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~14_combout  & \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2] 
// & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~14_combout  & ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~14_combout ),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~24 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[23] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go~0_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [23]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go~q )))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go~q )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [23]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go~0 .lut_mask = 16'hBA30;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~7 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~7_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go~q )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_go~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~7 .lut_mask = 16'hEA40;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[2]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[2]~feeder_combout  = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~7_combout 

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[2]~feeder .lut_mask = 16'hAAAA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N7
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~16 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~16_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~16 .lut_mask = 16'h4540;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~17 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~17_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~16_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66 ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~16_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~17 .lut_mask = 16'hFFA0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~23 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~23_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~17_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [2])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [2])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [2]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~17_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~23 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~25 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~25_combout  = (\u0|cpu0|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu0|cpu|av_ld_byte1_data [2])))) # (!\u0|cpu0|cpu|av_ld_rshift8~1_combout  & ((\u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~24_combout ) # 
// ((\u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~23_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~24_combout ),
	.datab(\u0|cpu0|cpu|av_ld_byte1_data [2]),
	.datac(\u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~23_combout ),
	.datad(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~25 .lut_mask = 16'hCCFA;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \u0|cpu0|cpu|av_ld_byte0_data[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte0_data_nxt[2]~25_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|av_ld_byte0_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[2]~13 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[2]~13_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte0_data [2])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [2] & (!\u0|cpu0|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu0|cpu|W_alu_result [2]),
	.datac(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte0_data [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[2]~13 .lut_mask = 16'hAE04;
defparam \u0|cpu0|cpu|W_rf_wr_data[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[7]~4 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[7]~4_combout  = (!\u0|cpu0|cpu|E_src2[5]~15_combout  & ((\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [13])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])))))

	.dataa(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datab(\u0|cpu0|cpu|E_src2[5]~15_combout ),
	.datac(\u0|cpu0|cpu|D_iw [13]),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[7]~4 .lut_mask = 16'h3120;
defparam \u0|cpu0|cpu|R_src2_lo[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \u0|cpu0|cpu|E_src2[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[7]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~4 (
// Equation(s):
// \u0|cpu0|cpu|Add1~4_combout  = \u0|cpu0|cpu|E_src2 [7] $ (\u0|cpu0|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [7]),
	.datad(\u0|cpu0|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~4 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[7]~11 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[7]~11_combout  = (\u0|cpu0|cpu|E_src2 [7] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|E_src1 [7] & \u0|cpu0|cpu|R_logic_op [0]))))) # (!\u0|cpu0|cpu|E_src2 [7] & ((\u0|cpu0|cpu|R_logic_op [1] & (\u0|cpu0|cpu|E_src1 [7])) # 
// (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|E_src1 [7] & !\u0|cpu0|cpu|R_logic_op [0]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [1]),
	.datab(\u0|cpu0|cpu|E_src2 [7]),
	.datac(\u0|cpu0|cpu|E_src1 [7]),
	.datad(\u0|cpu0|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[7]~11 .lut_mask = 16'h68A9;
defparam \u0|cpu0|cpu|E_logic_result[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[7]~8 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[7]~8_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[7]~11_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~28_combout ))

	.dataa(\u0|cpu0|cpu|Add1~28_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[7]~11_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[7]~8 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|W_alu_result[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \u0|cpu0|cpu|W_alu_result[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[7]~8_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[43] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [43] = (\u0|cpu0|cpu|F_pc [5] & ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|W_alu_result [7])))) # (!\u0|cpu0|cpu|F_pc [5] & 
// (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & (\u0|cpu0|cpu|W_alu_result [7])))

	.dataa(\u0|cpu0|cpu|F_pc [5]),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(\u0|cpu0|cpu|W_alu_result [7]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[43] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~50 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~50_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a62 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~50 .lut_mask = 16'h3120;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~51 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~51_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~50_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94 ))

	.dataa(gnd),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~50_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a94 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~51 .lut_mask = 16'hFCF0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[30]~69 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[30]~69_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~60_combout ) # 
// ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [30] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [30] & (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [30]),
	.datac(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~60_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[30]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[30]~69 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|F_iw[30]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[30]~70 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[30]~70_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[30]~69_combout ) # ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~51_combout  & 
// \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~51_combout ),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(\u0|cpu0|cpu|F_iw[30]~69_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[30]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[30]~70 .lut_mask = 16'hCC80;
defparam \u0|cpu0|cpu|F_iw[30]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \u0|cpu0|cpu|D_iw[30] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[30]~70_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[1]~38 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[1]~38_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] & ((!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|R_src1~37_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datad(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[1]~38 .lut_mask = 16'h1030;
defparam \u0|cpu0|cpu|R_src1[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \u0|cpu0|cpu|E_src1[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[1]~38_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[1]~29 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[1]~29_combout  = (\u0|cpu0|cpu|E_src2 [1] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src1 [1]))))) # (!\u0|cpu0|cpu|E_src2 [1] & ((\u0|cpu0|cpu|E_src1 [1] & ((\u0|cpu0|cpu|R_logic_op [1]))) 
// # (!\u0|cpu0|cpu|E_src1 [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|R_logic_op [1]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [0]),
	.datab(\u0|cpu0|cpu|E_src2 [1]),
	.datac(\u0|cpu0|cpu|E_src1 [1]),
	.datad(\u0|cpu0|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[1]~29 .lut_mask = 16'h7C81;
defparam \u0|cpu0|cpu|E_logic_result[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[1]~15 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[1]~15_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[1]~29_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~16_combout ))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|Add1~16_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[1]~29_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[1]~15 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|W_alu_result[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \u0|cpu0|cpu|W_alu_result[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[1]~15_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~8 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~8_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33 ))) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1 ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~8 .lut_mask = 16'h0E04;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~9 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~9_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~8_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65 ))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~8_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~9 .lut_mask = 16'hFAF0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \u0|jtag_uart|av_readdata[1]~3 (
// Equation(s):
// \u0|jtag_uart|av_readdata[1]~3_combout  = (\u0|jtag_uart|read_0~q  & (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1])) # (!\u0|jtag_uart|read_0~q  & ((\u0|jtag_uart|ien_AE~q )))

	.dataa(\u0|jtag_uart|read_0~q ),
	.datab(gnd),
	.datac(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(\u0|jtag_uart|ien_AE~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|av_readdata[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|av_readdata[1]~3 .lut_mask = 16'hF5A0;
defparam \u0|jtag_uart|av_readdata[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|av_readdata[1]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~7 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~7_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~9_combout  & ((\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # 
// ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1] & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~9_combout  & (((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1] & 
// \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~9_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datad(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~7 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~5 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~5_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~q )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~5 .lut_mask = 16'hEA40;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[1]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[1]~feeder_combout  = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~5_combout 

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[1]~feeder .lut_mask = 16'hCCCC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N1
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~6 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~6_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~11_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [1])))) # (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~11_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [1])))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~11_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [1]),
	.datad(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~6 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~8 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~8_combout  = (\u0|cpu0|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu0|cpu|av_ld_byte1_data [1])))) # (!\u0|cpu0|cpu|av_ld_rshift8~1_combout  & ((\u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~7_combout ) # 
// ((\u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~6_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~7_combout ),
	.datab(\u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~6_combout ),
	.datac(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte1_data [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~8 .lut_mask = 16'hFE0E;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \u0|cpu0|cpu|av_ld_byte0_data[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte0_data_nxt[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|av_ld_byte0_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[1]~4 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[1]~4_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte0_data [1])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (\u0|cpu0|cpu|W_alu_result [1] & (!\u0|cpu0|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu0|cpu|W_alu_result [1]),
	.datab(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu0|cpu|av_ld_byte0_data [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[1]~4 .lut_mask = 16'hF202;
defparam \u0|cpu0|cpu|W_rf_wr_data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N23
dffeas \u0|cpu0|cpu|d_writedata[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout  = (\u0|cpu0|cpu|d_writedata [4] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u0|cpu0|cpu|d_writedata [4]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~5 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[4]~4 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [4]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [4]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [4]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[4]~4 .lut_mask = 16'hFC0C;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~10 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~10_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [5])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q 
// )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [5]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~10 .lut_mask = 16'hEC20;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[2]~2 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [2]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [2]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [2]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 16'hFC0C;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~11 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~11_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [6])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [6]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~11 .lut_mask = 16'hE2C0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N9
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~7 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~7_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [3])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [3]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~7 .lut_mask = 16'hB888;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000~feeder .lut_mask = 16'hFFFF;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N21
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000 .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[0]~5 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[0]~5_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [1])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000~q  & ((\altera_internal_jtag~TDIUTAP )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [1]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|DRsize.000~q ),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[0]~5 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~10 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~10_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [0])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux37~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [0]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux37~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~10 .lut_mask = 16'hAAC0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[0]~5_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[0]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[0]~feeder .lut_mask = 16'hF0F0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [0] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [0]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~0 .lut_mask = 16'hC8C8;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N5
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~11 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~11_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [0]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [0]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [0]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~11 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~12 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~12_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [2])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~11_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~11_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~12 .lut_mask = 16'hCE02;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[1]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[1]~feeder .lut_mask = 16'hF0F0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~2 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~2_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [1] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [1]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~2 .lut_mask = 16'hAAA0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N7
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~14 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~14_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [1])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [1])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [1]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~14 .lut_mask = 16'hACAC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~15 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~15_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [3])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~14_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~14_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [3]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~15 .lut_mask = 16'hCE02;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N3
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~3 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~3_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [2] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36])))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~3 .lut_mask = 16'hFC00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~16 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~16_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [2])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [2])))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~16 .lut_mask = 16'hCFC0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~17 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~17_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [4])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~16_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~16_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~17 .lut_mask = 16'hCE02;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[3]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [3]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N9
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~4 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~4_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [3] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [3]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~4 .lut_mask = 16'hFB00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~18 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~18_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [3]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [3]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [3]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [3]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~18 .lut_mask = 16'hFA50;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~19 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~19_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [5])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~18_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~18_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~19 .lut_mask = 16'hCC0A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[4]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~9 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~9_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [4])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [1]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [4]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~9 .lut_mask = 16'hCAC0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N9
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|d_writedata [1])

	.dataa(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~2 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[1]~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [1])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [1])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [1]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [1]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 16'hACAC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~24 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~24_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~24 .lut_mask = 16'h88F0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[25] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[25] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [25]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[25]~57 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[25]~57_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [25]) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~50_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~50_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [25]),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~50_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[25]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[25]~57 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|F_iw[25]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[25]~58 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[25]~58_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[25]~57_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~43_combout ))))

	.dataa(\u0|cpu0|cpu|F_iw[25]~57_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~43_combout ),
	.datad(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[25]~58 .lut_mask = 16'hEA00;
defparam \u0|cpu0|cpu|F_iw[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \u0|cpu0|cpu|D_iw[25] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[25]~58_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo~8 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo~8_combout  = (\u0|cpu0|cpu|R_ctrl_src_imm5_shift_rot~q ) # (\u0|cpu0|cpu|R_src2_use_imm~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo~8 .lut_mask = 16'hFFF0;
defparam \u0|cpu0|cpu|R_src2_lo~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[1]~12 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[1]~12_combout  = (\u0|cpu0|cpu|R_src2_lo[4]~7_combout  & ((\u0|cpu0|cpu|R_src2_lo~8_combout  & ((\u0|cpu0|cpu|D_iw [7]))) # (!\u0|cpu0|cpu|R_src2_lo~8_combout  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datab(\u0|cpu0|cpu|R_src2_lo[4]~7_combout ),
	.datac(\u0|cpu0|cpu|R_src2_lo~8_combout ),
	.datad(\u0|cpu0|cpu|D_iw [7]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[1]~12 .lut_mask = 16'hC808;
defparam \u0|cpu0|cpu|R_src2_lo[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \u0|cpu0|cpu|E_src2[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~10 (
// Equation(s):
// \u0|cpu0|cpu|Add1~10_combout  = \u0|cpu0|cpu|E_src2 [1] $ (\u0|cpu0|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|E_src2 [1]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~10 .lut_mask = 16'h33CC;
defparam \u0|cpu0|cpu|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \u0|cpu0|cpu|E_mem_byte_en[1]~1 (
// Equation(s):
// \u0|cpu0|cpu|E_mem_byte_en[1]~1_combout  = (\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & (((\u0|cpu0|cpu|D_ctrl_mem8~1_combout ) # (!\u0|cpu0|cpu|Add1~16_combout )))) # (!\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & (((\u0|cpu0|cpu|Add1~14_combout  & 
// !\u0|cpu0|cpu|Add1~16_combout )) # (!\u0|cpu0|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\u0|cpu0|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u0|cpu0|cpu|Add1~14_combout ),
	.datac(\u0|cpu0|cpu|Add1~16_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_mem8~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_mem_byte_en[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_mem_byte_en[1]~1 .lut_mask = 16'hAE5F;
defparam \u0|cpu0|cpu|E_mem_byte_en[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \u0|cpu0|cpu|d_byteenable[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_mem_byte_en[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[33] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [33] = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u0|cpu0|cpu|d_byteenable [1] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]))

	.dataa(\u0|cpu0|cpu|d_byteenable [1]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[33] .lut_mask = 16'hFAF0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[1]~2 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable [1]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q )

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|byteenable [1]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[1]~2 .lut_mask = 16'hFCFC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_byteenable[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~22 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~22_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~22 .lut_mask = 16'h88F0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[23] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[23] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [23]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[23]~52 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[23]~52_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][73]~q  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [23] & 
// (\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][73]~q ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [23]),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q ),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[23]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[23]~52 .lut_mask = 16'h8000;
defparam \u0|cpu0|cpu|F_iw[23]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[23]~53 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[23]~53_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~46_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87 ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~46_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[23]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[23]~53 .lut_mask = 16'hCC80;
defparam \u0|cpu0|cpu|F_iw[23]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[23]~51 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[23]~51_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~39_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~39_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a87 ),
	.datad(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[23]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[23]~51 .lut_mask = 16'hEA00;
defparam \u0|cpu0|cpu|F_iw[23]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[23]~54 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[23]~54_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[23]~52_combout ) # ((\u0|cpu0|cpu|F_iw[23]~53_combout ) # (\u0|cpu0|cpu|F_iw[23]~51_combout ))))

	.dataa(\u0|cpu0|cpu|F_iw[23]~52_combout ),
	.datab(\u0|cpu0|cpu|F_iw[23]~53_combout ),
	.datac(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datad(\u0|cpu0|cpu|F_iw[23]~51_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[23]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[23]~54 .lut_mask = 16'hF0E0;
defparam \u0|cpu0|cpu|F_iw[23]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \u0|cpu0|cpu|D_iw[23] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[23]~54_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[9]~2 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[9]~2_combout  = (!\u0|cpu0|cpu|E_src2[5]~15_combout  & ((\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|D_iw [15]))) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))))

	.dataa(\u0|cpu0|cpu|E_src2[5]~15_combout ),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datac(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datad(\u0|cpu0|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[9]~2 .lut_mask = 16'h5404;
defparam \u0|cpu0|cpu|R_src2_lo[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \u0|cpu0|cpu|E_src2[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[9]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~2 (
// Equation(s):
// \u0|cpu0|cpu|Add1~2_combout  = \u0|cpu0|cpu|E_src2 [9] $ (\u0|cpu0|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [9]),
	.datad(\u0|cpu0|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~2 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[9]~13 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[9]~13_combout  = (\u0|cpu0|cpu|E_src2 [9] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src1 [9]))))) # (!\u0|cpu0|cpu|E_src2 [9] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src1 [9]))) 
// # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src1 [9]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [0]),
	.datab(\u0|cpu0|cpu|R_logic_op [1]),
	.datac(\u0|cpu0|cpu|E_src2 [9]),
	.datad(\u0|cpu0|cpu|E_src1 [9]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[9]~13 .lut_mask = 16'h6CC1;
defparam \u0|cpu0|cpu|E_logic_result[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[9]~6 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[9]~6_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[9]~13_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~32_combout ))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|Add1~32_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[9]~13_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[9]~6 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|W_alu_result[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \u0|cpu0|cpu|W_alu_result[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[9]~6_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[45] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [45] = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u0|cpu0|cpu|F_pc [7]) # ((\u0|cpu0|cpu|W_alu_result [9] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\u0|cpu0|cpu|W_alu_result [9] & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\u0|cpu0|cpu|W_alu_result [9]),
	.datac(\u0|cpu0|cpu|F_pc [7]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[45] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[7] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[33]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [33]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[33]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[33] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~12 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~11  $ (GND))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [8] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~11  & VCC))
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~13  = CARRY((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [8] & 
// !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.cout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .lut_mask = 16'hA50A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~6 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~6_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [32]))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo 
// [34] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [32]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~6 .lut_mask = 16'hEC4C;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[7]~14 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [9] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~13 )) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [9] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # (GND)))
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[7]~15  = CARRY((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [9]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.cout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .lut_mask = 16'h3C3F;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~7 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~7_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [33])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ))))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [33]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~7 .lut_mask = 16'hB8F0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[7]~7 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[7]~7_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [9]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [7]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [7]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [9]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 16'hFC30;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~28 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~28_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~28 .lut_mask = 16'hC0AA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[29] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[29] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [29]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[29]~67 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[29]~67_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~58_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [29])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [29])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [29]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~58_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[29]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[29]~67 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|F_iw[29]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[29]~66 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[29]~66_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~49_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~49_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a93 ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[29]~66 .lut_mask = 16'hC888;
defparam \u0|cpu0|cpu|F_iw[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[29]~68 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[29]~68_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[29]~67_combout ) # (\u0|cpu0|cpu|F_iw[29]~66_combout )))

	.dataa(\u0|cpu0|cpu|F_iw[29]~67_combout ),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(\u0|cpu0|cpu|F_iw[29]~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[29]~68 .lut_mask = 16'hC8C8;
defparam \u0|cpu0|cpu|F_iw[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \u0|cpu0|cpu|D_iw[29] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[29]~68_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \u0|cpu0|cpu|E_src1[8]~7 (
// Equation(s):
// \u0|cpu0|cpu|E_src1[8]~7_combout  = (\u0|cpu0|cpu|R_src1~36_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]))) # (!\u0|cpu0|cpu|R_src1~36_combout  & (\u0|cpu0|cpu|D_iw [12]))

	.dataa(\u0|cpu0|cpu|D_iw [12]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_src1~36_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src1[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[8]~7 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|E_src1[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \u0|cpu0|cpu|E_src1[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src1[8]~7_combout ),
	.asdata(\u0|cpu0|cpu|F_pc_plus_one[6]~12_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|R_src1~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[6]~16 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[6]~16_combout  = (\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu0|cpu|Add1~30_combout ))) # (!\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\u0|cpu0|cpu|F_pc_plus_one[6]~12_combout ))))

	.dataa(\u0|cpu0|cpu|F_pc_plus_one[6]~12_combout ),
	.datab(\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u0|cpu0|cpu|Add1~30_combout ),
	.datad(\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[6]~16 .lut_mask = 16'hC088;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \u0|cpu0|cpu|F_pc[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_pc_no_crst_nxt[6]~16_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[44] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [44] = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u0|cpu0|cpu|F_pc [6]) # ((\u0|cpu0|cpu|W_alu_result [8] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (((\u0|cpu0|cpu|W_alu_result [8] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\u0|cpu0|cpu|F_pc [6]),
	.datac(\u0|cpu0|cpu|W_alu_result [8]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[44] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[6]~6 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[6]~6_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [8]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [6]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [6]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [8]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 16'hF0CC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~27 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~27_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~27 .lut_mask = 16'hC0AA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N9
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[28] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[28] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [28]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[28]~64 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[28]~64_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~56_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [28])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [28])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [28]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~56_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[28]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[28]~64 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|F_iw[28]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[28]~65 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[28]~65_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[28]~64_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~48_combout ))))

	.dataa(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datac(\u0|cpu0|cpu|F_iw[28]~64_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~48_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[28]~65 .lut_mask = 16'hA8A0;
defparam \u0|cpu0|cpu|F_iw[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \u0|cpu0|cpu|D_iw[28] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[28]~65_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \u0|cpu0|cpu|E_src1[5]~10 (
// Equation(s):
// \u0|cpu0|cpu|E_src1[5]~10_combout  = (\u0|cpu0|cpu|R_src1~36_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5])) # (!\u0|cpu0|cpu|R_src1~36_combout  & ((\u0|cpu0|cpu|D_iw [9])))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datab(\u0|cpu0|cpu|D_iw [9]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_src1~36_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src1[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[5]~10 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|E_src1[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \u0|cpu0|cpu|E_src1[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src1[5]~10_combout ),
	.asdata(\u0|cpu0|cpu|F_pc_plus_one[3]~6_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|R_src1~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[5]~9 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[5]~9_combout  = (\u0|cpu0|cpu|E_src1 [5] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [5]))))) # (!\u0|cpu0|cpu|E_src1 [5] & ((\u0|cpu0|cpu|E_src2 [5] & ((\u0|cpu0|cpu|R_logic_op [1]))) 
// # (!\u0|cpu0|cpu|E_src2 [5] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|R_logic_op [1]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [0]),
	.datab(\u0|cpu0|cpu|E_src1 [5]),
	.datac(\u0|cpu0|cpu|E_src2 [5]),
	.datad(\u0|cpu0|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[5]~9 .lut_mask = 16'h7C81;
defparam \u0|cpu0|cpu|E_logic_result[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[5]~10 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[5]~10_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|E_logic_result[5]~9_combout )) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|Add1~24_combout )))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|E_logic_result[5]~9_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|Add1~24_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[5]~10 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|W_alu_result[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \u0|cpu0|cpu|W_alu_result[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[5]~10_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[41] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [41] = (\u0|cpu0|cpu|F_pc [3] & ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|W_alu_result [5])))) # (!\u0|cpu0|cpu|F_pc [3] & 
// (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & ((\u0|cpu0|cpu|W_alu_result [5]))))

	.dataa(\u0|cpu0|cpu|F_pc [3]),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(\u0|cpu0|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[41] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[22]~48 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[22]~48_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~38_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a86 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~38_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[22]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[22]~48 .lut_mask = 16'hCC80;
defparam \u0|cpu0|cpu|F_iw[22]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[22]~49 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[22]~49_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [22]) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~45_combout  & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~45_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~45_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[22]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[22]~49 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|F_iw[22]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[22]~50 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[22]~50_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[22]~48_combout ) # (\u0|cpu0|cpu|F_iw[22]~49_combout )))

	.dataa(\u0|cpu0|cpu|F_iw[22]~48_combout ),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|F_iw[22]~49_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[22]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[22]~50 .lut_mask = 16'hCC88;
defparam \u0|cpu0|cpu|F_iw[22]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \u0|cpu0|cpu|D_iw[22] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[22]~50_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[5]~6 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[5]~6_combout  = (!\u0|cpu0|cpu|E_src2[5]~15_combout  & ((\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [11])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])))))

	.dataa(\u0|cpu0|cpu|D_iw [11]),
	.datab(\u0|cpu0|cpu|E_src2[5]~15_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[5]~6 .lut_mask = 16'h2230;
defparam \u0|cpu0|cpu|R_src2_lo[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \u0|cpu0|cpu|E_src2[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~6 (
// Equation(s):
// \u0|cpu0|cpu|Add1~6_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [5])

	.dataa(\u0|cpu0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~6 .lut_mask = 16'h5A5A;
defparam \u0|cpu0|cpu|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[3]~13 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[3]~13_combout  = ((\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu0|cpu|Add1~24_combout ))) # (!\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu0|cpu|F_pc_plus_one[3]~6_combout ))) # 
// (!\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout )

	.dataa(\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|cpu0|cpu|F_pc_plus_one[3]~6_combout ),
	.datac(\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u0|cpu0|cpu|Add1~24_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[3]~13 .lut_mask = 16'hEF4F;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \u0|cpu0|cpu|F_pc[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_pc_no_crst_nxt[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[41] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [41] = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u0|cpu0|cpu|W_alu_result [5]) # ((\u0|cpu0|cpu|F_pc [3] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u0|cpu0|cpu|F_pc [3] & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1])))

	.dataa(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u0|cpu0|cpu|F_pc [3]),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\u0|cpu0|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[41] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[3]~3 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[3]~3_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [5]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [3]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [3]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [5]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 16'hFA50;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~26 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~26_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~26 .lut_mask = 16'hC0AA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[27] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[27] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [27]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[27]~62 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[27]~62_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [27] & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~54_combout  & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))) # (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [27] & 
// (((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~54_combout  & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [27]),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~54_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[27]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[27]~62 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|F_iw[27]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[27]~63 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[27]~63_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[27]~62_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~46_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(\u0|cpu0|cpu|F_iw[27]~62_combout ),
	.datac(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~46_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[27]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[27]~63 .lut_mask = 16'hE0C0;
defparam \u0|cpu0|cpu|F_iw[27]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \u0|cpu0|cpu|D_iw[27] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[27]~63_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \u0|cpu0|cpu|E_src1[6]~9 (
// Equation(s):
// \u0|cpu0|cpu|E_src1[6]~9_combout  = (\u0|cpu0|cpu|R_src1~36_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]))) # (!\u0|cpu0|cpu|R_src1~36_combout  & (\u0|cpu0|cpu|D_iw [10]))

	.dataa(\u0|cpu0|cpu|D_iw [10]),
	.datab(\u0|cpu0|cpu|R_src1~36_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src1[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[6]~9 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|E_src1[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_plus_one[4]~8 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_plus_one[4]~8_combout  = (\u0|cpu0|cpu|F_pc [4] & (\u0|cpu0|cpu|F_pc_plus_one[3]~7  $ (GND))) # (!\u0|cpu0|cpu|F_pc [4] & (!\u0|cpu0|cpu|F_pc_plus_one[3]~7  & VCC))
// \u0|cpu0|cpu|F_pc_plus_one[4]~9  = CARRY((\u0|cpu0|cpu|F_pc [4] & !\u0|cpu0|cpu|F_pc_plus_one[3]~7 ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|F_pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|F_pc_plus_one[3]~7 ),
	.combout(\u0|cpu0|cpu|F_pc_plus_one[4]~8_combout ),
	.cout(\u0|cpu0|cpu|F_pc_plus_one[4]~9 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_plus_one[4]~8 .lut_mask = 16'hC30C;
defparam \u0|cpu0|cpu|F_pc_plus_one[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \u0|cpu0|cpu|E_src1[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src1[6]~9_combout ),
	.asdata(\u0|cpu0|cpu|F_pc_plus_one[4]~8_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|R_src1~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[4]~14 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[4]~14_combout  = (\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu0|cpu|Add1~26_combout )) # (!\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu0|cpu|F_pc_plus_one[4]~8_combout 
// )))))

	.dataa(\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|cpu0|cpu|Add1~26_combout ),
	.datac(\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u0|cpu0|cpu|F_pc_plus_one[4]~8_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[4]~14 .lut_mask = 16'hD080;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \u0|cpu0|cpu|F_pc[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_pc_no_crst_nxt[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[5]~15 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[5]~15_combout  = (\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu0|cpu|Add1~28_combout ))) # (!\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\u0|cpu0|cpu|F_pc_plus_one[5]~10_combout ))))

	.dataa(\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u0|cpu0|cpu|F_pc_plus_one[5]~10_combout ),
	.datac(\u0|cpu0|cpu|Add1~28_combout ),
	.datad(\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[5]~15 .lut_mask = 16'hA088;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \u0|cpu0|cpu|F_pc[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_pc_no_crst_nxt[5]~15_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[43] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [43] = (\u0|cpu0|cpu|F_pc [5] & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u0|cpu0|cpu|W_alu_result [7] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # (!\u0|cpu0|cpu|F_pc [5] & 
// (\u0|cpu0|cpu|W_alu_result [7] & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]))))

	.dataa(\u0|cpu0|cpu|F_pc [5]),
	.datab(\u0|cpu0|cpu|W_alu_result [7]),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[43] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~0_combout  = (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [5] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [7] & !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [6])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [5]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [7]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [6]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~0 .lut_mask = 16'h0004;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~0_combout  & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [0]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0 .lut_mask = 16'hC000;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|hbreak_enabled~q )

	.dataa(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~0 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|debugaccess (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|debugaccess~q ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 16'hC000;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[31] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[31] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~13 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~13_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~13 .lut_mask = 16'hD580;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[10]~30 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[10]~30_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [10] & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~29_combout  & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))) # (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [10] & 
// (((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~29_combout  & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [10]),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~29_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[10]~30 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|F_iw[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[10]~31 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[10]~31_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[10]~30_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~25_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(\u0|cpu0|cpu|F_iw[10]~30_combout ),
	.datac(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~25_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[10]~31 .lut_mask = 16'hE0C0;
defparam \u0|cpu0|cpu|F_iw[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \u0|cpu0|cpu|D_iw[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[10]~31_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N28
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[4]~9 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[4]~9_combout  = (\u0|cpu0|cpu|R_src2_lo[4]~7_combout  & ((\u0|cpu0|cpu|R_src2_lo~8_combout  & (\u0|cpu0|cpu|D_iw [10])) # (!\u0|cpu0|cpu|R_src2_lo~8_combout  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])))))

	.dataa(\u0|cpu0|cpu|D_iw [10]),
	.datab(\u0|cpu0|cpu|R_src2_lo[4]~7_combout ),
	.datac(\u0|cpu0|cpu|R_src2_lo~8_combout ),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[4]~9 .lut_mask = 16'h8C80;
defparam \u0|cpu0|cpu|R_src2_lo[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N29
dffeas \u0|cpu0|cpu|E_src2[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[4]~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[4]~8 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[4]~8_combout  = (\u0|cpu0|cpu|E_src2 [4] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src1 [4]))))) # (!\u0|cpu0|cpu|E_src2 [4] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src1 [4]))) 
// # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src1 [4]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [1]),
	.datab(\u0|cpu0|cpu|E_src2 [4]),
	.datac(\u0|cpu0|cpu|R_logic_op [0]),
	.datad(\u0|cpu0|cpu|E_src1 [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[4]~8 .lut_mask = 16'h6A89;
defparam \u0|cpu0|cpu|E_logic_result[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[4]~11 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[4]~11_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[4]~8_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~22_combout ))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|Add1~22_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[4]~8_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[4]~11 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|W_alu_result[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \u0|cpu0|cpu|W_alu_result[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[4]~11_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[40] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [40] = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1] & ((\u0|cpu0|cpu|F_pc [2]) # ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & \u0|cpu0|cpu|W_alu_result [4])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1] & (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & (\u0|cpu0|cpu|W_alu_result [4])))

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(\u0|cpu0|cpu|W_alu_result [4]),
	.datad(\u0|cpu0|cpu|F_pc [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[40] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~44 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~44_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a58 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a26 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~44 .lut_mask = 16'h2230;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[26]~59 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[26]~59_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~44_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90 ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~44_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a90 ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[26]~59 .lut_mask = 16'hA888;
defparam \u0|cpu0|cpu|F_iw[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[26]~60 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[26]~60_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [26] & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~52_combout )))) # (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [26] & (((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~52_combout ))))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [26]),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~52_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[26]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[26]~60 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|F_iw[26]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[26]~61 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[26]~61_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[26]~59_combout ) # (\u0|cpu0|cpu|F_iw[26]~60_combout )))

	.dataa(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datab(\u0|cpu0|cpu|F_iw[26]~59_combout ),
	.datac(\u0|cpu0|cpu|F_iw[26]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[26]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[26]~61 .lut_mask = 16'hA8A8;
defparam \u0|cpu0|cpu|F_iw[26]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \u0|cpu0|cpu|D_iw[26] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[26]~61_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \u0|cpu0|cpu|D_dst_regnum[4]~6 (
// Equation(s):
// \u0|cpu0|cpu|D_dst_regnum[4]~6_combout  = ((\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout  & (\u0|cpu0|cpu|D_iw [26])) # (!\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout  & ((\u0|cpu0|cpu|D_iw [21])))) # (!\u0|cpu0|cpu|D_dst_regnum[4]~3_combout )

	.dataa(\u0|cpu0|cpu|D_iw [26]),
	.datab(\u0|cpu0|cpu|D_iw [21]),
	.datac(\u0|cpu0|cpu|D_dst_regnum[4]~3_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_dst_regnum[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_dst_regnum[4]~6 .lut_mask = 16'hAFCF;
defparam \u0|cpu0|cpu|D_dst_regnum[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N9
dffeas \u0|cpu0|cpu|R_dst_regnum[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_dst_regnum[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \u0|cpu0|cpu|E_src1[4]~11 (
// Equation(s):
// \u0|cpu0|cpu|E_src1[4]~11_combout  = (\u0|cpu0|cpu|R_src1~36_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4])) # (!\u0|cpu0|cpu|R_src1~36_combout  & ((\u0|cpu0|cpu|D_iw [8])))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datab(\u0|cpu0|cpu|D_iw [8]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_src1~36_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src1[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[4]~11 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|E_src1[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \u0|cpu0|cpu|E_src1[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src1[4]~11_combout ),
	.asdata(\u0|cpu0|cpu|F_pc_plus_one[2]~4_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|R_src1~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[2]~12 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[2]~12_combout  = (\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu0|cpu|Add1~22_combout )) # (!\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu0|cpu|F_pc_plus_one[2]~4_combout 
// )))))

	.dataa(\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u0|cpu0|cpu|Add1~22_combout ),
	.datac(\u0|cpu0|cpu|F_pc_plus_one[2]~4_combout ),
	.datad(\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[2]~12 .lut_mask = 16'h88A0;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \u0|cpu0|cpu|F_pc[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_pc_no_crst_nxt[2]~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[40] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [40] = (\u0|cpu0|cpu|F_pc [2] & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u0|cpu0|cpu|W_alu_result [4] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # (!\u0|cpu0|cpu|F_pc [2] & 
// (\u0|cpu0|cpu|W_alu_result [4] & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]))))

	.dataa(\u0|cpu0|cpu|F_pc [2]),
	.datab(\u0|cpu0|cpu|W_alu_result [4]),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[40] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[2]~2 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[2]~2_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [2]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [2]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~14 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~14_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~14 .lut_mask = 16'hCA0A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[9]~32 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[9]~32_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~31_combout ) # 
// ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [9] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [9] & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [9]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~31_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[9]~32 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|F_iw[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[9]~33 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[9]~33_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[9]~32_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~27_combout ))))

	.dataa(\u0|cpu0|cpu|F_iw[9]~32_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datac(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~27_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[9]~33 .lut_mask = 16'hE0A0;
defparam \u0|cpu0|cpu|F_iw[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \u0|cpu0|cpu|D_iw[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[9]~33_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N26
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[3]~10 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[3]~10_combout  = (\u0|cpu0|cpu|R_src2_lo[4]~7_combout  & ((\u0|cpu0|cpu|R_src2_lo~8_combout  & (\u0|cpu0|cpu|D_iw [9])) # (!\u0|cpu0|cpu|R_src2_lo~8_combout  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))))

	.dataa(\u0|cpu0|cpu|D_iw [9]),
	.datab(\u0|cpu0|cpu|R_src2_lo[4]~7_combout ),
	.datac(\u0|cpu0|cpu|R_src2_lo~8_combout ),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[3]~10 .lut_mask = 16'h8C80;
defparam \u0|cpu0|cpu|R_src2_lo[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N27
dffeas \u0|cpu0|cpu|E_src2[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[3]~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N24
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~8 (
// Equation(s):
// \u0|cpu0|cpu|Add1~8_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [3])

	.dataa(\u0|cpu0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~8 .lut_mask = 16'h5A5A;
defparam \u0|cpu0|cpu|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[1]~11 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[1]~11_combout  = (\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu0|cpu|Add1~20_combout )) # (!\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu0|cpu|F_pc_plus_one[1]~2_combout 
// )))))

	.dataa(\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|cpu0|cpu|Add1~20_combout ),
	.datac(\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u0|cpu0|cpu|F_pc_plus_one[1]~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[1]~11 .lut_mask = 16'hD080;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \u0|cpu0|cpu|F_pc[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_pc_no_crst_nxt[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[39] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [39] = (\u0|cpu0|cpu|W_alu_result [3] & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u0|cpu0|cpu|F_pc [1] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u0|cpu0|cpu|W_alu_result [3] & 
// (\u0|cpu0|cpu|F_pc [1] & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\u0|cpu0|cpu|W_alu_result [3]),
	.datab(\u0|cpu0|cpu|F_pc [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[39] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~40 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~40_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52 ))) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20 ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a20 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a52 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~40 .lut_mask = 16'h5410;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~41 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~41_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~40_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84  & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a84 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~40_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~41 .lut_mask = 16'hFFC0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[20]~43 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[20]~43_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~41_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [20])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [20]))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~41_combout ),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [20]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[20]~43 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|F_iw[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[20]~44 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[20]~44_combout  = ((\u0|cpu0|cpu|F_iw[20]~43_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~36_combout ))) # 
// (!\u0|cpu0|cpu|D_iw[13]~0_combout )

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(\u0|cpu0|cpu|F_iw[20]~43_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~36_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[20]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[20]~44 .lut_mask = 16'hFBF3;
defparam \u0|cpu0|cpu|F_iw[20]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \u0|cpu0|cpu|D_iw[20] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[20]~44_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \u0|cpu0|cpu|D_dst_regnum[3]~4 (
// Equation(s):
// \u0|cpu0|cpu|D_dst_regnum[3]~4_combout  = ((\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout  & ((\u0|cpu0|cpu|D_iw [25]))) # (!\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout  & (\u0|cpu0|cpu|D_iw [20]))) # (!\u0|cpu0|cpu|D_dst_regnum[4]~3_combout )

	.dataa(\u0|cpu0|cpu|D_dst_regnum[4]~3_combout ),
	.datab(\u0|cpu0|cpu|D_iw [20]),
	.datac(\u0|cpu0|cpu|D_iw [25]),
	.datad(\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_dst_regnum[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_dst_regnum[3]~4 .lut_mask = 16'hF5DD;
defparam \u0|cpu0|cpu|D_dst_regnum[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N23
dffeas \u0|cpu0|cpu|R_dst_regnum[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_dst_regnum[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \u0|cpu0|cpu|d_writedata[24]~0 (
// Equation(s):
// \u0|cpu0|cpu|d_writedata[24]~0_combout  = (\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])) # (!\u0|cpu0|cpu|D_ctrl_mem16~1_combout  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))

	.dataa(\u0|cpu0|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|d_writedata[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[24]~0 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|d_writedata[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \u0|cpu0|cpu|d_writedata[24] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|d_writedata[24]~0_combout ),
	.asdata(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_payload~24 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_payload~24_combout  = (\u0|cpu0|cpu|d_writedata [24] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [24]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~24 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~40 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~40_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56~portadataout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24~portadataout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~40 .lut_mask = 16'h00D8;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~41 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~41_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~40_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88 ))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~40_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a88 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~41 .lut_mask = 16'hFAF0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[24]~55 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[24]~55_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [24]) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~48_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~48_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [24]),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~48_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[24]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[24]~55 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|F_iw[24]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[24]~56 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[24]~56_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[24]~55_combout ) # ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~41_combout  & 
// \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~41_combout ),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(\u0|cpu0|cpu|F_iw[24]~55_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[24]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[24]~56 .lut_mask = 16'hCC80;
defparam \u0|cpu0|cpu|F_iw[24]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \u0|cpu0|cpu|D_iw[24] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[24]~56_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \u0|cpu0|cpu|D_dst_regnum[2]~7 (
// Equation(s):
// \u0|cpu0|cpu|D_dst_regnum[2]~7_combout  = ((\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout  & (\u0|cpu0|cpu|D_iw [24])) # (!\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout  & ((\u0|cpu0|cpu|D_iw [19])))) # (!\u0|cpu0|cpu|D_dst_regnum[4]~3_combout )

	.dataa(\u0|cpu0|cpu|D_dst_regnum[4]~3_combout ),
	.datab(\u0|cpu0|cpu|D_iw [24]),
	.datac(\u0|cpu0|cpu|D_iw [19]),
	.datad(\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_dst_regnum[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_dst_regnum[2]~7 .lut_mask = 16'hDDF5;
defparam \u0|cpu0|cpu|D_dst_regnum[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N5
dffeas \u0|cpu0|cpu|R_dst_regnum[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_dst_regnum[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \u0|cpu0|cpu|E_src1[3]~12 (
// Equation(s):
// \u0|cpu0|cpu|E_src1[3]~12_combout  = (\u0|cpu0|cpu|R_src1~36_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3])) # (!\u0|cpu0|cpu|R_src1~36_combout  & ((\u0|cpu0|cpu|D_iw [7])))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datab(\u0|cpu0|cpu|D_iw [7]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_src1~36_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src1[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[3]~12 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|E_src1[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \u0|cpu0|cpu|E_src1[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src1[3]~12_combout ),
	.asdata(\u0|cpu0|cpu|F_pc_plus_one[1]~2_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|R_src1~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N4
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[3]~7 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[3]~7_combout  = (\u0|cpu0|cpu|E_src1 [3] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [3]))))) # (!\u0|cpu0|cpu|E_src1 [3] & ((\u0|cpu0|cpu|E_src2 [3] & ((\u0|cpu0|cpu|R_logic_op [1]))) 
// # (!\u0|cpu0|cpu|E_src2 [3] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|R_logic_op [1]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [0]),
	.datab(\u0|cpu0|cpu|E_src1 [3]),
	.datac(\u0|cpu0|cpu|E_src2 [3]),
	.datad(\u0|cpu0|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[3]~7 .lut_mask = 16'h7C81;
defparam \u0|cpu0|cpu|E_logic_result[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[3]~12 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[3]~12_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|E_logic_result[3]~7_combout )) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|Add1~20_combout )))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|E_logic_result[3]~7_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|Add1~20_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[3]~12 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|W_alu_result[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N21
dffeas \u0|cpu0|cpu|W_alu_result[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[3]~12_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[39] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [39] = (\u0|cpu0|cpu|W_alu_result [3] & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # ((\u0|cpu0|cpu|F_pc [1] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # (!\u0|cpu0|cpu|W_alu_result [3] & 
// (\u0|cpu0|cpu|F_pc [1] & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]))))

	.dataa(\u0|cpu0|cpu|W_alu_result [3]),
	.datab(\u0|cpu0|cpu|F_pc [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[39] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[1]~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[1]~1_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [1])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 16'hF5A0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~21 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~21_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [20])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [20]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~21 .lut_mask = 16'hD888;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[17] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~51 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~51_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [17])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [17])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [17]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [17]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~51 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~52 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~52_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [19]))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~51_combout ) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [19]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [19]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~51_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~52 .lut_mask = 16'hD5C0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[18] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[18]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [18]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[18]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[18] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [19]) 
// # ((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [18] & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset~q ))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [18]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [19]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset~0 .lut_mask = 16'hFF50;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset~q ))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~q ))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|break_on_reset~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~0 .lut_mask = 16'hFA50;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~1_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [21]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~q  & !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [20]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [20]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [21]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~1 .lut_mask = 16'hFF0A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \u0|cpu0|cpu|hbreak_pending_nxt~0 (
// Equation(s):
// \u0|cpu0|cpu|hbreak_pending_nxt~0_combout  = (!\u0|cpu0|cpu|hbreak_enabled~q  & ((\u0|cpu0|cpu|hbreak_req~0_combout ) # (\u0|cpu0|cpu|hbreak_pending~q )))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|hbreak_req~0_combout ),
	.datac(\u0|cpu0|cpu|hbreak_pending~q ),
	.datad(\u0|cpu0|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|hbreak_pending_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|hbreak_pending_nxt~0 .lut_mask = 16'h00FC;
defparam \u0|cpu0|cpu|hbreak_pending_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \u0|cpu0|cpu|hbreak_pending (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|hbreak_pending_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|hbreak_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|hbreak_pending .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|hbreak_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \u0|cpu0|cpu|hbreak_req~0 (
// Equation(s):
// \u0|cpu0|cpu|hbreak_req~0_combout  = (\u0|cpu0|cpu|W_valid~q  & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~q ) # (\u0|cpu0|cpu|hbreak_pending~q )))) # (!\u0|cpu0|cpu|W_valid~q  & 
// (!\u0|cpu0|cpu|wait_for_one_post_bret_inst~q  & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~q ) # (\u0|cpu0|cpu|hbreak_pending~q ))))

	.dataa(\u0|cpu0|cpu|W_valid~q ),
	.datab(\u0|cpu0|cpu|wait_for_one_post_bret_inst~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|jtag_break~q ),
	.datad(\u0|cpu0|cpu|hbreak_pending~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|hbreak_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|hbreak_req~0 .lut_mask = 16'hBBB0;
defparam \u0|cpu0|cpu|hbreak_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \u0|cpu0|cpu|hbreak_req~1 (
// Equation(s):
// \u0|cpu0|cpu|hbreak_req~1_combout  = (\u0|cpu0|cpu|hbreak_req~0_combout  & !\u0|cpu0|cpu|hbreak_enabled~q )

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|hbreak_req~0_combout ),
	.datac(\u0|cpu0|cpu|hbreak_enabled~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|hbreak_req~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|hbreak_req~1 .lut_mask = 16'h0C0C;
defparam \u0|cpu0|cpu|hbreak_req~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[18]~46 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[18]~46_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [18]) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~43_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~43_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~43_combout ),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [18]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[18]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[18]~46 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|F_iw[18]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[18]~45 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[18]~45_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~37_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82 ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~37_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a82 ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[18]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[18]~45 .lut_mask = 16'hA888;
defparam \u0|cpu0|cpu|F_iw[18]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[18]~47 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[18]~47_combout  = (\u0|cpu0|cpu|hbreak_req~1_combout ) # ((\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[18]~46_combout ) # (\u0|cpu0|cpu|F_iw[18]~45_combout ))))

	.dataa(\u0|cpu0|cpu|hbreak_req~1_combout ),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(\u0|cpu0|cpu|F_iw[18]~46_combout ),
	.datad(\u0|cpu0|cpu|F_iw[18]~45_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[18]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[18]~47 .lut_mask = 16'hEEEA;
defparam \u0|cpu0|cpu|F_iw[18]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N3
dffeas \u0|cpu0|cpu|D_iw[18] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[18]~47_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \u0|cpu0|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \u0|cpu0|cpu|D_dst_regnum[1]~0_combout  = (\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout  & ((\u0|cpu0|cpu|D_iw [23]))) # (!\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout  & (\u0|cpu0|cpu|D_iw [18]))

	.dataa(\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout ),
	.datab(\u0|cpu0|cpu|D_iw [18]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|D_iw [23]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_dst_regnum[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_dst_regnum[1]~0 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|D_dst_regnum[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = (\u0|cpu0|cpu|D_iw [15] & (((\u0|cpu0|cpu|Equal62~9_combout )))) # (!\u0|cpu0|cpu|D_iw [15] & ((\u0|cpu0|cpu|D_iw [14] & ((\u0|cpu0|cpu|Equal62~13_combout ))) # (!\u0|cpu0|cpu|D_iw [14] & 
// (\u0|cpu0|cpu|Equal62~9_combout ))))

	.dataa(\u0|cpu0|cpu|D_iw [15]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|Equal62~9_combout ),
	.datad(\u0|cpu0|cpu|Equal62~13_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 16'hF4B0;
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N24
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = (!\u0|cpu0|cpu|D_iw [14] & (\u0|cpu0|cpu|D_iw [13] & ((\u0|cpu0|cpu|D_iw [11]) # (!\u0|cpu0|cpu|D_iw [12]))))

	.dataa(\u0|cpu0|cpu|D_iw [11]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|D_iw [13]),
	.datad(\u0|cpu0|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 16'h2030;
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N26
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = (\u0|cpu0|cpu|Equal0~4_combout  & ((\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ) # ((\u0|cpu0|cpu|D_ctrl_exception~11_combout  & \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ))))

	.dataa(\u0|cpu0|cpu|D_ctrl_exception~11_combout ),
	.datab(\u0|cpu0|cpu|Equal0~4_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 16'hC8C0;
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = (\u0|cpu0|cpu|D_iw [4] & (((!\u0|cpu0|cpu|Equal0~9_combout )))) # (!\u0|cpu0|cpu|D_iw [4] & (((!\u0|cpu0|cpu|Equal0~10_combout  & !\u0|cpu0|cpu|Equal0~9_combout )) # (!\u0|cpu0|cpu|D_iw [5])))

	.dataa(\u0|cpu0|cpu|D_iw [5]),
	.datab(\u0|cpu0|cpu|Equal0~10_combout ),
	.datac(\u0|cpu0|cpu|Equal0~9_combout ),
	.datad(\u0|cpu0|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 16'h0F57;
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~8 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  = (\u0|cpu0|cpu|D_iw [4] & ((\u0|cpu0|cpu|D_iw [5]) # ((!\u0|cpu0|cpu|Equal0~11_combout  & !\u0|cpu0|cpu|Equal0~2_combout )))) # (!\u0|cpu0|cpu|D_iw [4] & (!\u0|cpu0|cpu|Equal0~11_combout  & 
// ((!\u0|cpu0|cpu|Equal0~2_combout ))))

	.dataa(\u0|cpu0|cpu|D_iw [4]),
	.datab(\u0|cpu0|cpu|Equal0~11_combout ),
	.datac(\u0|cpu0|cpu|D_iw [5]),
	.datad(\u0|cpu0|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~8 .lut_mask = 16'hA0B3;
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = (\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & (\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  & ((\u0|cpu0|cpu|D_ctrl_force_src2_zero~7_combout ) # (!\u0|cpu0|cpu|D_iw [4]))))

	.dataa(\u0|cpu0|cpu|D_iw [4]),
	.datab(\u0|cpu0|cpu|D_ctrl_force_src2_zero~7_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 16'hD000;
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~7 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  = ((\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ) # ((!\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ) # (!\u0|cpu0|cpu|D_ctrl_exception~21_combout ))) # 
// (!\u0|cpu0|cpu|D_ctrl_exception~17_combout )

	.dataa(\u0|cpu0|cpu|D_ctrl_exception~17_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_exception~21_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~7 .lut_mask = 16'hDFFF;
defparam \u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \u0|cpu0|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \u0|cpu0|cpu|D_dst_regnum[1]~1_combout  = (\u0|cpu0|cpu|D_dst_regnum[1]~0_combout  & (((\u0|cpu0|cpu|Equal0~5_combout  & \u0|cpu0|cpu|D_ctrl_jmp_direct~0_combout )) # (!\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ))) # 
// (!\u0|cpu0|cpu|D_dst_regnum[1]~0_combout  & (((\u0|cpu0|cpu|Equal0~5_combout  & \u0|cpu0|cpu|D_ctrl_jmp_direct~0_combout ))))

	.dataa(\u0|cpu0|cpu|D_dst_regnum[1]~0_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.datac(\u0|cpu0|cpu|Equal0~5_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_jmp_direct~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_dst_regnum[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_dst_regnum[1]~1 .lut_mask = 16'hF222;
defparam \u0|cpu0|cpu|D_dst_regnum[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \u0|cpu0|cpu|R_dst_regnum[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \u0|cpu0|cpu|E_src1[2]~13 (
// Equation(s):
// \u0|cpu0|cpu|E_src1[2]~13_combout  = (\u0|cpu0|cpu|R_src1~36_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2])) # (!\u0|cpu0|cpu|R_src1~36_combout  & ((\u0|cpu0|cpu|D_iw [6])))

	.dataa(\u0|cpu0|cpu|R_src1~36_combout ),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src1[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[2]~13 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|E_src1[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \u0|cpu0|cpu|E_src1[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src1[2]~13_combout ),
	.asdata(\u0|cpu0|cpu|F_pc_plus_one[0]~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|R_src1~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N6
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[2]~6 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[2]~6_combout  = (\u0|cpu0|cpu|E_src1 [2] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [2]))))) # (!\u0|cpu0|cpu|E_src1 [2] & ((\u0|cpu0|cpu|E_src2 [2] & ((\u0|cpu0|cpu|R_logic_op [1]))) 
// # (!\u0|cpu0|cpu|E_src2 [2] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|R_logic_op [1]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [0]),
	.datab(\u0|cpu0|cpu|E_src1 [2]),
	.datac(\u0|cpu0|cpu|E_src2 [2]),
	.datad(\u0|cpu0|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[2]~6 .lut_mask = 16'h7C81;
defparam \u0|cpu0|cpu|E_logic_result[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[2]~13 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[2]~13_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|E_logic_result[2]~6_combout )) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|Add1~18_combout )))

	.dataa(\u0|cpu0|cpu|E_logic_result[2]~6_combout ),
	.datab(\u0|cpu0|cpu|Add1~18_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[2]~13 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|W_alu_result[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N27
dffeas \u0|cpu0|cpu|W_alu_result[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[2]~13_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[38] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [38] = (\u0|cpu0|cpu|W_alu_result [2] & ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]) # ((\u0|cpu0|cpu|F_pc [0] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [1])))) # (!\u0|cpu0|cpu|W_alu_result [2] & 
// (((\u0|cpu0|cpu|F_pc [0] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]))))

	.dataa(\u0|cpu0|cpu|W_alu_result [2]),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(\u0|cpu0|cpu|F_pc [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[38] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~10 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~10_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout ))) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~10 .lut_mask = 16'h3210;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~11 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~11_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~10_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~10_combout ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~11 .lut_mask = 16'hFF88;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout  = !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[0]~0 .lut_mask = 16'h00FF;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~q )) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [0]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 .lut_mask = 16'hA0AC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[0]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[0]~feeder_combout  = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~12 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~12_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32~portadataout ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~12 .lut_mask = 16'h0D08;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~13 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~13_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~12_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout  & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~12_combout ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64~portadataout ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~13 .lut_mask = 16'hEAEA;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[0]~14 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[0]~14_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [0] & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~13_combout )))) # (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [0] & (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~13_combout )))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [0]),
	.datab(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~13_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[0]~14 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|F_iw[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[0]~15 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[0]~15_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[0]~14_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~11_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~11_combout ),
	.datad(\u0|cpu0|cpu|F_iw[0]~14_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[0]~15 .lut_mask = 16'hCC80;
defparam \u0|cpu0|cpu|F_iw[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \u0|cpu0|cpu|D_iw[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[0]~15_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_ld~2 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_ld~2_combout  = (\u0|cpu0|cpu|D_iw [1] & (!\u0|cpu0|cpu|D_iw [4] & !\u0|cpu0|cpu|D_iw [2]))

	.dataa(\u0|cpu0|cpu|D_iw [1]),
	.datab(\u0|cpu0|cpu|D_iw [4]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_ld~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_ld~2 .lut_mask = 16'h0022;
defparam \u0|cpu0|cpu|D_ctrl_ld~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_ld~3 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_ld~3_combout  = (\u0|cpu0|cpu|D_iw [0] & ((\u0|cpu0|cpu|D_ctrl_ld~2_combout ) # ((\u0|cpu0|cpu|D_ctrl_ld_signed~0_combout  & \u0|cpu0|cpu|D_iw [2])))) # (!\u0|cpu0|cpu|D_iw [0] & (\u0|cpu0|cpu|D_ctrl_ld_signed~0_combout  & 
// ((\u0|cpu0|cpu|D_iw [2]))))

	.dataa(\u0|cpu0|cpu|D_iw [0]),
	.datab(\u0|cpu0|cpu|D_ctrl_ld_signed~0_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_ld~2_combout ),
	.datad(\u0|cpu0|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_ld~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_ld~3 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|D_ctrl_ld~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \u0|cpu0|cpu|R_ctrl_ld (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_ld~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \u0|cpu0|cpu|d_read_nxt (
// Equation(s):
// \u0|cpu0|cpu|d_read_nxt~combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & ((\u0|cpu0|cpu|E_new_inst~q ) # ((\u0|cpu0|cpu|d_read~q  & \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout )))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|d_read~q  & 
// \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu0|cpu|E_new_inst~q ),
	.datac(\u0|cpu0|cpu|d_read~q ),
	.datad(\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|d_read_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|d_read_nxt .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|d_read_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \u0|cpu0|cpu|d_read (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_read .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \u0|jtag_uart|av_waitrequest~0 (
// Equation(s):
// \u0|jtag_uart|av_waitrequest~0_combout  = (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & ((\u0|onchip_rom|wren~0_combout ) # ((!\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q  & \u0|cpu0|cpu|d_read~q ))))

	.dataa(\u0|onchip_rom|wren~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q ),
	.datad(\u0|cpu0|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u0|jtag_uart|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|av_waitrequest~0 .lut_mask = 16'h8C88;
defparam \u0|jtag_uart|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|router_001|Equal2~0 (
// Equation(s):
// \u0|mm_interconnect_0|router_001|Equal2~0_combout  = (\u0|cpu0|cpu|F_pc [13] & (\u0|cpu0|cpu|F_pc [12] & (!\u0|cpu0|cpu|F_pc [11] & !\u0|cpu0|cpu|F_pc [10])))

	.dataa(\u0|cpu0|cpu|F_pc [13]),
	.datab(\u0|cpu0|cpu|F_pc [12]),
	.datac(\u0|cpu0|cpu|F_pc [11]),
	.datad(\u0|cpu0|cpu|F_pc [10]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router_001|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router_001|Equal2~0 .lut_mask = 16'h0008;
defparam \u0|mm_interconnect_0|router_001|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~3 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~3_combout  = (\u0|cpu0|cpu|F_pc [9] & (!\u0|mm_interconnect_0|router_001|Equal2~0_combout  & ((\u0|cpu0|cpu|F_pc [12]) # (!\u0|cpu0|cpu|F_pc [13])))) # (!\u0|cpu0|cpu|F_pc [9] & 
// ((\u0|cpu0|cpu|F_pc [12]) # ((!\u0|cpu0|cpu|F_pc [13]))))

	.dataa(\u0|cpu0|cpu|F_pc [9]),
	.datab(\u0|cpu0|cpu|F_pc [12]),
	.datac(\u0|mm_interconnect_0|router_001|Equal2~0_combout ),
	.datad(\u0|cpu0|cpu|F_pc [13]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~3 .lut_mask = 16'h4C5F;
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_valid~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_valid~1_combout  = (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & (\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~3_combout  & 
// (\u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~3_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_valid~1 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout  = (\u0|mm_interconnect_0|cmd_mux_003|src_valid~1_combout ) # ((\u0|mm_interconnect_0|router|src_channel[3]~0_combout  & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & 
// \u0|jtag_uart|av_waitrequest~0_combout )))

	.dataa(\u0|mm_interconnect_0|router|src_channel[3]~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u0|jtag_uart|av_waitrequest~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|src_valid~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|WideOr1 .lut_mask = 16'hFF80;
defparam \u0|mm_interconnect_0|cmd_mux_003|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout  = !\u0|mm_interconnect_0|cmd_mux_003|update_grant~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|update_grant~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .lut_mask = 16'h0F0F;
defparam \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|update_grant~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|update_grant~1_combout  = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|update_grant~1 .lut_mask = 16'hFFCC;
defparam \u0|mm_interconnect_0|cmd_mux_003|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|update_grant~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|update_grant~2_combout  = (\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & (\u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout  & ((\u0|mm_interconnect_0|cmd_mux_003|update_grant~1_combout )))) # 
// (!\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & (((!\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|update_grant~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|update_grant~2 .lut_mask = 16'h8B03;
defparam \u0|mm_interconnect_0|cmd_mux_003|update_grant~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux|src3_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout  = (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & (\u0|mm_interconnect_0|cpu0_data_master_agent|always2~0_combout  & \u0|mm_interconnect_0|router|src_channel[3]~0_combout ))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cpu0_data_master_agent|always2~0_combout ),
	.datad(\u0|mm_interconnect_0|router|src_channel[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|src3_valid~0 .lut_mask = 16'hA000;
defparam \u0|mm_interconnect_0|cmd_demux|src3_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout  = (\u0|mm_interconnect_0|cmd_mux_003|update_grant~2_combout  & ((\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ) # (\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout )))

	.dataa(\u0|mm_interconnect_0|cmd_mux_003|update_grant~2_combout ),
	.datab(\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .lut_mask = 16'hAA88;
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N21
dffeas \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N27
dffeas \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout  = (\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout  & (((!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout  & \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1])) # 
// (!\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0])))

	.dataa(\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datad(\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .lut_mask = 16'h7300;
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N19
dffeas \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cmd_mux_003|update_grant~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout  = (\u0|cpu0|cpu|d_writedata [0] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|d_writedata [0]),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~10 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~10_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33 )) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1 )))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a33 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~10 .lut_mask = 16'h0D08;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~11 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~11_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~10_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65  & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a65 ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~10_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~11 .lut_mask = 16'hFFC0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[1]~12 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[1]~12_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~11_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # 
// ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [1] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~11_combout  & 
// (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [1] & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~11_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [1]),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[1]~12 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|F_iw[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[1]~13 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[1]~13_combout  = (\u0|cpu0|cpu|F_iw[1]~12_combout ) # (((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~9_combout  & \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # 
// (!\u0|cpu0|cpu|D_iw[13]~0_combout ))

	.dataa(\u0|cpu0|cpu|F_iw[1]~12_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~9_combout ),
	.datac(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[1]~13 .lut_mask = 16'hEFAF;
defparam \u0|cpu0|cpu|F_iw[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \u0|cpu0|cpu|D_iw[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N10
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~2 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~2_combout  = (\u0|cpu0|cpu|D_iw [3] & (\u0|cpu0|cpu|D_iw [1] & (!\u0|cpu0|cpu|D_iw [2] & !\u0|cpu0|cpu|D_iw [0])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~2 .lut_mask = 16'h0008;
defparam \u0|cpu0|cpu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \u0|cpu0|cpu|D_op_eret~0 (
// Equation(s):
// \u0|cpu0|cpu|D_op_eret~0_combout  = (!\u0|cpu0|cpu|D_iw [14] & (!\u0|cpu0|cpu|D_iw [15] & (\u0|cpu0|cpu|Equal0~2_combout  & \u0|cpu0|cpu|Equal0~3_combout )))

	.dataa(\u0|cpu0|cpu|D_iw [14]),
	.datab(\u0|cpu0|cpu|D_iw [15]),
	.datac(\u0|cpu0|cpu|Equal0~2_combout ),
	.datad(\u0|cpu0|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_op_eret~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_op_eret~0 .lut_mask = 16'h1000;
defparam \u0|cpu0|cpu|D_op_eret~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~16 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~16_combout  = ((!\u0|cpu0|cpu|Equal62~2_combout  & !\u0|cpu0|cpu|Equal62~3_combout )) # (!\u0|cpu0|cpu|D_op_eret~0_combout )

	.dataa(\u0|cpu0|cpu|D_op_eret~0_combout ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|Equal62~2_combout ),
	.datad(\u0|cpu0|cpu|Equal62~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~16 .lut_mask = 16'h555F;
defparam \u0|cpu0|cpu|D_ctrl_exception~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~13 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~13_combout  = ((!\u0|cpu0|cpu|Equal62~9_combout  & !\u0|cpu0|cpu|Equal62~1_combout )) # (!\u0|cpu0|cpu|D_op_cmpge~0_combout )

	.dataa(\u0|cpu0|cpu|Equal62~9_combout ),
	.datab(\u0|cpu0|cpu|Equal62~1_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|D_op_cmpge~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~13 .lut_mask = 16'h11FF;
defparam \u0|cpu0|cpu|D_ctrl_exception~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~14 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~14_combout  = ((!\u0|cpu0|cpu|Equal62~0_combout  & !\u0|cpu0|cpu|Equal62~10_combout )) # (!\u0|cpu0|cpu|D_op_opx_rsv17~0_combout )

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|Equal62~0_combout ),
	.datac(\u0|cpu0|cpu|D_op_opx_rsv17~0_combout ),
	.datad(\u0|cpu0|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~14 .lut_mask = 16'h0F3F;
defparam \u0|cpu0|cpu|D_ctrl_exception~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~7 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~7_combout  = (!\u0|cpu0|cpu|D_iw [13] & (\u0|cpu0|cpu|D_iw [11] & (\u0|cpu0|cpu|D_iw [16] & !\u0|cpu0|cpu|D_iw [12])))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [11]),
	.datac(\u0|cpu0|cpu|D_iw [16]),
	.datad(\u0|cpu0|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~7 .lut_mask = 16'h0040;
defparam \u0|cpu0|cpu|Equal62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~15 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~15_combout  = ((!\u0|cpu0|cpu|Equal62~5_combout  & !\u0|cpu0|cpu|Equal62~7_combout )) # (!\u0|cpu0|cpu|D_op_eret~0_combout )

	.dataa(\u0|cpu0|cpu|Equal62~5_combout ),
	.datab(\u0|cpu0|cpu|Equal62~7_combout ),
	.datac(\u0|cpu0|cpu|D_op_eret~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~15 .lut_mask = 16'h1F1F;
defparam \u0|cpu0|cpu|D_ctrl_exception~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~17 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~17_combout  = (\u0|cpu0|cpu|D_ctrl_exception~16_combout  & (\u0|cpu0|cpu|D_ctrl_exception~13_combout  & (\u0|cpu0|cpu|D_ctrl_exception~14_combout  & \u0|cpu0|cpu|D_ctrl_exception~15_combout )))

	.dataa(\u0|cpu0|cpu|D_ctrl_exception~16_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_exception~13_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_exception~14_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_exception~15_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~17 .lut_mask = 16'h8000;
defparam \u0|cpu0|cpu|D_ctrl_exception~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \u0|cpu0|cpu|D_dst_regnum[4]~2 (
// Equation(s):
// \u0|cpu0|cpu|D_dst_regnum[4]~2_combout  = (\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  & (((\u0|cpu0|cpu|D_iw [4]) # (\u0|cpu0|cpu|D_iw [5])) # (!\u0|cpu0|cpu|Equal0~5_combout )))

	.dataa(\u0|cpu0|cpu|Equal0~5_combout ),
	.datab(\u0|cpu0|cpu|D_iw [4]),
	.datac(\u0|cpu0|cpu|D_iw [5]),
	.datad(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_dst_regnum[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_dst_regnum[4]~2 .lut_mask = 16'hFD00;
defparam \u0|cpu0|cpu|D_dst_regnum[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \u0|cpu0|cpu|D_dst_regnum[4]~3 (
// Equation(s):
// \u0|cpu0|cpu|D_dst_regnum[4]~3_combout  = (\u0|cpu0|cpu|D_ctrl_exception~17_combout  & (\u0|cpu0|cpu|D_ctrl_exception~21_combout  & (\u0|cpu0|cpu|D_dst_regnum[4]~2_combout  & !\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout )))

	.dataa(\u0|cpu0|cpu|D_ctrl_exception~17_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_exception~21_combout ),
	.datac(\u0|cpu0|cpu|D_dst_regnum[4]~2_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_dst_regnum[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_dst_regnum[4]~3 .lut_mask = 16'h0080;
defparam \u0|cpu0|cpu|D_dst_regnum[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \u0|cpu0|cpu|D_dst_regnum[0]~5 (
// Equation(s):
// \u0|cpu0|cpu|D_dst_regnum[0]~5_combout  = ((\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout  & (\u0|cpu0|cpu|D_iw [22])) # (!\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout  & ((\u0|cpu0|cpu|D_iw [17])))) # (!\u0|cpu0|cpu|D_dst_regnum[4]~3_combout )

	.dataa(\u0|cpu0|cpu|D_dst_regnum[4]~3_combout ),
	.datab(\u0|cpu0|cpu|D_iw [22]),
	.datac(\u0|cpu0|cpu|D_iw [17]),
	.datad(\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_dst_regnum[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_dst_regnum[0]~5 .lut_mask = 16'hDDF5;
defparam \u0|cpu0|cpu|D_dst_regnum[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N17
dffeas \u0|cpu0|cpu|R_dst_regnum[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_dst_regnum[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N2
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[2]~11 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[2]~11_combout  = (\u0|cpu0|cpu|R_src2_lo[4]~7_combout  & ((\u0|cpu0|cpu|R_src2_lo~8_combout  & ((\u0|cpu0|cpu|D_iw [8]))) # (!\u0|cpu0|cpu|R_src2_lo~8_combout  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]))))

	.dataa(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(\u0|cpu0|cpu|R_src2_lo[4]~7_combout ),
	.datac(\u0|cpu0|cpu|R_src2_lo~8_combout ),
	.datad(\u0|cpu0|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[2]~11 .lut_mask = 16'hC808;
defparam \u0|cpu0|cpu|R_src2_lo[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N3
dffeas \u0|cpu0|cpu|E_src2[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N30
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~9 (
// Equation(s):
// \u0|cpu0|cpu|Add1~9_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [2])

	.dataa(\u0|cpu0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~9 .lut_mask = 16'h5A5A;
defparam \u0|cpu0|cpu|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[0]~10 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[0]~10_combout  = (\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu0|cpu|Add1~18_combout )) # (!\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu0|cpu|F_pc_plus_one[0]~0_combout 
// )))))

	.dataa(\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u0|cpu0|cpu|Add1~18_combout ),
	.datac(\u0|cpu0|cpu|F_pc_plus_one[0]~0_combout ),
	.datad(\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[0]~10 .lut_mask = 16'h88A0;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \u0|cpu0|cpu|F_pc[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_pc_no_crst_nxt[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[38] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [38] = (\u0|cpu0|cpu|F_pc [0] & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|W_alu_result [2])))) # (!\u0|cpu0|cpu|F_pc [0] & 
// (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u0|cpu0|cpu|W_alu_result [2])))

	.dataa(\u0|cpu0|cpu|F_pc [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u0|cpu0|cpu|W_alu_result [2]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[38] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[0]~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [0])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 16'hF5A0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~3 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~3_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~3 .lut_mask = 16'hCA0A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[12] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[12] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[12]~7 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[12]~7_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~7_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [12])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [12])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [12]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~7_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[12]~7 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|F_iw[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[12]~6 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[12]~6_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a76 ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~6_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[12]~6 .lut_mask = 16'hCC80;
defparam \u0|cpu0|cpu|F_iw[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[12]~8 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[12]~8_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[12]~7_combout ) # (\u0|cpu0|cpu|F_iw[12]~6_combout )))

	.dataa(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|F_iw[12]~7_combout ),
	.datad(\u0|cpu0|cpu|F_iw[12]~6_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[12]~8 .lut_mask = 16'hAAA0;
defparam \u0|cpu0|cpu|F_iw[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N9
dffeas \u0|cpu0|cpu|D_iw[12] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[12]~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N0
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_alu_subtract~5 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_alu_subtract~5_combout  = (\u0|cpu0|cpu|D_iw [14] & (\u0|cpu0|cpu|D_iw [16] & (\u0|cpu0|cpu|D_iw [11] $ (!\u0|cpu0|cpu|D_iw [15])))) # (!\u0|cpu0|cpu|D_iw [14] & (!\u0|cpu0|cpu|D_iw [11] & (\u0|cpu0|cpu|D_iw [15])))

	.dataa(\u0|cpu0|cpu|D_iw [11]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|D_iw [15]),
	.datad(\u0|cpu0|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_alu_subtract~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_alu_subtract~5 .lut_mask = 16'h9410;
defparam \u0|cpu0|cpu|D_ctrl_alu_subtract~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N10
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_alu_subtract~9 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_alu_subtract~9_combout  = (!\u0|cpu0|cpu|D_iw [12] & (!\u0|cpu0|cpu|D_iw [13] & \u0|cpu0|cpu|D_ctrl_alu_subtract~5_combout ))

	.dataa(\u0|cpu0|cpu|D_iw [12]),
	.datab(\u0|cpu0|cpu|D_iw [13]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|D_ctrl_alu_subtract~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_alu_subtract~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_alu_subtract~9 .lut_mask = 16'h1100;
defparam \u0|cpu0|cpu|D_ctrl_alu_subtract~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_alu_subtract~8 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_alu_subtract~8_combout  = ((\u0|cpu0|cpu|D_op_cmpge~0_combout  & \u0|cpu0|cpu|Equal62~5_combout )) # (!\u0|cpu0|cpu|E_invert_arith_src_msb~0_combout )

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|D_op_cmpge~0_combout ),
	.datac(\u0|cpu0|cpu|Equal62~5_combout ),
	.datad(\u0|cpu0|cpu|E_invert_arith_src_msb~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_alu_subtract~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_alu_subtract~8 .lut_mask = 16'hC0FF;
defparam \u0|cpu0|cpu|D_ctrl_alu_subtract~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \u0|cpu0|cpu|E_alu_sub~0 (
// Equation(s):
// \u0|cpu0|cpu|E_alu_sub~0_combout  = (\u0|cpu0|cpu|R_valid~q  & ((\u0|cpu0|cpu|D_ctrl_alu_subtract~8_combout ) # ((\u0|cpu0|cpu|D_ctrl_alu_subtract~9_combout  & \u0|cpu0|cpu|Equal0~4_combout ))))

	.dataa(\u0|cpu0|cpu|D_ctrl_alu_subtract~9_combout ),
	.datab(\u0|cpu0|cpu|Equal0~4_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_alu_subtract~8_combout ),
	.datad(\u0|cpu0|cpu|R_valid~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_alu_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_alu_sub~0 .lut_mask = 16'hF800;
defparam \u0|cpu0|cpu|E_alu_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N15
dffeas \u0|cpu0|cpu|E_alu_sub (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[12]~17 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[12]~17_combout  = (!\u0|cpu0|cpu|E_src2[5]~15_combout  & ((\u0|cpu0|cpu|R_src2_use_imm~q  & (\u0|cpu0|cpu|D_iw [18])) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & 
// ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))))

	.dataa(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datab(\u0|cpu0|cpu|D_iw [18]),
	.datac(\u0|cpu0|cpu|E_src2[5]~15_combout ),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[12]~17 .lut_mask = 16'h0D08;
defparam \u0|cpu0|cpu|R_src2_lo[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \u0|cpu0|cpu|E_src2[12] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[12]~17_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~41 (
// Equation(s):
// \u0|cpu0|cpu|Add1~41_combout  = \u0|cpu0|cpu|E_alu_sub~q  $ (\u0|cpu0|cpu|E_src2 [12])

	.dataa(\u0|cpu0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_src2 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~41 .lut_mask = 16'h5A5A;
defparam \u0|cpu0|cpu|Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[12]~3 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[12]~3_combout  = (\u0|cpu0|cpu|E_src2 [12] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src1 [12]))))) # (!\u0|cpu0|cpu|E_src2 [12] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src1 
// [12]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src1 [12]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [1]),
	.datab(\u0|cpu0|cpu|R_logic_op [0]),
	.datac(\u0|cpu0|cpu|E_src2 [12]),
	.datad(\u0|cpu0|cpu|E_src1 [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[12]~3 .lut_mask = 16'h6AA1;
defparam \u0|cpu0|cpu|E_logic_result[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[12]~3 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[12]~3_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[12]~3_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~42_combout ))

	.dataa(\u0|cpu0|cpu|Add1~42_combout ),
	.datab(\u0|cpu0|cpu|E_logic_result[12]~3_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[12]~3 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|W_alu_result[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N17
dffeas \u0|cpu0|cpu|W_alu_result[12] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[12]~3_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[48] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [48] = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & ((\u0|cpu0|cpu|W_alu_result [12]) # ((\u0|cpu0|cpu|F_pc [10] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant [1])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & (\u0|cpu0|cpu|F_pc [10] & (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1])))

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(\u0|cpu0|cpu|F_pc [10]),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(\u0|cpu0|cpu|W_alu_result [12]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [48]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[48] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0_combout  = (!\u0|onchip_ram|wren~1_combout  & (!\u0|mm_interconnect_0|cmd_mux_004|src_data [48] & \u0|mm_interconnect_0|cmd_mux_004|src_data [49]))

	.dataa(gnd),
	.datab(\u0|onchip_ram|wren~1_combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|src_data [48]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|src_data [49]),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0 .lut_mask = 16'h0300;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~13 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~13_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a34 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~13 .lut_mask = 16'h5140;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~14 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~14_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~13_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a66 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~13_combout ),
	.datac(gnd),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~14 .lut_mask = 16'hEECC;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[2]~18 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[2]~18_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [2] & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~17_combout )))) # (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [2] & (((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~17_combout ))))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [2]),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~17_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[2]~18 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|F_iw[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[2]~19 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[2]~19_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[2]~18_combout ) # ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~14_combout  & 
// \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~14_combout ),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(\u0|cpu0|cpu|F_iw[2]~18_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[2]~19 .lut_mask = 16'hCC80;
defparam \u0|cpu0|cpu|F_iw[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \u0|cpu0|cpu|D_iw[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[2]~19_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \u0|cpu0|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \u0|cpu0|cpu|R_ctrl_br_nxt~0_combout  = (\u0|cpu0|cpu|D_iw [0]) # ((\u0|cpu0|cpu|D_iw [3] & (\u0|cpu0|cpu|D_iw [5] & \u0|cpu0|cpu|D_iw [4])))

	.dataa(\u0|cpu0|cpu|D_iw [0]),
	.datab(\u0|cpu0|cpu|D_iw [3]),
	.datac(\u0|cpu0|cpu|D_iw [5]),
	.datad(\u0|cpu0|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_ctrl_br_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_br_nxt~0 .lut_mask = 16'hEAAA;
defparam \u0|cpu0|cpu|R_ctrl_br_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \u0|cpu0|cpu|R_ctrl_br_nxt~1 (
// Equation(s):
// \u0|cpu0|cpu|R_ctrl_br_nxt~1_combout  = (\u0|cpu0|cpu|D_iw [2] & (\u0|cpu0|cpu|D_iw [1] & !\u0|cpu0|cpu|R_ctrl_br_nxt~0_combout ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|D_iw [2]),
	.datac(\u0|cpu0|cpu|D_iw [1]),
	.datad(\u0|cpu0|cpu|R_ctrl_br_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_ctrl_br_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_br_nxt~1 .lut_mask = 16'h00C0;
defparam \u0|cpu0|cpu|R_ctrl_br_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \u0|cpu0|cpu|R_ctrl_br (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|R_ctrl_br_nxt~1_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~0_combout  = (\u0|cpu0|cpu|Equal62~8_combout  & (\u0|cpu0|cpu|Equal0~4_combout  & ((\u0|cpu0|cpu|D_iw [14]) # (!\u0|cpu0|cpu|D_iw [15]))))

	.dataa(\u0|cpu0|cpu|D_iw [14]),
	.datab(\u0|cpu0|cpu|D_iw [15]),
	.datac(\u0|cpu0|cpu|Equal62~8_combout ),
	.datad(\u0|cpu0|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 16'hB000;
defparam \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~1_combout  = ((\u0|cpu0|cpu|D_iw [15]) # (!\u0|cpu0|cpu|Equal0~4_combout )) # (!\u0|cpu0|cpu|Equal62~0_combout )

	.dataa(\u0|cpu0|cpu|Equal62~0_combout ),
	.datab(\u0|cpu0|cpu|D_iw [15]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 16'hDDFF;
defparam \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~2 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~2_combout  = (\u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~0_combout ) # ((\u0|cpu0|cpu|D_ctrl_jmp_direct~1_combout ) # (!\u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~1_combout ))

	.dataa(\u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_jmp_direct~1_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~2 .lut_mask = 16'hEFEF;
defparam \u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \u0|cpu0|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \u0|cpu0|cpu|Add1~98 (
// Equation(s):
// \u0|cpu0|cpu|Add1~98_combout  = \u0|cpu0|cpu|Add1~97  $ (\u0|cpu0|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_alu_sub~q ),
	.cin(\u0|cpu0|cpu|Add1~97 ),
	.combout(\u0|cpu0|cpu|Add1~98_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Add1~98 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|Add1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \u0|cpu0|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \u0|cpu0|cpu|D_logic_op_raw[0]~1_combout  = (\u0|cpu0|cpu|Equal0~2_combout  & ((\u0|cpu0|cpu|Equal0~3_combout  & ((\u0|cpu0|cpu|D_iw [14]))) # (!\u0|cpu0|cpu|Equal0~3_combout  & (\u0|cpu0|cpu|D_iw [3])))) # (!\u0|cpu0|cpu|Equal0~2_combout  & 
// (\u0|cpu0|cpu|D_iw [3]))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|Equal0~2_combout ),
	.datad(\u0|cpu0|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_logic_op_raw[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_logic_op_raw[0]~1 .lut_mask = 16'hCAAA;
defparam \u0|cpu0|cpu|D_logic_op_raw[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \u0|cpu0|cpu|R_compare_op[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \u0|cpu0|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \u0|cpu0|cpu|D_logic_op_raw[1]~0_combout  = (\u0|cpu0|cpu|D_iw [4] & (((\u0|cpu0|cpu|D_iw [15]) # (!\u0|cpu0|cpu|D_iw [5])) # (!\u0|cpu0|cpu|Equal0~2_combout )))

	.dataa(\u0|cpu0|cpu|Equal0~2_combout ),
	.datab(\u0|cpu0|cpu|D_iw [5]),
	.datac(\u0|cpu0|cpu|D_iw [15]),
	.datad(\u0|cpu0|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_logic_op_raw[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_logic_op_raw[1]~0 .lut_mask = 16'hF700;
defparam \u0|cpu0|cpu|D_logic_op_raw[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \u0|cpu0|cpu|R_compare_op[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \u0|cpu0|cpu|Equal127~3 (
// Equation(s):
// \u0|cpu0|cpu|Equal127~3_combout  = (!\u0|cpu0|cpu|E_logic_result[9]~13_combout  & (!\u0|cpu0|cpu|E_logic_result[8]~12_combout  & (!\u0|cpu0|cpu|E_logic_result[30]~15_combout  & !\u0|cpu0|cpu|E_logic_result[31]~14_combout )))

	.dataa(\u0|cpu0|cpu|E_logic_result[9]~13_combout ),
	.datab(\u0|cpu0|cpu|E_logic_result[8]~12_combout ),
	.datac(\u0|cpu0|cpu|E_logic_result[30]~15_combout ),
	.datad(\u0|cpu0|cpu|E_logic_result[31]~14_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal127~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal127~3 .lut_mask = 16'h0001;
defparam \u0|cpu0|cpu|Equal127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[15]~1 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[15]~1_combout  = (\u0|cpu0|cpu|E_src1 [15] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src2 [15]))))) # (!\u0|cpu0|cpu|E_src1 [15] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src2 
// [15]))) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src2 [15]))))

	.dataa(\u0|cpu0|cpu|E_src1 [15]),
	.datab(\u0|cpu0|cpu|R_logic_op [0]),
	.datac(\u0|cpu0|cpu|R_logic_op [1]),
	.datad(\u0|cpu0|cpu|E_src2 [15]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[15]~1 .lut_mask = 16'h78A1;
defparam \u0|cpu0|cpu|E_logic_result[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \u0|cpu0|cpu|Equal127~0 (
// Equation(s):
// \u0|cpu0|cpu|Equal127~0_combout  = (!\u0|cpu0|cpu|E_logic_result[14]~2_combout  & (!\u0|cpu0|cpu|E_logic_result[10]~5_combout  & (!\u0|cpu0|cpu|E_logic_result[13]~4_combout  & !\u0|cpu0|cpu|E_logic_result[15]~1_combout )))

	.dataa(\u0|cpu0|cpu|E_logic_result[14]~2_combout ),
	.datab(\u0|cpu0|cpu|E_logic_result[10]~5_combout ),
	.datac(\u0|cpu0|cpu|E_logic_result[13]~4_combout ),
	.datad(\u0|cpu0|cpu|E_logic_result[15]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal127~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal127~0 .lut_mask = 16'h0001;
defparam \u0|cpu0|cpu|Equal127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \u0|cpu0|cpu|Equal127~2 (
// Equation(s):
// \u0|cpu0|cpu|Equal127~2_combout  = (!\u0|cpu0|cpu|E_logic_result[6]~10_combout  & (!\u0|cpu0|cpu|E_logic_result[5]~9_combout  & (!\u0|cpu0|cpu|E_logic_result[7]~11_combout  & !\u0|cpu0|cpu|E_logic_result[4]~8_combout )))

	.dataa(\u0|cpu0|cpu|E_logic_result[6]~10_combout ),
	.datab(\u0|cpu0|cpu|E_logic_result[5]~9_combout ),
	.datac(\u0|cpu0|cpu|E_logic_result[7]~11_combout ),
	.datad(\u0|cpu0|cpu|E_logic_result[4]~8_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal127~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal127~2 .lut_mask = 16'h0001;
defparam \u0|cpu0|cpu|Equal127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[11]~0 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[11]~0_combout  = (\u0|cpu0|cpu|E_src2 [11] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src1 [11]))))) # (!\u0|cpu0|cpu|E_src2 [11] & ((\u0|cpu0|cpu|E_src1 [11] & ((\u0|cpu0|cpu|R_logic_op 
// [1]))) # (!\u0|cpu0|cpu|E_src1 [11] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|R_logic_op [1]))))

	.dataa(\u0|cpu0|cpu|E_src2 [11]),
	.datab(\u0|cpu0|cpu|R_logic_op [0]),
	.datac(\u0|cpu0|cpu|E_src1 [11]),
	.datad(\u0|cpu0|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[11]~0 .lut_mask = 16'h7A81;
defparam \u0|cpu0|cpu|E_logic_result[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneive_lcell_comb \u0|cpu0|cpu|Equal127~1 (
// Equation(s):
// \u0|cpu0|cpu|Equal127~1_combout  = (!\u0|cpu0|cpu|E_logic_result[2]~6_combout  & (!\u0|cpu0|cpu|E_logic_result[3]~7_combout  & (!\u0|cpu0|cpu|E_logic_result[11]~0_combout  & !\u0|cpu0|cpu|E_logic_result[12]~3_combout )))

	.dataa(\u0|cpu0|cpu|E_logic_result[2]~6_combout ),
	.datab(\u0|cpu0|cpu|E_logic_result[3]~7_combout ),
	.datac(\u0|cpu0|cpu|E_logic_result[11]~0_combout ),
	.datad(\u0|cpu0|cpu|E_logic_result[12]~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal127~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal127~1 .lut_mask = 16'h0001;
defparam \u0|cpu0|cpu|Equal127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \u0|cpu0|cpu|Equal127~4 (
// Equation(s):
// \u0|cpu0|cpu|Equal127~4_combout  = (\u0|cpu0|cpu|Equal127~3_combout  & (\u0|cpu0|cpu|Equal127~0_combout  & (\u0|cpu0|cpu|Equal127~2_combout  & \u0|cpu0|cpu|Equal127~1_combout )))

	.dataa(\u0|cpu0|cpu|Equal127~3_combout ),
	.datab(\u0|cpu0|cpu|Equal127~0_combout ),
	.datac(\u0|cpu0|cpu|Equal127~2_combout ),
	.datad(\u0|cpu0|cpu|Equal127~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal127~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal127~4 .lut_mask = 16'h8000;
defparam \u0|cpu0|cpu|Equal127~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \u0|cpu0|cpu|Equal127~8 (
// Equation(s):
// \u0|cpu0|cpu|Equal127~8_combout  = (!\u0|cpu0|cpu|E_logic_result[0]~30_combout  & (!\u0|cpu0|cpu|E_logic_result[16]~28_combout  & (!\u0|cpu0|cpu|E_logic_result[24]~31_combout  & !\u0|cpu0|cpu|E_logic_result[1]~29_combout )))

	.dataa(\u0|cpu0|cpu|E_logic_result[0]~30_combout ),
	.datab(\u0|cpu0|cpu|E_logic_result[16]~28_combout ),
	.datac(\u0|cpu0|cpu|E_logic_result[24]~31_combout ),
	.datad(\u0|cpu0|cpu|E_logic_result[1]~29_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal127~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal127~8 .lut_mask = 16'h0001;
defparam \u0|cpu0|cpu|Equal127~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \u0|cpu0|cpu|Equal127~5 (
// Equation(s):
// \u0|cpu0|cpu|Equal127~5_combout  = (!\u0|cpu0|cpu|E_logic_result[27]~18_combout  & (!\u0|cpu0|cpu|E_logic_result[28]~17_combout  & (!\u0|cpu0|cpu|E_logic_result[26]~19_combout  & !\u0|cpu0|cpu|E_logic_result[29]~16_combout )))

	.dataa(\u0|cpu0|cpu|E_logic_result[27]~18_combout ),
	.datab(\u0|cpu0|cpu|E_logic_result[28]~17_combout ),
	.datac(\u0|cpu0|cpu|E_logic_result[26]~19_combout ),
	.datad(\u0|cpu0|cpu|E_logic_result[29]~16_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal127~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal127~5 .lut_mask = 16'h0001;
defparam \u0|cpu0|cpu|Equal127~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \u0|cpu0|cpu|Equal127~6 (
// Equation(s):
// \u0|cpu0|cpu|Equal127~6_combout  = (!\u0|cpu0|cpu|E_logic_result[22]~22_combout  & (!\u0|cpu0|cpu|E_logic_result[23]~21_combout  & (!\u0|cpu0|cpu|E_logic_result[21]~23_combout  & !\u0|cpu0|cpu|E_logic_result[25]~20_combout )))

	.dataa(\u0|cpu0|cpu|E_logic_result[22]~22_combout ),
	.datab(\u0|cpu0|cpu|E_logic_result[23]~21_combout ),
	.datac(\u0|cpu0|cpu|E_logic_result[21]~23_combout ),
	.datad(\u0|cpu0|cpu|E_logic_result[25]~20_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal127~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal127~6 .lut_mask = 16'h0001;
defparam \u0|cpu0|cpu|Equal127~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \u0|cpu0|cpu|Equal127~7 (
// Equation(s):
// \u0|cpu0|cpu|Equal127~7_combout  = (!\u0|cpu0|cpu|E_logic_result[19]~25_combout  & (!\u0|cpu0|cpu|E_logic_result[18]~26_combout  & (!\u0|cpu0|cpu|E_logic_result[17]~27_combout  & !\u0|cpu0|cpu|E_logic_result[20]~24_combout )))

	.dataa(\u0|cpu0|cpu|E_logic_result[19]~25_combout ),
	.datab(\u0|cpu0|cpu|E_logic_result[18]~26_combout ),
	.datac(\u0|cpu0|cpu|E_logic_result[17]~27_combout ),
	.datad(\u0|cpu0|cpu|E_logic_result[20]~24_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal127~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal127~7 .lut_mask = 16'h0001;
defparam \u0|cpu0|cpu|Equal127~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneive_lcell_comb \u0|cpu0|cpu|Equal127~9 (
// Equation(s):
// \u0|cpu0|cpu|Equal127~9_combout  = (\u0|cpu0|cpu|Equal127~8_combout  & (\u0|cpu0|cpu|Equal127~5_combout  & (\u0|cpu0|cpu|Equal127~6_combout  & \u0|cpu0|cpu|Equal127~7_combout )))

	.dataa(\u0|cpu0|cpu|Equal127~8_combout ),
	.datab(\u0|cpu0|cpu|Equal127~5_combout ),
	.datac(\u0|cpu0|cpu|Equal127~6_combout ),
	.datad(\u0|cpu0|cpu|Equal127~7_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal127~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal127~9 .lut_mask = 16'h8000;
defparam \u0|cpu0|cpu|Equal127~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \u0|cpu0|cpu|E_cmp_result~0 (
// Equation(s):
// \u0|cpu0|cpu|E_cmp_result~0_combout  = (\u0|cpu0|cpu|R_compare_op [1] & (\u0|cpu0|cpu|R_compare_op [0] & ((!\u0|cpu0|cpu|Equal127~9_combout ) # (!\u0|cpu0|cpu|Equal127~4_combout )))) # (!\u0|cpu0|cpu|R_compare_op [1] & (\u0|cpu0|cpu|Equal127~4_combout  & 
// (\u0|cpu0|cpu|Equal127~9_combout  & !\u0|cpu0|cpu|R_compare_op [0])))

	.dataa(\u0|cpu0|cpu|Equal127~4_combout ),
	.datab(\u0|cpu0|cpu|Equal127~9_combout ),
	.datac(\u0|cpu0|cpu|R_compare_op [1]),
	.datad(\u0|cpu0|cpu|R_compare_op [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_cmp_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_cmp_result~0 .lut_mask = 16'h7008;
defparam \u0|cpu0|cpu|E_cmp_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \u0|cpu0|cpu|E_cmp_result~1 (
// Equation(s):
// \u0|cpu0|cpu|E_cmp_result~1_combout  = (\u0|cpu0|cpu|E_cmp_result~0_combout ) # ((\u0|cpu0|cpu|Add1~98_combout  & (!\u0|cpu0|cpu|R_compare_op [0] & \u0|cpu0|cpu|R_compare_op [1])) # (!\u0|cpu0|cpu|Add1~98_combout  & (\u0|cpu0|cpu|R_compare_op [0] & 
// !\u0|cpu0|cpu|R_compare_op [1])))

	.dataa(\u0|cpu0|cpu|Add1~98_combout ),
	.datab(\u0|cpu0|cpu|R_compare_op [0]),
	.datac(\u0|cpu0|cpu|R_compare_op [1]),
	.datad(\u0|cpu0|cpu|E_cmp_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_cmp_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_cmp_result~1 .lut_mask = 16'hFF24;
defparam \u0|cpu0|cpu|E_cmp_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \u0|cpu0|cpu|W_cmp_result (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_cmp_result~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~17 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~17_combout  = (!\u0|cpu0|cpu|D_iw [5] & (\u0|cpu0|cpu|Equal0~6_combout  & !\u0|cpu0|cpu|D_iw [4]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|D_iw [5]),
	.datac(\u0|cpu0|cpu|Equal0~6_combout ),
	.datad(\u0|cpu0|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~17 .lut_mask = 16'h0030;
defparam \u0|cpu0|cpu|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \u0|cpu0|cpu|R_ctrl_br_uncond (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|Equal0~17_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_sel_nxt~0_combout  = (\u0|cpu0|cpu|R_ctrl_uncond_cti_non_br~q ) # ((\u0|cpu0|cpu|R_ctrl_br_uncond~q ) # ((\u0|cpu0|cpu|R_ctrl_br~q  & \u0|cpu0|cpu|W_cmp_result~q )))

	.dataa(\u0|cpu0|cpu|R_ctrl_br~q ),
	.datab(\u0|cpu0|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datac(\u0|cpu0|cpu|W_cmp_result~q ),
	.datad(\u0|cpu0|cpu|R_ctrl_br_uncond~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_sel_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_sel_nxt~0 .lut_mask = 16'hFFEC;
defparam \u0|cpu0|cpu|F_pc_sel_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  = (!\u0|cpu0|cpu|R_ctrl_break~q  & (!\u0|cpu0|cpu|R_ctrl_exception~q  & \u0|cpu0|cpu|F_pc_sel_nxt~0_combout ))

	.dataa(\u0|cpu0|cpu|R_ctrl_break~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|R_ctrl_exception~q ),
	.datad(\u0|cpu0|cpu|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_sel_nxt.10~0 .lut_mask = 16'h0500;
defparam \u0|cpu0|cpu|F_pc_sel_nxt.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[10]~8 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[10]~8_combout  = (\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu0|cpu|Add1~42_combout )) # (!\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u0|cpu0|cpu|F_pc_plus_one[10]~20_combout )))))

	.dataa(\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|cpu0|cpu|Add1~42_combout ),
	.datac(\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u0|cpu0|cpu|F_pc_plus_one[10]~20_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[10]~8 .lut_mask = 16'hD080;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \u0|cpu0|cpu|F_pc[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_pc_no_crst_nxt[10]~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_data[48] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_data [48] = (\u0|cpu0|cpu|F_pc [10] & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u0|cpu0|cpu|W_alu_result [12])))) # (!\u0|cpu0|cpu|F_pc [10] & 
// (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\u0|cpu0|cpu|W_alu_result [12])))

	.dataa(\u0|cpu0|cpu|F_pc [10]),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u0|cpu0|cpu|W_alu_result [12]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_data [48]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[48] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_data[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0]~feeder_combout  = \u0|mm_interconnect_0|cmd_mux_003|src_data [48]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|src_data [48]),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43 ))) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11 ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a11 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a43 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0 .lut_mask = 16'h3210;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75 ))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~0_combout ),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a75 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1 .lut_mask = 16'hEEAA;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[11]~0 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[11]~0_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # 
// ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [11] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout  & 
// (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [11] & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [11]),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[11]~0 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|F_iw[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[11]~1 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[11]~1_combout  = (\u0|cpu0|cpu|F_iw[11]~0_combout ) # (((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout  & \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # 
// (!\u0|cpu0|cpu|D_iw[13]~0_combout ))

	.dataa(\u0|cpu0|cpu|F_iw[11]~0_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~1_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[11]~1 .lut_mask = 16'hEAFF;
defparam \u0|cpu0|cpu|F_iw[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \u0|cpu0|cpu|D_iw[11] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[11]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \u0|cpu0|cpu|Equal62~0 (
// Equation(s):
// \u0|cpu0|cpu|Equal62~0_combout  = (!\u0|cpu0|cpu|D_iw [13] & (\u0|cpu0|cpu|D_iw [11] & (!\u0|cpu0|cpu|D_iw [12] & !\u0|cpu0|cpu|D_iw [16])))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [11]),
	.datac(\u0|cpu0|cpu|D_iw [12]),
	.datad(\u0|cpu0|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal62~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal62~0 .lut_mask = 16'h0004;
defparam \u0|cpu0|cpu|Equal62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \u0|cpu0|cpu|D_op_eret (
// Equation(s):
// \u0|cpu0|cpu|D_op_eret~combout  = (!\u0|cpu0|cpu|D_iw [14] & (!\u0|cpu0|cpu|D_iw [15] & (\u0|cpu0|cpu|Equal62~0_combout  & \u0|cpu0|cpu|Equal0~4_combout )))

	.dataa(\u0|cpu0|cpu|D_iw [14]),
	.datab(\u0|cpu0|cpu|D_iw [15]),
	.datac(\u0|cpu0|cpu|Equal62~0_combout ),
	.datad(\u0|cpu0|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_op_eret~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_op_eret .lut_mask = 16'h1000;
defparam \u0|cpu0|cpu|D_op_eret .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N14
cycloneive_lcell_comb \u0|cpu0|cpu|D_op_wrctl (
// Equation(s):
// \u0|cpu0|cpu|D_op_wrctl~combout  = (!\u0|cpu0|cpu|D_iw [15] & (\u0|cpu0|cpu|D_iw [14] & (\u0|cpu0|cpu|Equal0~4_combout  & \u0|cpu0|cpu|Equal62~12_combout )))

	.dataa(\u0|cpu0|cpu|D_iw [15]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|Equal0~4_combout ),
	.datad(\u0|cpu0|cpu|Equal62~12_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_op_wrctl~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_op_wrctl .lut_mask = 16'h4000;
defparam \u0|cpu0|cpu|D_op_wrctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N15
dffeas \u0|cpu0|cpu|R_ctrl_wrctl_inst (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \u0|cpu0|cpu|E_wrctl_status~1 (
// Equation(s):
// \u0|cpu0|cpu|E_wrctl_status~1_combout  = (!\u0|cpu0|cpu|D_iw [10] & (!\u0|cpu0|cpu|D_iw [9] & (\u0|cpu0|cpu|R_ctrl_wrctl_inst~q  & !\u0|cpu0|cpu|D_iw [8])))

	.dataa(\u0|cpu0|cpu|D_iw [10]),
	.datab(\u0|cpu0|cpu|D_iw [9]),
	.datac(\u0|cpu0|cpu|R_ctrl_wrctl_inst~q ),
	.datad(\u0|cpu0|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_wrctl_status~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_wrctl_status~1 .lut_mask = 16'h0010;
defparam \u0|cpu0|cpu|E_wrctl_status~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \u0|cpu0|cpu|E_wrctl_status~0 (
// Equation(s):
// \u0|cpu0|cpu|E_wrctl_status~0_combout  = (!\u0|cpu0|cpu|D_iw [6] & !\u0|cpu0|cpu|D_iw [7])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|D_iw [6]),
	.datac(\u0|cpu0|cpu|D_iw [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_wrctl_status~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_wrctl_status~0 .lut_mask = 16'h0303;
defparam \u0|cpu0|cpu|E_wrctl_status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~0_combout  = (\u0|cpu0|cpu|E_wrctl_status~1_combout  & ((\u0|cpu0|cpu|E_wrctl_status~0_combout  & ((\u0|cpu0|cpu|E_src1 [0]))) # (!\u0|cpu0|cpu|E_wrctl_status~0_combout  & (\u0|cpu0|cpu|W_status_reg_pie~q )))) # 
// (!\u0|cpu0|cpu|E_wrctl_status~1_combout  & (\u0|cpu0|cpu|W_status_reg_pie~q ))

	.dataa(\u0|cpu0|cpu|E_wrctl_status~1_combout ),
	.datab(\u0|cpu0|cpu|W_status_reg_pie~q ),
	.datac(\u0|cpu0|cpu|E_src1 [0]),
	.datad(\u0|cpu0|cpu|E_wrctl_status~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 16'hE4CC;
defparam \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneive_lcell_comb \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~0_combout  = (\u0|cpu0|cpu|E_src1 [0] & (\u0|cpu0|cpu|D_iw [7] & (!\u0|cpu0|cpu|D_iw [6] & \u0|cpu0|cpu|E_wrctl_status~1_combout )))

	.dataa(\u0|cpu0|cpu|E_src1 [0]),
	.datab(\u0|cpu0|cpu|D_iw [7]),
	.datac(\u0|cpu0|cpu|D_iw [6]),
	.datad(\u0|cpu0|cpu|E_wrctl_status~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 16'h0800;
defparam \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~1 (
// Equation(s):
// \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~1_combout  = (\u0|cpu0|cpu|W_bstatus_reg~q  & (((\u0|cpu0|cpu|D_iw [6]) # (!\u0|cpu0|cpu|D_iw [7])) # (!\u0|cpu0|cpu|E_wrctl_status~1_combout )))

	.dataa(\u0|cpu0|cpu|E_wrctl_status~1_combout ),
	.datab(\u0|cpu0|cpu|D_iw [6]),
	.datac(\u0|cpu0|cpu|D_iw [7]),
	.datad(\u0|cpu0|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~1 .lut_mask = 16'hDF00;
defparam \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~2 (
// Equation(s):
// \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~2_combout  = (\u0|cpu0|cpu|R_ctrl_break~q  & (\u0|cpu0|cpu|W_status_reg_pie~q )) # (!\u0|cpu0|cpu|R_ctrl_break~q  & (((\u0|cpu0|cpu|W_bstatus_reg_inst_nxt~0_combout ) # (\u0|cpu0|cpu|W_bstatus_reg_inst_nxt~1_combout 
// ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_break~q ),
	.datab(\u0|cpu0|cpu|W_status_reg_pie~q ),
	.datac(\u0|cpu0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.datad(\u0|cpu0|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_bstatus_reg_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~2 .lut_mask = 16'hDDD8;
defparam \u0|cpu0|cpu|W_bstatus_reg_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \u0|cpu0|cpu|W_bstatus_reg (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_bstatus_reg_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~1_combout  = (\u0|cpu0|cpu|D_op_cmpge~0_combout  & ((\u0|cpu0|cpu|Equal62~0_combout  & ((\u0|cpu0|cpu|W_bstatus_reg~q ))) # (!\u0|cpu0|cpu|Equal62~0_combout  & (\u0|cpu0|cpu|W_status_reg_pie_inst_nxt~0_combout )))) # 
// (!\u0|cpu0|cpu|D_op_cmpge~0_combout  & (\u0|cpu0|cpu|W_status_reg_pie_inst_nxt~0_combout ))

	.dataa(\u0|cpu0|cpu|D_op_cmpge~0_combout ),
	.datab(\u0|cpu0|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datac(\u0|cpu0|cpu|Equal62~0_combout ),
	.datad(\u0|cpu0|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 16'hEC4C;
defparam \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~2 (
// Equation(s):
// \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~2_combout  = (\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu0|cpu|D_op_eret~combout  & ((\u0|cpu0|cpu|W_estatus_reg~q ))) # (!\u0|cpu0|cpu|D_op_eret~combout  & (\u0|cpu0|cpu|W_status_reg_pie_inst_nxt~1_combout 
// ))))

	.dataa(\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u0|cpu0|cpu|D_op_eret~combout ),
	.datac(\u0|cpu0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.datad(\u0|cpu0|cpu|W_estatus_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~2 .lut_mask = 16'hA820;
defparam \u0|cpu0|cpu|W_status_reg_pie_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N21
dffeas \u0|cpu0|cpu|W_status_reg_pie (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \u0|cpu0|cpu|W_estatus_reg_inst_nxt~1 (
// Equation(s):
// \u0|cpu0|cpu|W_estatus_reg_inst_nxt~1_combout  = (\u0|cpu0|cpu|W_estatus_reg~q  & (((\u0|cpu0|cpu|D_iw [7]) # (!\u0|cpu0|cpu|D_iw [6])) # (!\u0|cpu0|cpu|E_wrctl_status~1_combout )))

	.dataa(\u0|cpu0|cpu|E_wrctl_status~1_combout ),
	.datab(\u0|cpu0|cpu|D_iw [6]),
	.datac(\u0|cpu0|cpu|D_iw [7]),
	.datad(\u0|cpu0|cpu|W_estatus_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_estatus_reg_inst_nxt~1 .lut_mask = 16'hF700;
defparam \u0|cpu0|cpu|W_estatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \u0|cpu0|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \u0|cpu0|cpu|W_estatus_reg_inst_nxt~0_combout  = (\u0|cpu0|cpu|E_src1 [0] & (!\u0|cpu0|cpu|D_iw [7] & (\u0|cpu0|cpu|D_iw [6] & \u0|cpu0|cpu|E_wrctl_status~1_combout )))

	.dataa(\u0|cpu0|cpu|E_src1 [0]),
	.datab(\u0|cpu0|cpu|D_iw [7]),
	.datac(\u0|cpu0|cpu|D_iw [6]),
	.datad(\u0|cpu0|cpu|E_wrctl_status~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 16'h2000;
defparam \u0|cpu0|cpu|W_estatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \u0|cpu0|cpu|W_estatus_reg_inst_nxt~2 (
// Equation(s):
// \u0|cpu0|cpu|W_estatus_reg_inst_nxt~2_combout  = (\u0|cpu0|cpu|R_ctrl_exception~q  & (\u0|cpu0|cpu|W_status_reg_pie~q )) # (!\u0|cpu0|cpu|R_ctrl_exception~q  & (((\u0|cpu0|cpu|W_estatus_reg_inst_nxt~1_combout ) # 
// (\u0|cpu0|cpu|W_estatus_reg_inst_nxt~0_combout ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_exception~q ),
	.datab(\u0|cpu0|cpu|W_status_reg_pie~q ),
	.datac(\u0|cpu0|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.datad(\u0|cpu0|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_estatus_reg_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_estatus_reg_inst_nxt~2 .lut_mask = 16'hDDD8;
defparam \u0|cpu0|cpu|W_estatus_reg_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N7
dffeas \u0|cpu0|cpu|W_estatus_reg (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_estatus_reg_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \u0|cpu0|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \u0|cpu0|cpu|E_control_rd_data[0]~1_combout  = (\u0|cpu0|cpu|D_iw [10] & (((!\u0|cpu0|cpu|D_iw [8])))) # (!\u0|cpu0|cpu|D_iw [10] & ((\u0|cpu0|cpu|D_iw [9] & ((!\u0|cpu0|cpu|D_iw [8]))) # (!\u0|cpu0|cpu|D_iw [9] & (\u0|cpu0|cpu|W_ipending_reg [0] & 
// \u0|cpu0|cpu|D_iw [8]))))

	.dataa(\u0|cpu0|cpu|D_iw [10]),
	.datab(\u0|cpu0|cpu|D_iw [9]),
	.datac(\u0|cpu0|cpu|W_ipending_reg [0]),
	.datad(\u0|cpu0|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_control_rd_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_control_rd_data[0]~1 .lut_mask = 16'h10EE;
defparam \u0|cpu0|cpu|E_control_rd_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \u0|cpu0|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|E_control_rd_data[0]~0_combout  = (\u0|cpu0|cpu|D_iw [7] & ((\u0|cpu0|cpu|D_iw [6] & (\u0|cpu0|cpu|W_ienable_reg [0])) # (!\u0|cpu0|cpu|D_iw [6] & ((\u0|cpu0|cpu|W_bstatus_reg~q ))))) # (!\u0|cpu0|cpu|D_iw [7] & (((\u0|cpu0|cpu|D_iw [6]))))

	.dataa(\u0|cpu0|cpu|W_ienable_reg [0]),
	.datab(\u0|cpu0|cpu|D_iw [7]),
	.datac(\u0|cpu0|cpu|D_iw [6]),
	.datad(\u0|cpu0|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_control_rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_control_rd_data[0]~0 .lut_mask = 16'hBCB0;
defparam \u0|cpu0|cpu|E_control_rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneive_lcell_comb \u0|cpu0|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \u0|cpu0|cpu|E_control_rd_data[0]~2_combout  = (\u0|cpu0|cpu|D_iw [8] & (((\u0|cpu0|cpu|E_control_rd_data[0]~1_combout ) # (\u0|cpu0|cpu|E_control_rd_data[0]~0_combout )))) # (!\u0|cpu0|cpu|D_iw [8] & ((\u0|cpu0|cpu|E_control_rd_data[0]~1_combout  & 
// ((\u0|cpu0|cpu|E_control_rd_data[0]~0_combout ))) # (!\u0|cpu0|cpu|E_control_rd_data[0]~1_combout  & (\u0|cpu0|cpu|W_status_reg_pie~q  & !\u0|cpu0|cpu|E_control_rd_data[0]~0_combout ))))

	.dataa(\u0|cpu0|cpu|D_iw [8]),
	.datab(\u0|cpu0|cpu|W_status_reg_pie~q ),
	.datac(\u0|cpu0|cpu|E_control_rd_data[0]~1_combout ),
	.datad(\u0|cpu0|cpu|E_control_rd_data[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_control_rd_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_control_rd_data[0]~2 .lut_mask = 16'hFAA4;
defparam \u0|cpu0|cpu|E_control_rd_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \u0|cpu0|cpu|E_control_rd_data[0]~3 (
// Equation(s):
// \u0|cpu0|cpu|E_control_rd_data[0]~3_combout  = (\u0|cpu0|cpu|E_control_rd_data[0]~2_combout  & (((!\u0|cpu0|cpu|D_iw [7] & !\u0|cpu0|cpu|E_control_rd_data[0]~0_combout )))) # (!\u0|cpu0|cpu|E_control_rd_data[0]~2_combout  & 
// (\u0|cpu0|cpu|E_control_rd_data[0]~0_combout  & ((\u0|cpu0|cpu|W_estatus_reg~q ) # (\u0|cpu0|cpu|D_iw [7]))))

	.dataa(\u0|cpu0|cpu|W_estatus_reg~q ),
	.datab(\u0|cpu0|cpu|D_iw [7]),
	.datac(\u0|cpu0|cpu|E_control_rd_data[0]~2_combout ),
	.datad(\u0|cpu0|cpu|E_control_rd_data[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_control_rd_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_control_rd_data[0]~3 .lut_mask = 16'h0E30;
defparam \u0|cpu0|cpu|E_control_rd_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \u0|cpu0|cpu|W_control_rd_data[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_control_rd_data[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[0]~1 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[0]~1_combout  = (!\u0|cpu0|cpu|R_ctrl_br_cmp~q  & ((\u0|cpu0|cpu|R_ctrl_rd_ctl_reg~q  & (\u0|cpu0|cpu|W_control_rd_data [0])) # (!\u0|cpu0|cpu|R_ctrl_rd_ctl_reg~q  & ((\u0|cpu0|cpu|W_alu_result [0])))))

	.dataa(\u0|cpu0|cpu|W_control_rd_data [0]),
	.datab(\u0|cpu0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(\u0|cpu0|cpu|R_ctrl_br_cmp~q ),
	.datad(\u0|cpu0|cpu|W_alu_result [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[0]~1 .lut_mask = 16'h0B08;
defparam \u0|cpu0|cpu|W_rf_wr_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~0_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~13_combout  & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [0] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~13_combout  & 
// (((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [0] & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~13_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [0]),
	.datad(\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~0 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \u0|jtag_uart|av_readdata[0]~1 (
// Equation(s):
// \u0|jtag_uart|av_readdata[0]~1_combout  = (\u0|jtag_uart|read_0~q  & (\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0])) # (!\u0|jtag_uart|read_0~q  & ((\u0|jtag_uart|ien_AF~q )))

	.dataa(\u0|jtag_uart|the_chinon100_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(\u0|jtag_uart|read_0~q ),
	.datac(\u0|jtag_uart|ien_AF~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|jtag_uart|av_readdata[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|av_readdata[0]~1 .lut_mask = 16'hB8B8;
defparam \u0|jtag_uart|av_readdata[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|jtag_uart|av_readdata[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~1 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~1_combout  = (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0]) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~11_combout  & \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )))) # 
// (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~11_combout  & 
// \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~11_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~1 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~2 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~2_combout  = (\u0|cpu0|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu0|cpu|av_ld_byte1_data [0])))) # (!\u0|cpu0|cpu|av_ld_rshift8~1_combout  & ((\u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~0_combout ) # 
// ((\u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~1_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~0_combout ),
	.datab(\u0|cpu0|cpu|av_ld_byte1_data [0]),
	.datac(\u0|cpu0|cpu|av_ld_rshift8~1_combout ),
	.datad(\u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~2 .lut_mask = 16'hCFCA;
defparam \u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \u0|cpu0|cpu|av_ld_byte0_data[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_byte0_data_nxt[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|av_ld_byte0_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[0]~0_combout  = (\u0|cpu0|cpu|R_ctrl_br_cmp~q  & \u0|cpu0|cpu|W_cmp_result~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|R_ctrl_br_cmp~q ),
	.datad(\u0|cpu0|cpu|W_cmp_result~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[0]~0 .lut_mask = 16'hF000;
defparam \u0|cpu0|cpu|W_rf_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wr_data[0]~2 (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wr_data[0]~2_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|av_ld_byte0_data [0])))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & ((\u0|cpu0|cpu|W_rf_wr_data[0]~1_combout ) # ((\u0|cpu0|cpu|W_rf_wr_data[0]~0_combout ))))

	.dataa(\u0|cpu0|cpu|W_rf_wr_data[0]~1_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu0|cpu|av_ld_byte0_data [0]),
	.datad(\u0|cpu0|cpu|W_rf_wr_data[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wr_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wr_data[0]~2 .lut_mask = 16'hF3E2;
defparam \u0|cpu0|cpu|W_rf_wr_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N3
dffeas \u0|cpu0|cpu|d_writedata[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|d_writedata [3])

	.dataa(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~4 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [3])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~q )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [3]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 16'hB8B8;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~6 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~6_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~q )) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31] & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~6 .lut_mask = 16'hD888;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[3]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[3]~feeder_combout  = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~6_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[3]~16 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[3]~16_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~15_combout ) # 
// ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [3] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [3] & (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [3]),
	.datac(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~15_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[3]~16 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|F_iw[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~12_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67 ))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~12_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a67 ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 .lut_mask = 16'hE0A0;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[3]~17 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[3]~17_combout  = ((\u0|cpu0|cpu|F_iw[3]~16_combout ) # (\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout )) # (!\u0|cpu0|cpu|D_iw[13]~0_combout )

	.dataa(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|F_iw[3]~16_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[3]~17 .lut_mask = 16'hFFF5;
defparam \u0|cpu0|cpu|F_iw[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \u0|cpu0|cpu|D_iw[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N2
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~9 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~9_combout  = (!\u0|cpu0|cpu|D_iw [3] & (!\u0|cpu0|cpu|D_iw [1] & (!\u0|cpu0|cpu|D_iw [2] & \u0|cpu0|cpu|D_iw [0])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~9 .lut_mask = 16'h0100;
defparam \u0|cpu0|cpu|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_force_src2_zero~10 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_force_src2_zero~10_combout  = (\u0|cpu0|cpu|Equal62~14_combout ) # ((!\u0|cpu0|cpu|D_iw [14] & \u0|cpu0|cpu|Equal62~13_combout ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|Equal62~14_combout ),
	.datad(\u0|cpu0|cpu|Equal62~13_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_force_src2_zero~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~10 .lut_mask = 16'hF3F0;
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_force_src2_zero~11 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_force_src2_zero~11_combout  = (\u0|cpu0|cpu|D_iw [15] & ((\u0|cpu0|cpu|D_ctrl_force_src2_zero~10_combout ))) # (!\u0|cpu0|cpu|D_iw [15] & (\u0|cpu0|cpu|Equal62~8_combout ))

	.dataa(\u0|cpu0|cpu|Equal62~8_combout ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|D_iw [15]),
	.datad(\u0|cpu0|cpu|D_ctrl_force_src2_zero~10_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_force_src2_zero~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~11 .lut_mask = 16'hFA0A;
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_force_src2_zero~3_combout  = (\u0|cpu0|cpu|D_iw [3] & (\u0|cpu0|cpu|D_iw [0] & ((\u0|cpu0|cpu|D_iw [2])))) # (!\u0|cpu0|cpu|D_iw [3] & (!\u0|cpu0|cpu|D_iw [0] & (\u0|cpu0|cpu|D_iw [1] & !\u0|cpu0|cpu|D_iw [2])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [0]),
	.datac(\u0|cpu0|cpu|D_iw [1]),
	.datad(\u0|cpu0|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_force_src2_zero~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 16'h8810;
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_force_src2_zero~4_combout  = (\u0|cpu0|cpu|D_iw [3] & (\u0|cpu0|cpu|D_iw [2] $ (((!\u0|cpu0|cpu|D_iw [0] & !\u0|cpu0|cpu|D_iw [1])))))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [0]),
	.datac(\u0|cpu0|cpu|D_iw [1]),
	.datad(\u0|cpu0|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_force_src2_zero~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~4 .lut_mask = 16'hA802;
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_force_src2_zero~17 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_force_src2_zero~17_combout  = (\u0|cpu0|cpu|D_iw [4] & ((\u0|cpu0|cpu|D_iw [5] & ((\u0|cpu0|cpu|D_ctrl_force_src2_zero~4_combout ))) # (!\u0|cpu0|cpu|D_iw [5] & (\u0|cpu0|cpu|D_ctrl_force_src2_zero~3_combout ))))

	.dataa(\u0|cpu0|cpu|D_ctrl_force_src2_zero~3_combout ),
	.datab(\u0|cpu0|cpu|D_iw [4]),
	.datac(\u0|cpu0|cpu|D_ctrl_force_src2_zero~4_combout ),
	.datad(\u0|cpu0|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_force_src2_zero~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~17 .lut_mask = 16'hC088;
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_force_src2_zero~9 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_force_src2_zero~9_combout  = (!\u0|cpu0|cpu|D_iw [4] & ((\u0|cpu0|cpu|Equal0~2_combout ) # ((\u0|cpu0|cpu|D_iw [5] & \u0|cpu0|cpu|Equal0~11_combout ))))

	.dataa(\u0|cpu0|cpu|Equal0~2_combout ),
	.datab(\u0|cpu0|cpu|D_iw [5]),
	.datac(\u0|cpu0|cpu|Equal0~11_combout ),
	.datad(\u0|cpu0|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_force_src2_zero~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~9 .lut_mask = 16'h00EA;
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_force_src2_zero~12 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_force_src2_zero~12_combout  = (\u0|cpu0|cpu|D_ctrl_force_src2_zero~17_combout ) # ((\u0|cpu0|cpu|D_ctrl_force_src2_zero~9_combout ) # ((\u0|cpu0|cpu|D_ctrl_force_src2_zero~11_combout  & \u0|cpu0|cpu|Equal0~4_combout )))

	.dataa(\u0|cpu0|cpu|D_ctrl_force_src2_zero~11_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_force_src2_zero~17_combout ),
	.datac(\u0|cpu0|cpu|Equal0~4_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_force_src2_zero~9_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_force_src2_zero~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~12 .lut_mask = 16'hFFEC;
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_force_src2_zero~16 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_force_src2_zero~16_combout  = (\u0|cpu0|cpu|Equal0~9_combout ) # (((\u0|cpu0|cpu|D_ctrl_force_src2_zero~12_combout ) # (!\u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~1_combout )) # (!\u0|cpu0|cpu|D_ctrl_force_src2_zero~15_combout ))

	.dataa(\u0|cpu0|cpu|Equal0~9_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_force_src2_zero~15_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_force_src2_zero~12_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_force_src2_zero~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~16 .lut_mask = 16'hFFBF;
defparam \u0|cpu0|cpu|D_ctrl_force_src2_zero~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \u0|cpu0|cpu|R_ctrl_force_src2_zero (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_force_src2_zero~16_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[4]~7 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[4]~7_combout  = (!\u0|cpu0|cpu|R_ctrl_force_src2_zero~q  & !\u0|cpu0|cpu|R_ctrl_hi_imm16~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|R_ctrl_force_src2_zero~q ),
	.datad(\u0|cpu0|cpu|R_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[4]~7 .lut_mask = 16'h000F;
defparam \u0|cpu0|cpu|R_src2_lo[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[0]~13 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[0]~13_combout  = (\u0|cpu0|cpu|R_src2_lo[4]~7_combout  & ((\u0|cpu0|cpu|R_src2_lo~8_combout  & ((\u0|cpu0|cpu|D_iw [6]))) # (!\u0|cpu0|cpu|R_src2_lo~8_combout  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]))))

	.dataa(\u0|cpu0|cpu|R_src2_lo[4]~7_combout ),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datac(\u0|cpu0|cpu|R_src2_lo~8_combout ),
	.datad(\u0|cpu0|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[0]~13 .lut_mask = 16'hA808;
defparam \u0|cpu0|cpu|R_src2_lo[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \u0|cpu0|cpu|E_src2[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[0]~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y22_N13
dffeas \u0|cpu0|cpu|E_shift_rot_cnt[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_cnt[0]~5_combout ),
	.asdata(\u0|cpu0|cpu|E_src2 [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N14
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_cnt[1]~7 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_cnt[1]~7_combout  = (\u0|cpu0|cpu|E_shift_rot_cnt [1] & (\u0|cpu0|cpu|E_shift_rot_cnt[0]~6  & VCC)) # (!\u0|cpu0|cpu|E_shift_rot_cnt [1] & (!\u0|cpu0|cpu|E_shift_rot_cnt[0]~6 ))
// \u0|cpu0|cpu|E_shift_rot_cnt[1]~8  = CARRY((!\u0|cpu0|cpu|E_shift_rot_cnt [1] & !\u0|cpu0|cpu|E_shift_rot_cnt[0]~6 ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|E_shift_rot_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|E_shift_rot_cnt[0]~6 ),
	.combout(\u0|cpu0|cpu|E_shift_rot_cnt[1]~7_combout ),
	.cout(\u0|cpu0|cpu|E_shift_rot_cnt[1]~8 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_cnt[1]~7 .lut_mask = 16'hC303;
defparam \u0|cpu0|cpu|E_shift_rot_cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y22_N15
dffeas \u0|cpu0|cpu|E_shift_rot_cnt[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_cnt[1]~7_combout ),
	.asdata(\u0|cpu0|cpu|E_src2 [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N16
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_cnt[2]~9 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_cnt[2]~9_combout  = (\u0|cpu0|cpu|E_shift_rot_cnt [2] & ((GND) # (!\u0|cpu0|cpu|E_shift_rot_cnt[1]~8 ))) # (!\u0|cpu0|cpu|E_shift_rot_cnt [2] & (\u0|cpu0|cpu|E_shift_rot_cnt[1]~8  $ (GND)))
// \u0|cpu0|cpu|E_shift_rot_cnt[2]~10  = CARRY((\u0|cpu0|cpu|E_shift_rot_cnt [2]) # (!\u0|cpu0|cpu|E_shift_rot_cnt[1]~8 ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|E_shift_rot_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|E_shift_rot_cnt[1]~8 ),
	.combout(\u0|cpu0|cpu|E_shift_rot_cnt[2]~9_combout ),
	.cout(\u0|cpu0|cpu|E_shift_rot_cnt[2]~10 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_cnt[2]~9 .lut_mask = 16'h3CCF;
defparam \u0|cpu0|cpu|E_shift_rot_cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y22_N17
dffeas \u0|cpu0|cpu|E_shift_rot_cnt[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_cnt[2]~9_combout ),
	.asdata(\u0|cpu0|cpu|E_src2 [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N22
cycloneive_lcell_comb \u0|cpu0|cpu|E_stall~1 (
// Equation(s):
// \u0|cpu0|cpu|E_stall~1_combout  = (\u0|cpu0|cpu|E_shift_rot_cnt [0]) # ((\u0|cpu0|cpu|E_new_inst~q ) # ((\u0|cpu0|cpu|E_shift_rot_cnt [1]) # (\u0|cpu0|cpu|E_shift_rot_cnt [2])))

	.dataa(\u0|cpu0|cpu|E_shift_rot_cnt [0]),
	.datab(\u0|cpu0|cpu|E_new_inst~q ),
	.datac(\u0|cpu0|cpu|E_shift_rot_cnt [1]),
	.datad(\u0|cpu0|cpu|E_shift_rot_cnt [2]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_stall~1 .lut_mask = 16'hFFFE;
defparam \u0|cpu0|cpu|E_stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N18
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_cnt[3]~11 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_cnt[3]~11_combout  = (\u0|cpu0|cpu|E_shift_rot_cnt [3] & (\u0|cpu0|cpu|E_shift_rot_cnt[2]~10  & VCC)) # (!\u0|cpu0|cpu|E_shift_rot_cnt [3] & (!\u0|cpu0|cpu|E_shift_rot_cnt[2]~10 ))
// \u0|cpu0|cpu|E_shift_rot_cnt[3]~12  = CARRY((!\u0|cpu0|cpu|E_shift_rot_cnt [3] & !\u0|cpu0|cpu|E_shift_rot_cnt[2]~10 ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|E_shift_rot_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu0|cpu|E_shift_rot_cnt[2]~10 ),
	.combout(\u0|cpu0|cpu|E_shift_rot_cnt[3]~11_combout ),
	.cout(\u0|cpu0|cpu|E_shift_rot_cnt[3]~12 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_cnt[3]~11 .lut_mask = 16'hC303;
defparam \u0|cpu0|cpu|E_shift_rot_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y22_N19
dffeas \u0|cpu0|cpu|E_shift_rot_cnt[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_cnt[3]~11_combout ),
	.asdata(\u0|cpu0|cpu|E_src2 [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N20
cycloneive_lcell_comb \u0|cpu0|cpu|E_shift_rot_cnt[4]~13 (
// Equation(s):
// \u0|cpu0|cpu|E_shift_rot_cnt[4]~13_combout  = \u0|cpu0|cpu|E_shift_rot_cnt[3]~12  $ (\u0|cpu0|cpu|E_shift_rot_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_shift_rot_cnt [4]),
	.cin(\u0|cpu0|cpu|E_shift_rot_cnt[3]~12 ),
	.combout(\u0|cpu0|cpu|E_shift_rot_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_cnt[4]~13 .lut_mask = 16'h0FF0;
defparam \u0|cpu0|cpu|E_shift_rot_cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y22_N21
dffeas \u0|cpu0|cpu|E_shift_rot_cnt[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_shift_rot_cnt[4]~13_combout ),
	.asdata(\u0|cpu0|cpu|E_src2 [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N8
cycloneive_lcell_comb \u0|cpu0|cpu|E_stall~0 (
// Equation(s):
// \u0|cpu0|cpu|E_stall~0_combout  = (\u0|cpu0|cpu|E_valid_from_R~q  & \u0|cpu0|cpu|R_ctrl_shift_rot~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datad(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_stall~0 .lut_mask = 16'hF000;
defparam \u0|cpu0|cpu|E_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N10
cycloneive_lcell_comb \u0|cpu0|cpu|E_stall~2 (
// Equation(s):
// \u0|cpu0|cpu|E_stall~2_combout  = (\u0|cpu0|cpu|E_stall~0_combout  & ((\u0|cpu0|cpu|E_stall~1_combout ) # ((\u0|cpu0|cpu|E_shift_rot_cnt [4]) # (\u0|cpu0|cpu|E_shift_rot_cnt [3]))))

	.dataa(\u0|cpu0|cpu|E_stall~1_combout ),
	.datab(\u0|cpu0|cpu|E_shift_rot_cnt [4]),
	.datac(\u0|cpu0|cpu|E_stall~0_combout ),
	.datad(\u0|cpu0|cpu|E_shift_rot_cnt [3]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_stall~2 .lut_mask = 16'hF0E0;
defparam \u0|cpu0|cpu|E_stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \u0|cpu0|cpu|av_ld_waiting_for_data (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_waiting_for_data_nxt~0_combout  = (\u0|cpu0|cpu|av_ld_waiting_for_data~q  & (((!\u0|cpu0|cpu|d_read~q )))) # (!\u0|cpu0|cpu|av_ld_waiting_for_data~q  & (\u0|cpu0|cpu|R_ctrl_ld~q  & ((\u0|cpu0|cpu|E_new_inst~q ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu0|cpu|d_read~q ),
	.datac(\u0|cpu0|cpu|E_new_inst~q ),
	.datad(\u0|cpu0|cpu|av_ld_waiting_for_data~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 16'h33A0;
defparam \u0|cpu0|cpu|av_ld_waiting_for_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \u0|cpu0|cpu|av_ld_waiting_for_data_nxt~1 (
// Equation(s):
// \u0|cpu0|cpu|av_ld_waiting_for_data_nxt~1_combout  = (\u0|cpu0|cpu|av_ld_waiting_for_data_nxt~0_combout ) # ((\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & \u0|cpu0|cpu|av_ld_waiting_for_data~q ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datac(\u0|cpu0|cpu|av_ld_waiting_for_data~q ),
	.datad(\u0|cpu0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|av_ld_waiting_for_data_nxt~1 .lut_mask = 16'hFFC0;
defparam \u0|cpu0|cpu|av_ld_waiting_for_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \u0|cpu0|cpu|E_stall~3 (
// Equation(s):
// \u0|cpu0|cpu|E_stall~3_combout  = (\u0|cpu0|cpu|E_valid_from_R~q  & ((\u0|cpu0|cpu|av_ld_waiting_for_data_nxt~1_combout ) # ((\u0|cpu0|cpu|av_ld_aligning_data_nxt~2_combout  & !\u0|cpu0|cpu|D_ctrl_mem32~0_combout ))))

	.dataa(\u0|cpu0|cpu|av_ld_aligning_data_nxt~2_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_mem32~0_combout ),
	.datac(\u0|cpu0|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.datad(\u0|cpu0|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_stall~3 .lut_mask = 16'hF200;
defparam \u0|cpu0|cpu|E_stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N16
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_st~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_st~0_combout  = (!\u0|cpu0|cpu|D_iw [1] & (\u0|cpu0|cpu|D_iw [0] & ((!\u0|cpu0|cpu|D_iw [4]) # (!\u0|cpu0|cpu|D_iw [3]))))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [4]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_st~0 .lut_mask = 16'h1300;
defparam \u0|cpu0|cpu|D_ctrl_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N17
dffeas \u0|cpu0|cpu|R_ctrl_st (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u0|cpu0|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \u0|cpu0|cpu|E_stall~4 (
// Equation(s):
// \u0|cpu0|cpu|E_stall~4_combout  = (\u0|cpu0|cpu|R_ctrl_ld~q  & ((\u0|cpu0|cpu|E_stall~3_combout ) # ((\u0|cpu0|cpu|E_new_inst~q )))) # (!\u0|cpu0|cpu|R_ctrl_ld~q  & (((\u0|cpu0|cpu|E_new_inst~q  & \u0|cpu0|cpu|R_ctrl_st~q ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu0|cpu|E_stall~3_combout ),
	.datac(\u0|cpu0|cpu|E_new_inst~q ),
	.datad(\u0|cpu0|cpu|R_ctrl_st~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_stall~4 .lut_mask = 16'hF8A8;
defparam \u0|cpu0|cpu|E_stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \u0|cpu0|cpu|E_stall~5 (
// Equation(s):
// \u0|cpu0|cpu|E_stall~5_combout  = (\u0|cpu0|cpu|E_stall~2_combout ) # ((\u0|cpu0|cpu|E_stall~4_combout ) # ((\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~2_combout  & \u0|cpu0|cpu|d_write~q )))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~2_combout ),
	.datab(\u0|cpu0|cpu|E_stall~2_combout ),
	.datac(\u0|cpu0|cpu|d_write~q ),
	.datad(\u0|cpu0|cpu|E_stall~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_stall~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_stall~5 .lut_mask = 16'hFFEC;
defparam \u0|cpu0|cpu|E_stall~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \u0|cpu0|cpu|W_valid~0 (
// Equation(s):
// \u0|cpu0|cpu|W_valid~0_combout  = (\u0|cpu0|cpu|E_valid_from_R~q  & !\u0|cpu0|cpu|E_stall~5_combout )

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_stall~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_valid~0 .lut_mask = 16'h00AA;
defparam \u0|cpu0|cpu|W_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N31
dffeas \u0|cpu0|cpu|W_valid (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_valid .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \u0|cpu0|cpu|D_wr_dst_reg~2 (
// Equation(s):
// \u0|cpu0|cpu|D_wr_dst_reg~2_combout  = (!\u0|cpu0|cpu|D_dst_regnum[2]~7_combout  & (!\u0|cpu0|cpu|D_dst_regnum[4]~6_combout  & !\u0|cpu0|cpu|D_dst_regnum[0]~5_combout ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|D_dst_regnum[2]~7_combout ),
	.datac(\u0|cpu0|cpu|D_dst_regnum[4]~6_combout ),
	.datad(\u0|cpu0|cpu|D_dst_regnum[0]~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_wr_dst_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_wr_dst_reg~2 .lut_mask = 16'h0003;
defparam \u0|cpu0|cpu|D_wr_dst_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N12
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~15 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~15_combout  = (!\u0|cpu0|cpu|D_iw [3] & (!\u0|cpu0|cpu|D_iw [1] & (\u0|cpu0|cpu|D_iw [2] & \u0|cpu0|cpu|D_iw [0])))

	.dataa(\u0|cpu0|cpu|D_iw [3]),
	.datab(\u0|cpu0|cpu|D_iw [1]),
	.datac(\u0|cpu0|cpu|D_iw [2]),
	.datad(\u0|cpu0|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~15 .lut_mask = 16'h1000;
defparam \u0|cpu0|cpu|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \u0|cpu0|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \u0|cpu0|cpu|D_wr_dst_reg~0_combout  = (!\u0|cpu0|cpu|D_iw [4] & ((\u0|cpu0|cpu|Equal0~8_combout ) # ((!\u0|cpu0|cpu|D_iw [5] & \u0|cpu0|cpu|Equal0~9_combout ))))

	.dataa(\u0|cpu0|cpu|D_iw [4]),
	.datab(\u0|cpu0|cpu|D_iw [5]),
	.datac(\u0|cpu0|cpu|Equal0~9_combout ),
	.datad(\u0|cpu0|cpu|Equal0~8_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_wr_dst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_wr_dst_reg~0 .lut_mask = 16'h5510;
defparam \u0|cpu0|cpu|D_wr_dst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \u0|cpu0|cpu|D_wr_dst_reg~1 (
// Equation(s):
// \u0|cpu0|cpu|D_wr_dst_reg~1_combout  = (\u0|cpu0|cpu|Equal0~15_combout ) # ((\u0|cpu0|cpu|R_ctrl_br_nxt~1_combout ) # (\u0|cpu0|cpu|D_wr_dst_reg~0_combout ))

	.dataa(\u0|cpu0|cpu|Equal0~15_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_br_nxt~1_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|D_wr_dst_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_wr_dst_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_wr_dst_reg~1 .lut_mask = 16'hFFEE;
defparam \u0|cpu0|cpu|D_wr_dst_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \u0|cpu0|cpu|D_wr_dst_reg~3 (
// Equation(s):
// \u0|cpu0|cpu|D_wr_dst_reg~3_combout  = (!\u0|cpu0|cpu|D_wr_dst_reg~1_combout  & ((\u0|cpu0|cpu|D_dst_regnum[3]~4_combout ) # ((\u0|cpu0|cpu|D_dst_regnum[1]~1_combout ) # (!\u0|cpu0|cpu|D_wr_dst_reg~2_combout ))))

	.dataa(\u0|cpu0|cpu|D_dst_regnum[3]~4_combout ),
	.datab(\u0|cpu0|cpu|D_dst_regnum[1]~1_combout ),
	.datac(\u0|cpu0|cpu|D_wr_dst_reg~2_combout ),
	.datad(\u0|cpu0|cpu|D_wr_dst_reg~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_wr_dst_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_wr_dst_reg~3 .lut_mask = 16'h00EF;
defparam \u0|cpu0|cpu|D_wr_dst_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \u0|cpu0|cpu|R_wr_dst_reg (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_wr_dst_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \u0|cpu0|cpu|W_rf_wren (
// Equation(s):
// \u0|cpu0|cpu|W_rf_wren~combout  = (\u0|rst_controller|r_sync_rst~q ) # ((\u0|cpu0|cpu|W_valid~q  & \u0|cpu0|cpu|R_wr_dst_reg~q ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|W_valid~q ),
	.datac(\u0|rst_controller|r_sync_rst~q ),
	.datad(\u0|cpu0|cpu|R_wr_dst_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_rf_wren~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_rf_wren .lut_mask = 16'hFCF0;
defparam \u0|cpu0|cpu|W_rf_wren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \u0|cpu0|cpu|d_writedata[0]~feeder (
// Equation(s):
// \u0|cpu0|cpu|d_writedata[0]~feeder_combout  = \u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|d_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|d_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \u0|cpu0|cpu|d_writedata[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|d_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout  = (\u0|cpu0|cpu|d_writedata [0] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~1 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N3
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [0]))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [0]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [0]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 16'hFA0A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~18 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~18_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [33])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [33]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~18 .lut_mask = 16'hE2C0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[30] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~14 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~14_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [30] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~14 .lut_mask = 16'hFD00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N15
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[30] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~47 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~47_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [30])))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [30] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [30]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [30]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~47 .lut_mask = 16'hAEA4;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~7 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~7_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [31])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~47_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [31]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~47_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [31]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~7 .lut_mask = 16'hEE02;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~7_combout 

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~feeder .lut_mask = 16'hCCCC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31]~feeder_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[31]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [31]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[31]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[31] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~17 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~17_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [31])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [28]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [31]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~17 .lut_mask = 16'hD888;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[28] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~43 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~43_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [28])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [28])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [28]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [28]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~43 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~44 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~44_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~43_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [30] & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~43_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [30] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~43_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [30]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~44 .lut_mask = 16'hCE0A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[29] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N9
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[29] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~13 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~13_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [29] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [29]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~13 .lut_mask = 16'hFD00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N5
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[29] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~45 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~45_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [29])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [29])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [29]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [29]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~45 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~46 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~46_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~45_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [31])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~45_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [31]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~45_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [31]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~46 .lut_mask = 16'hCE0A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[30] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[30]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [30]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[30]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[30] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~16 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~16_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [30])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [27]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [30]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~16 .lut_mask = 16'hD888;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[27] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~41 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~41_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [27])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [27])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [27]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [27]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~41 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~42 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~42_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [29])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~41_combout ) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [29]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~41_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [29]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~42 .lut_mask = 16'hDC50;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[28] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~10 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~10_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [26] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [26]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~10 .lut_mask = 16'hFD00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N23
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[26] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~39 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~39_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [26]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [26]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [26]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~39 .lut_mask = 16'hE4E4;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~40 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~40_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [28] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~39_combout ) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [28] & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [28]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~39_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~40 .lut_mask = 16'hD5C0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[27] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~9 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~9_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [25] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [25]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~9 .lut_mask = 16'hAA8A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[25] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~37 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~37_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [25]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [25]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [25]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~37 .lut_mask = 16'hE4E4;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~38 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~38_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [27]))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~37_combout ) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [27]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [27]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~38 .lut_mask = 16'hD5C0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[26] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[26]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [26]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[26]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[26] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout  = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2] $ (VCC)
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~1  = CARRY(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .lut_mask = 16'h33CC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~0_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [26])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout 
// ))))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [26]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~0 .lut_mask = 16'hB8F0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N3
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~1_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [27]))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout 
// )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [27]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~1 .lut_mask = 16'hCAAA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N9
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~4 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~4_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2] & !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [3]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [2]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~4 .lut_mask = 16'h0088;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[8]~6 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[8]~6_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~4_combout ))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|Equal0~4_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[8]~6 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N23
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[8]~6_combout ),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_payload~28 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout  = (\u0|cpu0|cpu|d_writedata [8] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|d_writedata [8]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~28 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[8]~27 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[8]~27_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [8])) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [8])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [8]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[8]~27 .lut_mask = 16'hF5A0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_data[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~23 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~23_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [23])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [20])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [23]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~23 .lut_mask = 16'hEA40;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N29
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[20] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~18 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~18_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [20] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [20]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~18 .lut_mask = 16'hCC8C;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[20] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~53 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~53_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [20]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [20]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [20]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [20]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~53 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~54 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~54_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [22] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~53_combout )))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [22] & 
// (((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~53_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [22]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~53_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~54 .lut_mask = 16'h8F88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[21] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~19 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~19_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [19] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [19]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~19 .lut_mask = 16'hA8AA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~55 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~55_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [19]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [19]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [19]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [19]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~55 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~56 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~56_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [21] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~55_combout )))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [21] & 
// (((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~55_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [21]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~55_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~56 .lut_mask = 16'h8F88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N21
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[20] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~21 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~21_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [18] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [18]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~21 .lut_mask = 16'hF0D0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[18] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~59 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~59_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [18]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [18]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [18]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [18]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~59 .lut_mask = 16'hFC0C;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~60 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~60_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [20]))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~59_combout ) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [20]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [20]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~59_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~60 .lut_mask = 16'hD5C0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[19] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[19] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~13 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~13_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [19])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [16])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [19]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~13 .lut_mask = 16'hEA40;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[16] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~8 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~8_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [16] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [16]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~8 .lut_mask = 16'hF0B0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[16] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~35 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~35_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [16]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [16]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [16]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~35 .lut_mask = 16'hEE44;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~36 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~36_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [18])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~35_combout ) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [18]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~35_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [18]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~36 .lut_mask = 16'hF444;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[17] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[17] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~0_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & 
// ((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [17]))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 16'h028A;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~1_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~0_combout ) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~q ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~1 .lut_mask = 16'hFFC0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N7
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout  = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~12 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~12_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [27])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a 
// [24])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [27]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~12 .lut_mask = 16'hEA40;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[24] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~6 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~6_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [24] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [24]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~6 .lut_mask = 16'hCC8C;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[24] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~30 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~30_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [24]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [24]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [24]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [24]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~30 .lut_mask = 16'hFC0C;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~32 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~32_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~30_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [26])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~30_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [26])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~30_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [26]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~32 .lut_mask = 16'hC0EA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[25] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[25] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|always1~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|always1~0_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [25] & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [25]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|always1~0 .lut_mask = 16'hC000;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~0_combout  = (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~q ) # ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [1]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|always1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~0 .lut_mask = 16'h3230;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~28 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~28_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [35])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~q  & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux37~0_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_error~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [35]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|Mux37~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~28 .lut_mask = 16'hE2C0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[34] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [17]))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo 
// [34] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [17]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~0 .lut_mask = 16'hE4CC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[10] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout  = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[7]~15  $ 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonAReg [10]),
	.cin(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .lut_mask = 16'hF00F;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr~0_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [35] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo 
// [35] & ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr~q )))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 16'h22A0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~0_combout  = (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q  & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q  & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|debugaccess~q )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~0 .lut_mask = 16'h1000;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~1_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~0_combout ) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr~q  & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~1 .lut_mask = 16'hFFA0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|ociram_wr_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~2 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~2_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~2 .lut_mask = 16'hC0AA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[16] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[16] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[16]~4 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[16]~4_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [16] & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout )))) # (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [16] & (((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout ))))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [16]),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[16]~4 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|F_iw[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[16]~5 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[16]~5_combout  = (\u0|cpu0|cpu|F_iw[16]~4_combout ) # (((\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout )) # 
// (!\u0|cpu0|cpu|D_iw[13]~0_combout ))

	.dataa(\u0|cpu0|cpu|F_iw[16]~4_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~5_combout ),
	.datad(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[16]~5 .lut_mask = 16'hEAFF;
defparam \u0|cpu0|cpu|F_iw[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \u0|cpu0|cpu|D_iw[16] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[16]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N6
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~11 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~11_combout  = (!\u0|cpu0|cpu|D_iw [15] & \u0|cpu0|cpu|D_iw [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|D_iw [15]),
	.datad(\u0|cpu0|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~11 .lut_mask = 16'h0F00;
defparam \u0|cpu0|cpu|D_ctrl_exception~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N28
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~7 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~7_combout  = (\u0|cpu0|cpu|D_iw [14] & (\u0|cpu0|cpu|D_iw [15] & (\u0|cpu0|cpu|D_iw [16] $ (\u0|cpu0|cpu|D_iw [12])))) # (!\u0|cpu0|cpu|D_iw [14] & (!\u0|cpu0|cpu|D_iw [16] & ((\u0|cpu0|cpu|D_iw [12]))))

	.dataa(\u0|cpu0|cpu|D_iw [16]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|D_iw [15]),
	.datad(\u0|cpu0|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~7 .lut_mask = 16'h5180;
defparam \u0|cpu0|cpu|D_ctrl_exception~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N30
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~24 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~24_combout  = (\u0|cpu0|cpu|D_iw [13] & (\u0|cpu0|cpu|D_iw [11] & \u0|cpu0|cpu|D_ctrl_exception~7_combout ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|D_iw [13]),
	.datac(\u0|cpu0|cpu|D_iw [11]),
	.datad(\u0|cpu0|cpu|D_ctrl_exception~7_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~24 .lut_mask = 16'hC000;
defparam \u0|cpu0|cpu|D_ctrl_exception~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N20
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~10 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~10_combout  = (\u0|cpu0|cpu|D_iw [13] & (((\u0|cpu0|cpu|D_iw [11] & !\u0|cpu0|cpu|D_iw [14])) # (!\u0|cpu0|cpu|D_iw [12])))

	.dataa(\u0|cpu0|cpu|D_iw [11]),
	.datab(\u0|cpu0|cpu|D_iw [14]),
	.datac(\u0|cpu0|cpu|D_iw [13]),
	.datad(\u0|cpu0|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~10 .lut_mask = 16'h20F0;
defparam \u0|cpu0|cpu|D_ctrl_exception~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N8
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~12 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~12_combout  = (\u0|cpu0|cpu|Equal0~4_combout  & ((\u0|cpu0|cpu|D_ctrl_exception~24_combout ) # ((\u0|cpu0|cpu|D_ctrl_exception~11_combout  & \u0|cpu0|cpu|D_ctrl_exception~10_combout ))))

	.dataa(\u0|cpu0|cpu|D_ctrl_exception~11_combout ),
	.datab(\u0|cpu0|cpu|Equal0~4_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_exception~24_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_exception~10_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~12 .lut_mask = 16'hC8C0;
defparam \u0|cpu0|cpu|D_ctrl_exception~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_exception~22 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_exception~22_combout  = (\u0|cpu0|cpu|D_ctrl_exception~12_combout ) # (((!\u0|cpu0|cpu|D_ctrl_exception~17_combout ) # (!\u0|cpu0|cpu|D_ctrl_exception~21_combout )) # (!\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ))

	.dataa(\u0|cpu0|cpu|D_ctrl_exception~12_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_exception~21_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_exception~17_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_exception~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_exception~22 .lut_mask = 16'hBFFF;
defparam \u0|cpu0|cpu|D_ctrl_exception~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N1
dffeas \u0|cpu0|cpu|R_ctrl_exception (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_exception~22_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout  = (!\u0|cpu0|cpu|R_ctrl_break~q  & !\u0|cpu0|cpu|R_ctrl_exception~q )

	.dataa(\u0|cpu0|cpu|R_ctrl_break~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|R_ctrl_exception~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_sel_nxt.10~1 .lut_mask = 16'h0505;
defparam \u0|cpu0|cpu|F_pc_sel_nxt.10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_plus_one[13]~26 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_plus_one[13]~26_combout  = \u0|cpu0|cpu|F_pc [13] $ (\u0|cpu0|cpu|F_pc_plus_one[12]~25 )

	.dataa(\u0|cpu0|cpu|F_pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|cpu0|cpu|F_pc_plus_one[12]~25 ),
	.combout(\u0|cpu0|cpu|F_pc_plus_one[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_plus_one[13]~26 .lut_mask = 16'h5A5A;
defparam \u0|cpu0|cpu|F_pc_plus_one[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[13]~5 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[13]~5_combout  = ((\u0|cpu0|cpu|F_pc_sel_nxt~0_combout  & (\u0|cpu0|cpu|Add1~48_combout )) # (!\u0|cpu0|cpu|F_pc_sel_nxt~0_combout  & ((\u0|cpu0|cpu|F_pc_plus_one[13]~26_combout )))) # (!\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout 
// )

	.dataa(\u0|cpu0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u0|cpu0|cpu|Add1~48_combout ),
	.datac(\u0|cpu0|cpu|F_pc_plus_one[13]~26_combout ),
	.datad(\u0|cpu0|cpu|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[13]~5 .lut_mask = 16'hDDF5;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N25
dffeas \u0|cpu0|cpu|F_pc[13] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_pc_no_crst_nxt[13]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc[13] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  = (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & (\u0|cpu0|cpu|F_pc [13] & (!\u0|cpu0|cpu|F_pc [12] & \u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout )))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|cpu0|cpu|F_pc [13]),
	.datac(\u0|cpu0|cpu|F_pc [12]),
	.datad(\u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|WideOr1~combout  = (\u0|mm_interconnect_0|cmd_demux|src4_valid~3_combout  & ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]) # ((\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & 
// \u0|mm_interconnect_0|cmd_mux_004|saved_grant [1])))) # (!\u0|mm_interconnect_0|cmd_demux|src4_valid~3_combout  & (\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]))))

	.dataa(\u0|mm_interconnect_0|cmd_demux|src4_valid~3_combout ),
	.datab(\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|WideOr1 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_004|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~2_combout  = (\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout  & (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & 
// (\u0|mm_interconnect_0|cmd_mux_004|WideOr1~combout  & !\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|WideOr1~combout ),
	.datad(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~2_combout  & (\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~2_combout  & 
// (\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0]) # (!\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~2_combout ),
	.datab(\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hB250;
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|update_grant~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|update_grant~0_combout  = (!\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q )

	.dataa(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|update_grant~0 .lut_mask = 16'h5050;
defparam \u0|mm_interconnect_0|cmd_mux_004|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0_combout  = !\u0|mm_interconnect_0|cmd_mux_004|update_grant~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|update_grant~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|update_grant~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|update_grant~2_combout  = (\u0|mm_interconnect_0|cmd_mux_004|WideOr1~combout  & (\u0|mm_interconnect_0|cmd_mux_004|update_grant~1_combout  & (\u0|mm_interconnect_0|cmd_mux_004|update_grant~0_combout ))) # 
// (!\u0|mm_interconnect_0|cmd_mux_004|WideOr1~combout  & (((!\u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~q ))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|update_grant~1_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|update_grant~0_combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|WideOr1~combout ),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|update_grant~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|update_grant~2 .lut_mask = 16'h808F;
defparam \u0|mm_interconnect_0|cmd_mux_004|update_grant~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout  = (\u0|mm_interconnect_0|cmd_mux_004|update_grant~2_combout  & ((\u0|mm_interconnect_0|cmd_demux|src4_valid~3_combout ) # (\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout )))

	.dataa(\u0|mm_interconnect_0|cmd_demux|src4_valid~3_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|update_grant~2_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 .lut_mask = 16'hCC88;
defparam \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout  = (\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & ((\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1]) # ((!\u0|mm_interconnect_0|cmd_demux|src4_valid~3_combout  & 
// !\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0]))))

	.dataa(\u0|mm_interconnect_0|cmd_demux|src4_valid~3_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0]),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1]),
	.datad(\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 .lut_mask = 16'hF100;
defparam \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_004|update_grant~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|src_data[49] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|src_data [49] = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & ((\u0|cpu0|cpu|W_alu_result [13]) # ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1] & \u0|cpu0|cpu|F_pc [11])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1] & ((\u0|cpu0|cpu|F_pc [11]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(\u0|cpu0|cpu|W_alu_result [13]),
	.datad(\u0|cpu0|cpu|F_pc [11]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|src_data [49]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[49] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_004|src_data[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~feeder_combout  = \u0|mm_interconnect_0|cmd_mux_004|src_data [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|src_data [49]),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~18 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~18_combout  = (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47 )) # 
// (!\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15 )))))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a47 ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a15 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~18 .lut_mask = 16'h2230;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~19 (
// Equation(s):
// \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~19_combout  = (\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~18_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79 ))

	.dataa(gnd),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a79 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~18_combout ),
	.cin(gnd),
	.combout(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~19 .lut_mask = 16'hFFC0;
defparam \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[15]~24 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[15]~24_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~23_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [15])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [15])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [15]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~23_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[15]~24 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|F_iw[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[15]~25 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[15]~25_combout  = (\u0|cpu0|cpu|F_iw[15]~24_combout ) # (((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~19_combout  & \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # 
// (!\u0|cpu0|cpu|D_iw[13]~0_combout ))

	.dataa(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~19_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datac(\u0|cpu0|cpu|F_iw[15]~24_combout ),
	.datad(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[15]~25 .lut_mask = 16'hF8FF;
defparam \u0|cpu0|cpu|F_iw[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \u0|cpu0|cpu|D_iw[15] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[15]~25_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneive_lcell_comb \u0|cpu0|cpu|E_src1[11]~4 (
// Equation(s):
// \u0|cpu0|cpu|E_src1[11]~4_combout  = (\u0|cpu0|cpu|R_src1~36_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]))) # (!\u0|cpu0|cpu|R_src1~36_combout  & (\u0|cpu0|cpu|D_iw [15]))

	.dataa(\u0|cpu0|cpu|D_iw [15]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_src1~36_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src1[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[11]~4 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|E_src1[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N9
dffeas \u0|cpu0|cpu|E_src1[11] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src1[11]~4_combout ),
	.asdata(\u0|cpu0|cpu|F_pc_plus_one[9]~18_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|R_src1~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[9]~18 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[9]~18_combout  = (!\u0|cpu0|cpu|R_ctrl_exception~q  & ((\u0|cpu0|cpu|R_ctrl_break~q ) # ((\u0|cpu0|cpu|F_pc_plus_one[9]~18_combout ) # (\u0|cpu0|cpu|F_pc_sel_nxt~0_combout ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_break~q ),
	.datab(\u0|cpu0|cpu|R_ctrl_exception~q ),
	.datac(\u0|cpu0|cpu|F_pc_plus_one[9]~18_combout ),
	.datad(\u0|cpu0|cpu|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[9]~18 .lut_mask = 16'h3332;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
cycloneive_lcell_comb \u0|cpu0|cpu|F_pc_no_crst_nxt[9]~4 (
// Equation(s):
// \u0|cpu0|cpu|F_pc_no_crst_nxt[9]~4_combout  = (\u0|cpu0|cpu|F_pc_no_crst_nxt[9]~18_combout  & ((\u0|cpu0|cpu|R_ctrl_break~q ) # ((\u0|cpu0|cpu|Add1~36_combout ) # (!\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_break~q ),
	.datab(\u0|cpu0|cpu|Add1~36_combout ),
	.datac(\u0|cpu0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u0|cpu0|cpu|F_pc_no_crst_nxt[9]~18_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_pc_no_crst_nxt[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[9]~4 .lut_mask = 16'hEF00;
defparam \u0|cpu0|cpu|F_pc_no_crst_nxt[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N23
dffeas \u0|cpu0|cpu|F_pc[9] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_pc_no_crst_nxt[9]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~0_combout  = (!\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & (\u0|cpu0|cpu|F_pc [13] & (!\u0|cpu0|cpu|F_pc [12] & \u0|mm_interconnect_0|cmd_mux_004|saved_grant 
// [1])))

	.dataa(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|cpu0|cpu|F_pc [13]),
	.datac(\u0|cpu0|cpu|F_pc [12]),
	.datad(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~0 .lut_mask = 16'h0400;
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~1_combout  = (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q  & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & 
// !\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q ),
	.datab(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~1 .lut_mask = 16'h0044;
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~2 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~2_combout  = (\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~0_combout ) # ((\u0|cpu0|cpu|F_pc [9] & (\u0|mm_interconnect_0|router_001|Equal2~0_combout  & 
// \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~1_combout )))

	.dataa(\u0|cpu0|cpu|F_pc [9]),
	.datab(\u0|mm_interconnect_0|router_001|Equal2~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~0_combout ),
	.datad(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~2 .lut_mask = 16'hF8F0;
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~4 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~4_combout  = (\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~2_combout ) # ((\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~3_combout  & 
// (!\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~2_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~3_combout ),
	.datac(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~4 .lut_mask = 16'hAEAA;
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~5 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~5_combout  = (\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~q ) # ((!\u0|cpu0|cpu|i_read~q  & (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  
// & \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~4_combout )))

	.dataa(\u0|cpu0|cpu|i_read~q ),
	.datab(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~q ),
	.datac(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~4_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~5 .lut_mask = 16'hDCCC;
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~6 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~6_combout  = (\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~5_combout  & (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & !\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )))

	.dataa(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~5_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~6 .lut_mask = 16'h0002;
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N15
dffeas \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout  = (!\u0|cpu0|cpu|i_read~q  & (!\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~q  & (\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~3_combout  & 
// \u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q )))

	.dataa(\u0|cpu0|cpu|i_read~q ),
	.datab(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~q ),
	.datac(\u0|mm_interconnect_0|cpu0_instruction_master_translator|read_accepted~3_combout ),
	.datad(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2 .lut_mask = 16'h1000;
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout  = (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout  & ((\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]) # ((!\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0] & 
// !\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datad(\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .lut_mask = 16'hA0A2;
defparam \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N13
dffeas \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_003|update_grant~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~1_combout  = (\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[1][73]~q )) # 
// (!\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[1][73]~q ),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~1 .lut_mask = 16'hF5A0;
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[0]~1_combout  = (\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout ) # ((\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hFFB0;
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|always0~0_combout  = (\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|always0~0 .lut_mask = 16'hCCFF;
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][73] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][73]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][73] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  = (\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][55]~q ) # 
// (!\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][73]~q )))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][73]~q ),
	.datac(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datad(\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 .lut_mask = 16'h3F00;
defparam \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][73]~q  & 
// \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q )) # (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][73]~q ),
	.datab(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q ),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 16'h2033;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout  = (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout  & 
// !\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~1 .lut_mask = 16'h0010;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~2_combout  = (\u0|cpu0|cpu|d_read~q  & (((\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout )))) # (!\u0|cpu0|cpu|d_read~q  & (((!\u0|cpu0|cpu|d_write~q )) # 
// (!\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~1_combout )))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~1_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datac(\u0|cpu0|cpu|d_write~q ),
	.datad(\u0|cpu0|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~2 .lut_mask = 16'hCC5F;
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \u0|cpu0|cpu|E_st_stall (
// Equation(s):
// \u0|cpu0|cpu|E_st_stall~combout  = (\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~2_combout  & ((\u0|cpu0|cpu|d_write~q ) # ((\u0|cpu0|cpu|E_new_inst~q  & \u0|cpu0|cpu|R_ctrl_st~q )))) # 
// (!\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~2_combout  & (\u0|cpu0|cpu|E_new_inst~q  & ((\u0|cpu0|cpu|R_ctrl_st~q ))))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~2_combout ),
	.datab(\u0|cpu0|cpu|E_new_inst~q ),
	.datac(\u0|cpu0|cpu|d_write~q ),
	.datad(\u0|cpu0|cpu|R_ctrl_st~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_st_stall~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_st_stall .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|E_st_stall .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \u0|cpu0|cpu|d_write (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|d_write .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_data_master_agent|always2~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_data_master_agent|always2~0_combout  = (\u0|cpu0|cpu|d_write~q  & (((\u0|cpu0|cpu|d_read~q  & !\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q )) # 
// (!\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q ))) # (!\u0|cpu0|cpu|d_write~q  & (\u0|cpu0|cpu|d_read~q  & (!\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q )))

	.dataa(\u0|cpu0|cpu|d_write~q ),
	.datab(\u0|cpu0|cpu|d_read~q ),
	.datac(\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q ),
	.datad(\u0|mm_interconnect_0|cpu0_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_data_master_agent|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_data_master_agent|always2~0 .lut_mask = 16'h0CAE;
defparam \u0|mm_interconnect_0|cpu0_data_master_agent|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout  = (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & (\u0|mm_interconnect_0|cpu0_data_master_agent|always2~0_combout  & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0] & 
// \u0|mm_interconnect_0|router|src_channel[3]~0_combout )))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_agent|always2~0_combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|router|src_channel[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \u0|onchip_rom|wren~2 (
// Equation(s):
// \u0|onchip_rom|wren~2_combout  = (((!\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout  & !\u0|mm_interconnect_0|cmd_mux_003|src_valid~1_combout )) # (!\u0|onchip_rom|wren~1_combout )) # (!\u0|cpu0|cpu|hbreak_enabled~q )

	.dataa(\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|src_valid~1_combout ),
	.datac(\u0|cpu0|cpu|hbreak_enabled~q ),
	.datad(\u0|onchip_rom|wren~1_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|wren~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|wren~2 .lut_mask = 16'h1FFF;
defparam \u0|onchip_rom|wren~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0_combout  = (!\u0|onchip_rom|wren~2_combout  & (\u0|mm_interconnect_0|cmd_mux_003|src_data [49] & !\u0|mm_interconnect_0|cmd_mux_003|src_data [48]))

	.dataa(\u0|onchip_rom|wren~2_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|src_data [49]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|src_data [48]),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0 .lut_mask = 16'h0044;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode839w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~18 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~18_combout  = (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37 ))) # 
// (!\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0] & (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5 ))))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a5 ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a37 ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~18 .lut_mask = 16'h5410;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~19 (
// Equation(s):
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~19_combout  = (\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~18_combout ) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69  & \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a69 ),
	.datab(gnd),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~18_combout ),
	.cin(gnd),
	.combout(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~19 .lut_mask = 16'hFFA0;
defparam \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[5]~20 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[5]~20_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~19_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [5])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [5]))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~19_combout ),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[5]~20 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|F_iw[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[5]~21 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[5]~21_combout  = ((\u0|cpu0|cpu|F_iw[5]~20_combout ) # ((\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~16_combout ))) # 
// (!\u0|cpu0|cpu|D_iw[13]~0_combout )

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(\u0|cpu0|cpu|F_iw[5]~20_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~16_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[5]~21 .lut_mask = 16'hFBF3;
defparam \u0|cpu0|cpu|F_iw[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \u0|cpu0|cpu|D_iw[5] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~4 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~4_combout  = (\u0|cpu0|cpu|D_iw [4] & (\u0|cpu0|cpu|D_iw [5] & \u0|cpu0|cpu|Equal0~2_combout ))

	.dataa(\u0|cpu0|cpu|D_iw [4]),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|D_iw [5]),
	.datad(\u0|cpu0|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~4 .lut_mask = 16'hA000;
defparam \u0|cpu0|cpu|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N12
cycloneive_lcell_comb \u0|cpu0|cpu|Equal0~12 (
// Equation(s):
// \u0|cpu0|cpu|Equal0~12_combout  = (!\u0|cpu0|cpu|D_iw [11] & (!\u0|cpu0|cpu|D_iw [16] & \u0|cpu0|cpu|D_iw [13]))

	.dataa(\u0|cpu0|cpu|D_iw [11]),
	.datab(\u0|cpu0|cpu|D_iw [16]),
	.datac(\u0|cpu0|cpu|D_iw [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|Equal0~12 .lut_mask = 16'h1010;
defparam \u0|cpu0|cpu|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N26
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_logic (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_logic~combout  = ((\u0|cpu0|cpu|Equal0~4_combout  & (\u0|cpu0|cpu|D_iw [12] & \u0|cpu0|cpu|Equal0~12_combout ))) # (!\u0|cpu0|cpu|D_ctrl_logic~0_combout )

	.dataa(\u0|cpu0|cpu|Equal0~4_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_logic~0_combout ),
	.datac(\u0|cpu0|cpu|D_iw [12]),
	.datad(\u0|cpu0|cpu|Equal0~12_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_logic~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_logic .lut_mask = 16'hB333;
defparam \u0|cpu0|cpu|D_ctrl_logic .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N27
dffeas \u0|cpu0|cpu|R_ctrl_logic (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_logic~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[11]~4 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[11]~4_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|E_logic_result[11]~0_combout )) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|Add1~36_combout )))

	.dataa(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu0|cpu|E_logic_result[11]~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|Add1~36_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[11]~4 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|W_alu_result[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N17
dffeas \u0|cpu0|cpu|W_alu_result[11] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[11]~4_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal2~1_combout  = (\u0|cpu0|cpu|W_alu_result [11] & \u0|mm_interconnect_0|router|Equal2~0_combout )

	.dataa(\u0|cpu0|cpu|W_alu_result [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal2~1 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|router|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux|src4_valid~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|src4_valid~2_combout  = (\u0|cpu0|cpu|W_alu_result [15] & !\u0|cpu0|cpu|W_alu_result [14])

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|W_alu_result [15]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|W_alu_result [14]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|src4_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|src4_valid~2 .lut_mask = 16'h00CC;
defparam \u0|mm_interconnect_0|cmd_demux|src4_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|router|src_channel[3]~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[3]~0_combout  = (!\u0|mm_interconnect_0|router|Equal2~1_combout  & (!\u0|mm_interconnect_0|router|Equal4~3_combout  & (!\u0|mm_interconnect_0|router|always1~1_combout  & 
// !\u0|mm_interconnect_0|cmd_demux|src4_valid~2_combout )))

	.dataa(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(\u0|mm_interconnect_0|router|Equal4~3_combout ),
	.datac(\u0|mm_interconnect_0|router|always1~1_combout ),
	.datad(\u0|mm_interconnect_0|cmd_demux|src4_valid~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[3]~0 .lut_mask = 16'h0001;
defparam \u0|mm_interconnect_0|router|src_channel[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout  = (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & (!\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~4 .lut_mask = 16'h0C00;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & (!\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|cmd_demux|src4_valid~2_combout )))

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|cmd_demux|src4_valid~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q  & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// !\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 16'h0050;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout  = (\u0|cpu0|cpu|W_alu_result [11] & (\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & \u0|mm_interconnect_0|router|Equal2~0_combout ))

	.dataa(\u0|cpu0|cpu|W_alu_result [11]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datad(\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 16'hA000;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = (\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout ) # ((\u0|jtag_uart|av_waitrequest~q  & (\u0|mm_interconnect_0|router|Equal4~3_combout  & 
// !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|jtag_uart|av_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|router|Equal4~3_combout ),
	.datac(\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datad(\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 16'hF0F8;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = (\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) # ((\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # ((\u0|mm_interconnect_0|router|src_channel[3]~0_combout  & 
// \u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout )))

	.dataa(\u0|mm_interconnect_0|router|src_channel[3]~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.datac(\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 16'hFFF8;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~0_combout  = (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # (\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout 
// )))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datad(\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~0 .lut_mask = 16'hCCC0;
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~0_combout  = (\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & ((\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q ) # 
// ((\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~0_combout  & \u0|cpu0|cpu|d_read~q ))))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_translator|av_waitrequest~0_combout ),
	.datab(\u0|cpu0|cpu|d_read~q ),
	.datac(\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q ),
	.datad(\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~0 .lut_mask = 16'hF800;
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout  = (!\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q  & \u0|cpu0|cpu|d_read~q )

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_translator|read_accepted~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0 .lut_mask = 16'h5500;
defparam \u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~0_combout  = (\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout  & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # 
// ((\u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout  & 
// (((\u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~0 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout  = (\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~0_combout  & (\u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout  & 
// ((\u0|mm_interconnect_0|cmd_mux_003|src_valid~1_combout ) # (\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_003|src_valid~1_combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'hA800;
defparam \u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout  & (\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout  & 
// (\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h90D8;
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[1][55] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[1][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[1][55] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[1][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~2_combout  = (\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[1][55]~q )) # 
// (!\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~0_combout )))

	.dataa(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[1][55]~q ),
	.datad(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~2 .lut_mask = 16'hF5A0;
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][55] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][55] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  = (\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][55]~q  & (\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][73]~q  & 
// \u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg [0]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datac(\u0|mm_interconnect_0|onchip_rom_s1_agent_rsp_fifo|mem[0][73]~q ),
	.datad(\u0|mm_interconnect_0|onchip_rom_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 .lut_mask = 16'hC000;
defparam \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[19]~41 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[19]~41_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~39_combout ) # 
// ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [19] & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [19] & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [19]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~39_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[19]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[19]~41 .lut_mask = 16'hECA0;
defparam \u0|cpu0|cpu|F_iw[19]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[19]~42 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[19]~42_combout  = (\u0|cpu0|cpu|F_iw[19]~41_combout ) # (((\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~34_combout )) # 
// (!\u0|cpu0|cpu|D_iw[13]~0_combout ))

	.dataa(\u0|cpu0|cpu|F_iw[19]~41_combout ),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~34_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[19]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[19]~42 .lut_mask = 16'hFBBB;
defparam \u0|cpu0|cpu|F_iw[19]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \u0|cpu0|cpu|D_iw[19] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[19]~42_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \u0|cpu0|cpu|E_src1[15]~0 (
// Equation(s):
// \u0|cpu0|cpu|E_src1[15]~0_combout  = (\u0|cpu0|cpu|R_src1~36_combout  & ((\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]))) # (!\u0|cpu0|cpu|R_src1~36_combout  & (\u0|cpu0|cpu|D_iw [19]))

	.dataa(\u0|cpu0|cpu|D_iw [19]),
	.datab(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_src1~36_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_src1[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[15]~0 .lut_mask = 16'hCCAA;
defparam \u0|cpu0|cpu|E_src1[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \u0|cpu0|cpu|E_src1[15] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_src1[15]~0_combout ),
	.asdata(\u0|cpu0|cpu|F_pc_plus_one[13]~26_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu0|cpu|R_src1~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[15]~0 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[15]~0_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|E_logic_result[15]~1_combout ))) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|Add1~48_combout ))

	.dataa(\u0|cpu0|cpu|Add1~48_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|E_logic_result[15]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[15]~0 .lut_mask = 16'hEE22;
defparam \u0|cpu0|cpu|W_alu_result[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \u0|cpu0|cpu|W_alu_result[15] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[15]~0_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux|src4_valid~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|src4_valid~3_combout  = (\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q  & (\u0|cpu0|cpu|W_alu_result [15] & (!\u0|cpu0|cpu|W_alu_result [14] & \u0|mm_interconnect_0|cpu0_data_master_agent|always2~0_combout 
// )))

	.dataa(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|cpu0|cpu|W_alu_result [15]),
	.datac(\u0|cpu0|cpu|W_alu_result [14]),
	.datad(\u0|mm_interconnect_0|cpu0_data_master_agent|always2~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|src4_valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|src4_valid~3 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|cmd_demux|src4_valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout  = (\u0|mm_interconnect_0|cmd_demux|src4_valid~3_combout  & (((\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1] & !\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout )) # 
// (!\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0])))

	.dataa(\u0|mm_interconnect_0|cmd_demux|src4_valid~3_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0]),
	.datac(\u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1]),
	.datad(\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 .lut_mask = 16'h22A2;
defparam \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cmd_mux_004|update_grant~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout  = (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & ((\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout ) # ((\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1] & 
// \u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout )))) # (!\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0] & (\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1] & 
// ((\u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cpu0_data_master_translator|uav_read~0_combout ),
	.datad(\u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N15
dffeas \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][55] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][55] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2_combout  = (\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][55]~q ))) # 
// (!\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout ))

	.dataa(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout ),
	.datab(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][55]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2 .lut_mask = 16'hE2E2;
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][55] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][55] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  = (\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][55]~q  & (\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][73]~q  & 
// \u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datac(\u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][73]~q ),
	.datad(\u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0 .lut_mask = 16'hC000;
defparam \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \u0|cpu0|cpu|i_read_nxt~0 (
// Equation(s):
// \u0|cpu0|cpu|i_read_nxt~0_combout  = (!\u0|cpu0|cpu|i_read~q  & (!\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))

	.dataa(\u0|cpu0|cpu|i_read~q ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|i_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|i_read_nxt~0 .lut_mask = 16'h0001;
defparam \u0|cpu0|cpu|i_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \u0|cpu0|cpu|i_read_nxt~1 (
// Equation(s):
// \u0|cpu0|cpu|i_read_nxt~1_combout  = (!\u0|cpu0|cpu|i_read_nxt~0_combout  & !\u0|cpu0|cpu|W_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|i_read_nxt~0_combout ),
	.datad(\u0|cpu0|cpu|W_valid~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|i_read_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|i_read_nxt~1 .lut_mask = 16'h000F;
defparam \u0|cpu0|cpu|i_read_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \u0|cpu0|cpu|i_read (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|i_read_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|i_read .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \u0|cpu0|cpu|F_valid~0 (
// Equation(s):
// \u0|cpu0|cpu|F_valid~0_combout  = (!\u0|cpu0|cpu|i_read~q  & ((\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u0|cpu0|cpu|i_read~q ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_valid~0 .lut_mask = 16'h5554;
defparam \u0|cpu0|cpu|F_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \u0|cpu0|cpu|D_valid (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|F_valid~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_valid .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \u0|cpu0|cpu|R_valid~feeder (
// Equation(s):
// \u0|cpu0|cpu|R_valid~feeder_combout  = \u0|cpu0|cpu|D_valid~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|D_valid~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_valid~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|R_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \u0|cpu0|cpu|R_valid (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_valid .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \u0|cpu0|cpu|E_valid_from_R~0 (
// Equation(s):
// \u0|cpu0|cpu|E_valid_from_R~0_combout  = (\u0|cpu0|cpu|R_valid~q ) # (\u0|cpu0|cpu|E_stall~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|R_valid~q ),
	.datad(\u0|cpu0|cpu|E_stall~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_valid_from_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_valid_from_R~0 .lut_mask = 16'hFFF0;
defparam \u0|cpu0|cpu|E_valid_from_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \u0|cpu0|cpu|E_valid_from_R (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \u0|cpu0|cpu|R_src1[0]~39 (
// Equation(s):
// \u0|cpu0|cpu|R_src1[0]~39_combout  = (!\u0|cpu0|cpu|R_src1~37_combout  & (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] & ((!\u0|cpu0|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu0|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|R_src1~37_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.datad(\u0|cpu0|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src1[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src1[0]~39 .lut_mask = 16'h1030;
defparam \u0|cpu0|cpu|R_src1[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \u0|cpu0|cpu|E_src1[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src1[0]~39_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneive_lcell_comb \u0|cpu0|cpu|W_ienable_reg_nxt~0 (
// Equation(s):
// \u0|cpu0|cpu|W_ienable_reg_nxt~0_combout  = (\u0|cpu0|cpu|E_valid_from_R~q  & (\u0|cpu0|cpu|D_iw [7] & (\u0|cpu0|cpu|D_iw [6] & \u0|cpu0|cpu|E_wrctl_status~1_combout )))

	.dataa(\u0|cpu0|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu0|cpu|D_iw [7]),
	.datac(\u0|cpu0|cpu|D_iw [6]),
	.datad(\u0|cpu0|cpu|E_wrctl_status~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_ienable_reg_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_ienable_reg_nxt~0 .lut_mask = 16'h8000;
defparam \u0|cpu0|cpu|W_ienable_reg_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_lcell_comb \u0|cpu0|cpu|W_ienable_reg[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|W_ienable_reg[0]~0_combout  = (\u0|cpu0|cpu|W_ienable_reg_nxt~0_combout  & (\u0|cpu0|cpu|E_src1 [0])) # (!\u0|cpu0|cpu|W_ienable_reg_nxt~0_combout  & ((\u0|cpu0|cpu|W_ienable_reg [0])))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|E_src1 [0]),
	.datac(\u0|cpu0|cpu|W_ienable_reg [0]),
	.datad(\u0|cpu0|cpu|W_ienable_reg_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_ienable_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_ienable_reg[0]~0 .lut_mask = 16'hCCF0;
defparam \u0|cpu0|cpu|W_ienable_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \u0|cpu0|cpu|W_ienable_reg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_ienable_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \u0|cpu0|cpu|W_ipending_reg_nxt[0]~0 (
// Equation(s):
// \u0|cpu0|cpu|W_ipending_reg_nxt[0]~0_combout  = (\u0|cpu0|cpu|W_ienable_reg [0] & (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [0] & ((\u0|jtag_uart|av_readdata[8]~0_combout ) # 
// (\u0|jtag_uart|av_readdata [9]))))

	.dataa(\u0|cpu0|cpu|W_ienable_reg [0]),
	.datab(\u0|jtag_uart|av_readdata[8]~0_combout ),
	.datac(\u0|jtag_uart|av_readdata [9]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_ipending_reg_nxt[0]~0 .lut_mask = 16'h00A8;
defparam \u0|cpu0|cpu|W_ipending_reg_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \u0|cpu0|cpu|W_ipending_reg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \u0|cpu0|cpu|D_iw[13]~0 (
// Equation(s):
// \u0|cpu0|cpu|D_iw[13]~0_combout  = (\u0|cpu0|cpu|W_ipending_reg [0] & (!\u0|cpu0|cpu|W_status_reg_pie~q  & ((\u0|cpu0|cpu|hbreak_enabled~q ) # (!\u0|cpu0|cpu|hbreak_req~0_combout )))) # (!\u0|cpu0|cpu|W_ipending_reg [0] & ((\u0|cpu0|cpu|hbreak_enabled~q ) 
// # ((!\u0|cpu0|cpu|hbreak_req~0_combout ))))

	.dataa(\u0|cpu0|cpu|W_ipending_reg [0]),
	.datab(\u0|cpu0|cpu|hbreak_enabled~q ),
	.datac(\u0|cpu0|cpu|hbreak_req~0_combout ),
	.datad(\u0|cpu0|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[13]~0 .lut_mask = 16'h45CF;
defparam \u0|cpu0|cpu|D_iw[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[4]~22 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[4]~22_combout  = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~21_combout ) # 
// ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [4])))) # (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [4])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~21_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[4]~22 .lut_mask = 16'hEAC0;
defparam \u0|cpu0|cpu|F_iw[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~17_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68 ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a68 ),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 .lut_mask = 16'hAA80;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[4]~23 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[4]~23_combout  = ((\u0|cpu0|cpu|F_iw[4]~22_combout ) # (\u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout )) # (!\u0|cpu0|cpu|D_iw[13]~0_combout )

	.dataa(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|F_iw[4]~22_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[4]~23 .lut_mask = 16'hFFF5;
defparam \u0|cpu0|cpu|F_iw[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \u0|cpu0|cpu|D_iw[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[4]~23_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~2 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~2_combout  = (\u0|cpu0|cpu|D_op_opx_rsv63~0_combout  & ((\u0|cpu0|cpu|Equal62~2_combout ) # ((\u0|cpu0|cpu|Equal62~1_combout  & !\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout )))) # 
// (!\u0|cpu0|cpu|D_op_opx_rsv63~0_combout  & (\u0|cpu0|cpu|Equal62~1_combout  & ((!\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ))))

	.dataa(\u0|cpu0|cpu|D_op_opx_rsv63~0_combout ),
	.datab(\u0|cpu0|cpu|Equal62~1_combout ),
	.datac(\u0|cpu0|cpu|Equal62~2_combout ),
	.datad(\u0|cpu0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~2 .lut_mask = 16'hA0EC;
defparam \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~5 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~5_combout  = (\u0|cpu0|cpu|D_iw [4] & (\u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~2_combout  & (\u0|cpu0|cpu|D_iw [5] & \u0|cpu0|cpu|Equal0~2_combout )))

	.dataa(\u0|cpu0|cpu|D_iw [4]),
	.datab(\u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.datac(\u0|cpu0|cpu|D_iw [5]),
	.datad(\u0|cpu0|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~5 .lut_mask = 16'h8000;
defparam \u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_use_imm~0 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_use_imm~0_combout  = (\u0|cpu0|cpu|Equal0~15_combout ) # ((\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout ) # ((!\u0|cpu0|cpu|D_iw [4] & \u0|cpu0|cpu|Equal0~8_combout )))

	.dataa(\u0|cpu0|cpu|Equal0~15_combout ),
	.datab(\u0|cpu0|cpu|D_iw [4]),
	.datac(\u0|cpu0|cpu|D_ctrl_b_is_dst~2_combout ),
	.datad(\u0|cpu0|cpu|Equal0~8_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_use_imm~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_use_imm~0 .lut_mask = 16'hFBFA;
defparam \u0|cpu0|cpu|R_src2_use_imm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_use_imm~1 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_use_imm~1_combout  = (\u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((\u0|cpu0|cpu|R_src2_use_imm~0_combout ) # ((\u0|cpu0|cpu|R_valid~q  & \u0|cpu0|cpu|R_ctrl_br_nxt~1_combout )))

	.dataa(\u0|cpu0|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.datab(\u0|cpu0|cpu|R_valid~q ),
	.datac(\u0|cpu0|cpu|R_ctrl_br_nxt~1_combout ),
	.datad(\u0|cpu0|cpu|R_src2_use_imm~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_use_imm~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_use_imm~1 .lut_mask = 16'hFFEA;
defparam \u0|cpu0|cpu|R_src2_use_imm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \u0|cpu0|cpu|R_src2_use_imm (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_use_imm~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \u0|cpu0|cpu|R_src2_lo[13]~16 (
// Equation(s):
// \u0|cpu0|cpu|R_src2_lo[13]~16_combout  = (!\u0|cpu0|cpu|E_src2[5]~15_combout  & ((\u0|cpu0|cpu|R_src2_use_imm~q  & ((\u0|cpu0|cpu|D_iw [19]))) # (!\u0|cpu0|cpu|R_src2_use_imm~q  & 
// (\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))))

	.dataa(\u0|cpu0|cpu|R_src2_use_imm~q ),
	.datab(\u0|cpu0|cpu|E_src2[5]~15_combout ),
	.datac(\u0|cpu0|cpu|chinon100_cpu0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datad(\u0|cpu0|cpu|D_iw [19]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|R_src2_lo[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|R_src2_lo[13]~16 .lut_mask = 16'h3210;
defparam \u0|cpu0|cpu|R_src2_lo[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \u0|cpu0|cpu|E_src2[13] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|R_src2_lo[13]~16_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[13]~4 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[13]~4_combout  = (\u0|cpu0|cpu|E_src2 [13] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|E_src1 [13] & \u0|cpu0|cpu|R_logic_op [0]))))) # (!\u0|cpu0|cpu|E_src2 [13] & ((\u0|cpu0|cpu|R_logic_op [1] & (\u0|cpu0|cpu|E_src1 
// [13])) # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|E_src1 [13] & !\u0|cpu0|cpu|R_logic_op [0]))))

	.dataa(\u0|cpu0|cpu|E_src2 [13]),
	.datab(\u0|cpu0|cpu|R_logic_op [1]),
	.datac(\u0|cpu0|cpu|E_src1 [13]),
	.datad(\u0|cpu0|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[13]~4 .lut_mask = 16'h68C9;
defparam \u0|cpu0|cpu|E_logic_result[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[13]~2 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[13]~2_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|E_logic_result[13]~4_combout )) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|Add1~44_combout )))

	.dataa(\u0|cpu0|cpu|E_logic_result[13]~4_combout ),
	.datab(\u0|cpu0|cpu|Add1~44_combout ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[13]~2 .lut_mask = 16'hAACC;
defparam \u0|cpu0|cpu|W_alu_result[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \u0|cpu0|cpu|W_alu_result[13] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[13]~2_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal2~0_combout  = (!\u0|cpu0|cpu|W_alu_result [13] & (\u0|cpu0|cpu|W_alu_result [15] & (\u0|cpu0|cpu|W_alu_result [14] & !\u0|cpu0|cpu|W_alu_result [12])))

	.dataa(\u0|cpu0|cpu|W_alu_result [13]),
	.datab(\u0|cpu0|cpu|W_alu_result [15]),
	.datac(\u0|cpu0|cpu|W_alu_result [14]),
	.datad(\u0|cpu0|cpu|W_alu_result [12]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal2~0 .lut_mask = 16'h0040;
defparam \u0|mm_interconnect_0|router|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux|src2_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout  = (\u0|mm_interconnect_0|router|Equal2~0_combout  & (\u0|mm_interconnect_0|cpu0_data_master_agent|always2~0_combout  & (\u0|cpu0|cpu|W_alu_result [11] & 
// \u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q )))

	.dataa(\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_data_master_agent|always2~0_combout ),
	.datac(\u0|cpu0|cpu|W_alu_result [11]),
	.datad(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|src2_valid~0 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|cmd_demux|src2_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  = (\u0|cpu0|cpu|F_pc [9] & (\u0|mm_interconnect_0|router_001|Equal2~0_combout  & (\u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q )))

	.dataa(\u0|cpu0|cpu|F_pc [9]),
	.datab(\u0|mm_interconnect_0|router_001|Equal2~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu0_instruction_master_agent|cp_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cpu0_data_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout  = !\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N31
dffeas \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  = (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q  & (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q ),
	.datab(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 .lut_mask = 16'h0054;
defparam \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|update_grant~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout  = (\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ((\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ))) # (!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// (!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|update_grant~1 .lut_mask = 16'hCF03;
defparam \u0|mm_interconnect_0|cmd_mux_002|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout  = (\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout  & ((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ) # (\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout )))

	.dataa(\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .lut_mask = 16'hEE00;
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout  = (\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & (((\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1] & !\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout )) # 
// (!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0])))

	.dataa(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datab(\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datad(\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .lut_mask = 16'h44C4;
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout  = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ) # ((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|WideOr1 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_002|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent|rf_source_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent|rf_source_valid~0_combout  = (\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent|rf_source_valid~0 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent|rf_source_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [0]) # 
// (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h3F00;
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ) # ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent|rf_source_valid~0_combout  & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q  & !\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout )))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|waitrequest~q ),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hCCCE;
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~1_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][73]~q ))) # 
// (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[1][73]~q ),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~1 .lut_mask = 16'hF0CC;
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][73] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][73]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][73] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][73]~q  & (\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q  & 
// \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0]))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][73]~q ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cpu0_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q ),
	.datad(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0 .lut_mask = 16'hA000;
defparam \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[14]~10 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[14]~10_combout  = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [14]) # 
// ((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~9_combout  & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (((\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~9_combout  & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [14]),
	.datac(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~9_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[14]~10 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|F_iw[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[14]~9 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[14]~9_combout  = (\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~7_combout ) # 
// ((\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1] & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78 ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~7_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a78 ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[14]~9 .lut_mask = 16'hA888;
defparam \u0|cpu0|cpu|F_iw[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[14]~11 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[14]~11_combout  = (\u0|cpu0|cpu|D_iw[13]~0_combout  & ((\u0|cpu0|cpu|F_iw[14]~10_combout ) # ((\u0|cpu0|cpu|F_iw[14]~9_combout )))) # (!\u0|cpu0|cpu|D_iw[13]~0_combout  & (((!\u0|cpu0|cpu|hbreak_req~1_combout ))))

	.dataa(\u0|cpu0|cpu|F_iw[14]~10_combout ),
	.datab(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.datac(\u0|cpu0|cpu|hbreak_req~1_combout ),
	.datad(\u0|cpu0|cpu|F_iw[14]~9_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[14]~11 .lut_mask = 16'hCF8B;
defparam \u0|cpu0|cpu|F_iw[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \u0|cpu0|cpu|D_iw[14] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[14]~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_alu_force_xor~6 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_alu_force_xor~6_combout  = (\u0|cpu0|cpu|D_iw [15] & (\u0|cpu0|cpu|D_iw [14] & (\u0|cpu0|cpu|Equal62~5_combout ))) # (!\u0|cpu0|cpu|D_iw [15] & (((\u0|cpu0|cpu|Equal62~6_combout ))))

	.dataa(\u0|cpu0|cpu|D_iw [14]),
	.datab(\u0|cpu0|cpu|D_iw [15]),
	.datac(\u0|cpu0|cpu|Equal62~5_combout ),
	.datad(\u0|cpu0|cpu|Equal62~6_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_alu_force_xor~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_alu_force_xor~6 .lut_mask = 16'hB380;
defparam \u0|cpu0|cpu|D_ctrl_alu_force_xor~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_alu_force_xor~4 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_alu_force_xor~4_combout  = (!\u0|cpu0|cpu|D_iw [4] & ((\u0|cpu0|cpu|Equal0~6_combout ) # ((\u0|cpu0|cpu|D_iw [5] & \u0|cpu0|cpu|Equal0~5_combout ))))

	.dataa(\u0|cpu0|cpu|D_iw [4]),
	.datab(\u0|cpu0|cpu|D_iw [5]),
	.datac(\u0|cpu0|cpu|Equal0~6_combout ),
	.datad(\u0|cpu0|cpu|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_alu_force_xor~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_alu_force_xor~4 .lut_mask = 16'h5450;
defparam \u0|cpu0|cpu|D_ctrl_alu_force_xor~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_alu_force_xor~3 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_alu_force_xor~3_combout  = (\u0|cpu0|cpu|D_ctrl_alu_force_xor~2_combout  & (((\u0|cpu0|cpu|D_op_cmpge~0_combout  & \u0|cpu0|cpu|Equal62~5_combout )) # (!\u0|cpu0|cpu|Equal0~3_combout ))) # (!\u0|cpu0|cpu|D_ctrl_alu_force_xor~2_combout  
// & (\u0|cpu0|cpu|D_op_cmpge~0_combout  & (\u0|cpu0|cpu|Equal62~5_combout )))

	.dataa(\u0|cpu0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datab(\u0|cpu0|cpu|D_op_cmpge~0_combout ),
	.datac(\u0|cpu0|cpu|Equal62~5_combout ),
	.datad(\u0|cpu0|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_alu_force_xor~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_alu_force_xor~3 .lut_mask = 16'hC0EA;
defparam \u0|cpu0|cpu|D_ctrl_alu_force_xor~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_alu_force_xor~5 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_alu_force_xor~5_combout  = (\u0|cpu0|cpu|D_ctrl_alu_force_xor~4_combout ) # ((\u0|cpu0|cpu|D_ctrl_alu_force_xor~3_combout ) # ((\u0|cpu0|cpu|D_ctrl_alu_force_xor~6_combout  & \u0|cpu0|cpu|Equal0~4_combout )))

	.dataa(\u0|cpu0|cpu|D_ctrl_alu_force_xor~6_combout ),
	.datab(\u0|cpu0|cpu|D_ctrl_alu_force_xor~4_combout ),
	.datac(\u0|cpu0|cpu|D_ctrl_alu_force_xor~3_combout ),
	.datad(\u0|cpu0|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_alu_force_xor~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_alu_force_xor~5 .lut_mask = 16'hFEFC;
defparam \u0|cpu0|cpu|D_ctrl_alu_force_xor~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \u0|cpu0|cpu|D_logic_op[1]~0 (
// Equation(s):
// \u0|cpu0|cpu|D_logic_op[1]~0_combout  = (\u0|cpu0|cpu|D_ctrl_alu_force_xor~5_combout ) # (\u0|cpu0|cpu|D_logic_op_raw[1]~0_combout )

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|D_ctrl_alu_force_xor~5_combout ),
	.datac(\u0|cpu0|cpu|D_logic_op_raw[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_logic_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_logic_op[1]~0 .lut_mask = 16'hFCFC;
defparam \u0|cpu0|cpu|D_logic_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \u0|cpu0|cpu|R_logic_op[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \u0|cpu0|cpu|E_logic_result[6]~10 (
// Equation(s):
// \u0|cpu0|cpu|E_logic_result[6]~10_combout  = (\u0|cpu0|cpu|E_src2 [6] & (\u0|cpu0|cpu|R_logic_op [1] $ (((\u0|cpu0|cpu|R_logic_op [0] & \u0|cpu0|cpu|E_src1 [6]))))) # (!\u0|cpu0|cpu|E_src2 [6] & ((\u0|cpu0|cpu|R_logic_op [1] & ((\u0|cpu0|cpu|E_src1 [6]))) 
// # (!\u0|cpu0|cpu|R_logic_op [1] & (!\u0|cpu0|cpu|R_logic_op [0] & !\u0|cpu0|cpu|E_src1 [6]))))

	.dataa(\u0|cpu0|cpu|R_logic_op [1]),
	.datab(\u0|cpu0|cpu|E_src2 [6]),
	.datac(\u0|cpu0|cpu|R_logic_op [0]),
	.datad(\u0|cpu0|cpu|E_src1 [6]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|E_logic_result[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|E_logic_result[6]~10 .lut_mask = 16'h6A89;
defparam \u0|cpu0|cpu|E_logic_result[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \u0|cpu0|cpu|W_alu_result[6]~9 (
// Equation(s):
// \u0|cpu0|cpu|W_alu_result[6]~9_combout  = (\u0|cpu0|cpu|R_ctrl_logic~q  & (\u0|cpu0|cpu|E_logic_result[6]~10_combout )) # (!\u0|cpu0|cpu|R_ctrl_logic~q  & ((\u0|cpu0|cpu|Add1~26_combout )))

	.dataa(\u0|cpu0|cpu|E_logic_result[6]~10_combout ),
	.datab(\u0|cpu0|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|Add1~26_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|W_alu_result[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[6]~9 .lut_mask = 16'hBB88;
defparam \u0|cpu0|cpu|W_alu_result[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \u0|cpu0|cpu|W_alu_result[6] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|W_alu_result[6]~9_combout ),
	.asdata(\u0|cpu0|cpu|E_shift_rot_result [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu0|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu0|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[42] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [42] = (\u0|cpu0|cpu|W_alu_result [6] & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # ((\u0|cpu0|cpu|F_pc [4] & \u0|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # (!\u0|cpu0|cpu|W_alu_result [6] & 
// (\u0|cpu0|cpu|F_pc [4] & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1])))

	.dataa(\u0|cpu0|cpu|W_alu_result [6]),
	.datab(\u0|cpu0|cpu|F_pc [4]),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[42] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N21
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~1_combout  = (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [4] & (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [2] & 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [3] & !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [1])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [4]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [2]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [3]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [1]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~1 .lut_mask = 16'h0001;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~0_combout  & !\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [0]))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2 .lut_mask = 16'h00C0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_ocireg~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q  & \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|debugaccess~q ))

	.dataa(gnd),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|write~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 16'hC000;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_ocireg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~0_combout  = (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~q ) # ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [0]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|always1~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|writedata [0]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~0 .lut_mask = 16'h3230;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~feeder_combout  = \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|monitor_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N15
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|ir_out[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|ir_out [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h0808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'hDC50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .lut_mask = 16'hF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31 .lut_mask = 16'hF5F0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~22 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~22_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [23] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [23]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~22 .lut_mask = 16'hFD00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N7
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[23] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~61 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~61_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [23])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [23])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [23]),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [23]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~61 .lut_mask = 16'hDD88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~62 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~62_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [25])))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~61_combout ) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [25]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~61_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [25]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~62 .lut_mask = 16'hF444;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[24] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~26 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~26_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [22] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout )))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [22]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~26 .lut_mask = 16'hFD00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[22] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~69 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~69_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [22])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [22])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [22]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [22]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~69_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~69 .lut_mask = 16'hACAC;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~70 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~70_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [24] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~69_combout )))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [24] & 
// (((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~69_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [24]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~69_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~70_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~70 .lut_mask = 16'h8F88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N23
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[23] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~23 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~23_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [21] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [21]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~23 .lut_mask = 16'hA8AA;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[21] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~63 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~63_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [21])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [21])))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_break|break_readreg [21]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|MonDReg [21]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~63 .lut_mask = 16'hAFA0;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~64 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~64_combout  = 
// (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [23] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~63_combout )))) # 
// (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [23] & 
// (((!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout  & 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~63_combout ))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [23]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|chinon100_cpu0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~31_combout ),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~63_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~64 .lut_mask = 16'h8F88;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[22] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[22] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetrequest (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|jdo [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetrequest .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \u0|rst_controller|merged_reset~0 (
// Equation(s):
// \u0|rst_controller|merged_reset~0_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetrequest~q ) # (!\RST~input_o )

	.dataa(gnd),
	.datab(\RST~input_o ),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_oci_debug|resetrequest~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|rst_controller|merged_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|merged_reset~0 .lut_mask = 16'hF3F3;
defparam \u0|rst_controller|merged_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \u0|rst_controller|merged_reset~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0|rst_controller|merged_reset~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|rst_controller|merged_reset~0clkctrl_outclk ));
// synopsys translate_off
defparam \u0|rst_controller|merged_reset~0clkctrl .clock_type = "global clock";
defparam \u0|rst_controller|merged_reset~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X12_Y18_N23
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N29
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(!\u0|rst_controller|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneive_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N3
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N25
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneive_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = \u0|rst_controller|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N31
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N7
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout  = \u0|rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N11
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = !\u0|rst_controller|altera_reset_synchronizer_int_chain [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.cin(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 16'h00FF;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \u0|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \u0|rst_controller|r_sync_rst_chain~1_combout  = (\u0|rst_controller|r_sync_rst_chain [2] & \u0|rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|rst_controller|r_sync_rst_chain [2]),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u0|rst_controller|r_sync_rst_chain~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain~1 .lut_mask = 16'hF000;
defparam \u0|rst_controller|r_sync_rst_chain~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N19
dffeas \u0|rst_controller|r_sync_rst_chain[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \u0|rst_controller|WideOr0~0 (
// Equation(s):
// \u0|rst_controller|WideOr0~0_combout  = (\u0|rst_controller|altera_reset_synchronizer_int_chain [4]) # ((\u0|rst_controller|r_sync_rst~q  & !\u0|rst_controller|r_sync_rst_chain [1]))

	.dataa(gnd),
	.datab(\u0|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datac(\u0|rst_controller|r_sync_rst~q ),
	.datad(\u0|rst_controller|r_sync_rst_chain [1]),
	.cin(gnd),
	.combout(\u0|rst_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|WideOr0~0 .lut_mask = 16'hCCFC;
defparam \u0|rst_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N27
dffeas \u0|rst_controller|r_sync_rst (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \u0|rst_controller|r_sync_rst~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0|rst_controller|r_sync_rst~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|rst_controller|r_sync_rst~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst~clkctrl .clock_type = "global clock";
defparam \u0|rst_controller|r_sync_rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout  = (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]) # ((!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0] & 
// !\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datab(\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datad(\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .lut_mask = 16'hF100;
defparam \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \u0|mm_interconnect_0|cmd_mux_002|src_data[46] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_002|src_data [46] = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u0|cpu0|cpu|F_pc [8]) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|W_alu_result [10])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u0|cpu0|cpu|W_alu_result [10]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\u0|cpu0|cpu|F_pc [8]),
	.datac(\u0|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u0|cpu0|cpu|W_alu_result [10]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_002|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[46] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_002|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[8] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_002|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~1 (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~1_combout  = (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & (\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8] & 
// (((\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]))))

	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|address [8]),
	.datab(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_ocimem|chinon100_cpu0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~1 .lut_mask = 16'hD850;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[13] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[13] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|readdata [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[13]~2 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[13]~2_combout  = (\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [13] & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout )))) # (!\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [13] & (((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout ))))

	.dataa(\u0|mm_interconnect_0|cpu0_debug_mem_slave_translator|av_readdata_pre [13]),
	.datab(\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u0|onchip_rom|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[13]~2 .lut_mask = 16'hF888;
defparam \u0|cpu0|cpu|F_iw[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \u0|cpu0|cpu|F_iw[13]~3 (
// Equation(s):
// \u0|cpu0|cpu|F_iw[13]~3_combout  = (\u0|cpu0|cpu|F_iw[13]~2_combout ) # (((\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout )) # 
// (!\u0|cpu0|cpu|D_iw[13]~0_combout ))

	.dataa(\u0|cpu0|cpu|F_iw[13]~2_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datac(\u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~3_combout ),
	.datad(\u0|cpu0|cpu|D_iw[13]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|F_iw[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|F_iw[13]~3 .lut_mask = 16'hEAFF;
defparam \u0|cpu0|cpu|F_iw[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \u0|cpu0|cpu|D_iw[13] (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|F_iw[13]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \u0|cpu0|cpu|D_ctrl_break~0 (
// Equation(s):
// \u0|cpu0|cpu|D_ctrl_break~0_combout  = (\u0|cpu0|cpu|D_iw [13] & (\u0|cpu0|cpu|D_iw [16] & (\u0|cpu0|cpu|D_op_opx_rsv17~0_combout  & !\u0|cpu0|cpu|D_iw [12])))

	.dataa(\u0|cpu0|cpu|D_iw [13]),
	.datab(\u0|cpu0|cpu|D_iw [16]),
	.datac(\u0|cpu0|cpu|D_op_opx_rsv17~0_combout ),
	.datad(\u0|cpu0|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|D_ctrl_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|D_ctrl_break~0 .lut_mask = 16'h0080;
defparam \u0|cpu0|cpu|D_ctrl_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N17
dffeas \u0|cpu0|cpu|R_ctrl_break (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(\u0|cpu0|cpu|D_ctrl_break~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \u0|cpu0|cpu|hbreak_enabled~0 (
// Equation(s):
// \u0|cpu0|cpu|hbreak_enabled~0_combout  = (\u0|cpu0|cpu|R_ctrl_break~q ) # ((\u0|cpu0|cpu|hbreak_enabled~q  & ((!\u0|cpu0|cpu|D_op_cmpge~0_combout ) # (!\u0|cpu0|cpu|Equal62~0_combout ))))

	.dataa(\u0|cpu0|cpu|R_ctrl_break~q ),
	.datab(\u0|cpu0|cpu|hbreak_enabled~q ),
	.datac(\u0|cpu0|cpu|Equal62~0_combout ),
	.datad(\u0|cpu0|cpu|D_op_cmpge~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|hbreak_enabled~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|hbreak_enabled~0 .lut_mask = 16'hAEEE;
defparam \u0|cpu0|cpu|hbreak_enabled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \u0|cpu0|cpu|hbreak_enabled (
	.clk(\CLK50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|hbreak_enabled~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|hbreak_enabled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|hbreak_enabled .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|hbreak_enabled .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N31
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|hbreak_enabled~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder (
// Equation(s):
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout  = 
// \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.cin(gnd),
	.combout(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N11
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|ir_out[1] .is_wysiwyg = "true";
defparam \u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|ir_out [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 16'h082A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 .lut_mask = 16'h888F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'h8C8A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'h0104;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'hB1B1;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y17_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y17_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y17_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y17_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y17_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y17_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h59B6;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'hA0F5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h64EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y17_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'hF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h0300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'h0504;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y17_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h60EE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y17_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y17_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y17_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y17_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 .lut_mask = 16'hFF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hEFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 .lut_mask = 16'hAB03;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .lut_mask = 16'h00B0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .lut_mask = 16'h3120;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 .lut_mask = 16'hFFC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h30F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h040C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'h20F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'hFFF8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h0555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .lut_mask = 16'h8804;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hFFF8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y17_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y17_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y17_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y17_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hF0CA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'h4050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|adapted_tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|adapted_tdo .is_wysiwyg = "true";
defparam \u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|adapted_tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [0]),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hCCA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'hA0A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h5511;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h0F4F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\u0|cpu0|cpu|the_chinon100_cpu0_cpu_nios2_oci|the_chinon100_cpu0_cpu_debug_slave_wrapper|the_chinon100_cpu0_cpu_debug_slave_tck|sr [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h00AC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(gnd),
	.datab(\u0|jtag_uart|chinon100_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hFFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hEAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hFEFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
