@W: CL279 :"C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\Arquivos\blink.vhd":19:4:19:5|Pruning register bits 31 to 24 of counter(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

