TimeQuest Timing Analyzer report for trabalhofinal
<<<<<<< HEAD
Thu Dec 07 19:46:30 2023
=======
Wed Dec 06 18:53:30 2023
>>>>>>> main
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
<<<<<<< HEAD
 12. Slow 1200mV 85C Model Setup: 'clk_50MHz'
 13. Slow 1200mV 85C Model Setup: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk_50MHz'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50MHz'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'clk_50MHz'
 32. Slow 1200mV 0C Model Setup: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'clk_50MHz'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Propagation Delay
 42. Minimum Propagation Delay
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'clk_50MHz'
 50. Fast 1200mV 0C Model Setup: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Hold: 'clk_50MHz'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Propagation Delay
 68. Minimum Propagation Delay
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Slow Corner Signal Integrity Metrics
 72. Fast Corner Signal Integrity Metrics
 73. Setup Transfers
 74. Hold Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages
=======
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 29. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Slow Corner Signal Integrity Metrics
 61. Fast Corner Signal Integrity Metrics
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages
>>>>>>> main



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; trabalhofinal                                      ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ; < 0.1%      ;
;     Processors 13-16       ;   0.0%      ;
+----------------------------+-------------+


<<<<<<< HEAD
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; clk_50MHz                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                  ; { clk_50MHz }                                      ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; clk_50MHz ; p7|altpll_component|auto_generated|pll1|inclk[0] ; { p7|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 119.85 MHz ; 119.85 MHz      ; p7|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 366.97 MHz ; 250.0 MHz       ; clk_50MHz                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
=======
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 77.88 MHz ; 77.88 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
>>>>>>> main
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


<<<<<<< HEAD
+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 0.173  ; 0.000         ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; 74.989 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.309 ; 0.000         ;
; clk_50MHz                                      ; 0.548 ; 0.000         ;
+------------------------------------------------+-------+---------------+
=======
+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.580 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.359 ; 0.000         ;
+---------------------+-------+---------------+
>>>>>>> main


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.471 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.244 ; 0.000         ;
+---------------------+-------+---------------+


<<<<<<< HEAD
+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 9.688  ; 0.000         ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; 41.401 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50MHz'                                                                                                                   ;
+--------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.173  ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.025      ; 5.102      ;
; 0.285  ; top:u07|servo:SERVO|pwm ; led4~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.027      ; 4.992      ;
; 0.452  ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.012      ; 4.810      ;
; 0.531  ; top:u06|servo:SERVO|pwm ; led3~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.021      ; 4.740      ;
; 0.542  ; top:u04|servo:SERVO|pwm ; led1~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.037      ; 4.745      ;
; 0.550  ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.013      ; 4.713      ;
; 0.567  ; top:u05|servo:SERVO|pwm ; led2~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.030      ; 4.713      ;
; 17.275 ; counter[0]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.656      ;
; 17.276 ; counter[1]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.655      ;
; 17.282 ; counter[1]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.649      ;
; 17.357 ; counter[0]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.574      ;
; 17.388 ; counter[3]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.543      ;
; 17.391 ; counter[0]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.540      ;
; 17.392 ; counter[1]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.539      ;
; 17.394 ; counter[2]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.537      ;
; 17.394 ; counter[3]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.537      ;
; 17.398 ; counter[1]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.533      ;
; 17.469 ; counter[2]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.462      ;
; 17.473 ; counter[0]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.458      ;
; 17.504 ; counter[5]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.427      ;
; 17.504 ; counter[3]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.427      ;
; 17.506 ; counter[4]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.425      ;
; 17.507 ; counter[0]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.424      ;
; 17.508 ; counter[1]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.423      ;
; 17.510 ; counter[5]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.421      ;
; 17.510 ; counter[2]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.421      ;
; 17.510 ; counter[3]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.421      ;
; 17.514 ; counter[1]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.417      ;
; 17.585 ; counter[2]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.346      ;
; 17.587 ; counter[4]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.344      ;
; 17.589 ; counter[0]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.342      ;
; 17.620 ; counter[5]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.311      ;
; 17.620 ; counter[3]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.311      ;
; 17.622 ; counter[6]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.309      ;
; 17.622 ; counter[4]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.309      ;
; 17.623 ; counter[0]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.308      ;
; 17.624 ; counter[1]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.307      ;
; 17.625 ; counter[7]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.306      ;
; 17.626 ; counter[5]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.305      ;
; 17.626 ; counter[2]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.305      ;
; 17.626 ; counter[3]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.305      ;
; 17.630 ; counter[1]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.301      ;
; 17.631 ; counter[7]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.300      ;
; 17.701 ; counter[2]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.230      ;
; 17.703 ; counter[6]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.228      ;
; 17.703 ; counter[4]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.228      ;
; 17.705 ; counter[0]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.226      ;
; 17.736 ; counter[5]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.195      ;
; 17.736 ; counter[3]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.195      ;
; 17.738 ; counter[6]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.193      ;
; 17.738 ; counter[4]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.193      ;
; 17.739 ; counter[0]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.192      ;
; 17.739 ; counter[8]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.192      ;
; 17.740 ; counter[1]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.191      ;
; 17.741 ; counter[7]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.190      ;
; 17.742 ; counter[9]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.189      ;
; 17.742 ; counter[5]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.189      ;
; 17.742 ; counter[2]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.189      ;
; 17.742 ; counter[3]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.189      ;
; 17.746 ; counter[1]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.185      ;
; 17.747 ; counter[7]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.184      ;
; 17.748 ; counter[9]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.183      ;
; 17.817 ; counter[2]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.114      ;
; 17.819 ; counter[6]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.112      ;
; 17.819 ; counter[4]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.112      ;
; 17.821 ; counter[8]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.110      ;
; 17.821 ; counter[0]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.110      ;
; 17.852 ; counter[5]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.079      ;
; 17.852 ; counter[3]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.079      ;
; 17.854 ; counter[6]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.077      ;
; 17.854 ; counter[4]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.077      ;
; 17.855 ; counter[0]              ; counter[13]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.076      ;
; 17.855 ; counter[8]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.076      ;
; 17.856 ; counter[1]              ; counter[12]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.075      ;
; 17.856 ; counter[10]             ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.075      ;
; 17.857 ; counter[11]             ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.074      ;
; 17.857 ; counter[7]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.074      ;
; 17.858 ; counter[9]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.073      ;
; 17.858 ; counter[5]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.073      ;
; 17.858 ; counter[2]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.073      ;
; 17.858 ; counter[3]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.073      ;
; 17.862 ; counter[1]              ; counter[13]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.069      ;
; 17.863 ; counter[11]             ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.068      ;
; 17.863 ; counter[7]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.068      ;
; 17.864 ; counter[9]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 2.067      ;
; 17.933 ; counter[2]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 1.998      ;
; 17.935 ; counter[6]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 1.996      ;
; 17.935 ; counter[4]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 1.996      ;
; 17.937 ; counter[10]             ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 1.994      ;
; 17.937 ; counter[8]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 1.994      ;
; 17.937 ; counter[0]              ; counter[12]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 1.994      ;
; 17.968 ; counter[5]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 1.963      ;
; 17.968 ; counter[3]              ; counter[12]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 1.963      ;
; 17.970 ; counter[6]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 1.961      ;
; 17.970 ; counter[4]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 1.961      ;
; 17.971 ; counter[8]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 1.960      ;
; 17.972 ; counter[10]             ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 1.959      ;
; 17.973 ; counter[0]              ; counter[11]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.062     ; 1.960      ;
; 17.973 ; counter[13]             ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.061     ; 1.961      ;
; 17.973 ; counter[11]             ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.064     ; 1.958      ;
+--------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 74.989 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 7.959      ;
; 75.054 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 7.894      ;
; 75.105 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 7.843      ;
; 75.203 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 7.745      ;
; 75.221 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 7.727      ;
; 75.319 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 7.629      ;
; 75.364 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 7.584      ;
; 75.435 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 7.513      ;
; 75.470 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.482      ;
; 75.591 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.361      ;
; 75.597 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.355      ;
; 75.635 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.381     ; 7.312      ;
; 75.645 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.373     ; 7.310      ;
; 75.651 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.373     ; 7.304      ;
; 75.707 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.245      ;
; 75.713 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.239      ;
; 75.746 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.206      ;
; 75.761 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.373     ; 7.194      ;
; 75.767 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.373     ; 7.188      ;
; 75.774 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.381     ; 7.173      ;
; 75.780 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.381     ; 7.167      ;
; 75.847 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.105      ;
; 75.854 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.098      ;
; 75.862 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.090      ;
; 75.868 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.084      ;
; 75.871 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 7.077      ;
; 75.877 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.373     ; 7.078      ;
; 75.883 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.373     ; 7.072      ;
; 75.890 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.381     ; 7.057      ;
; 75.896 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.381     ; 7.051      ;
; 75.910 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.042      ;
; 75.957 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.995      ;
; 75.966 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.983      ;
; 75.979 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.973      ;
; 75.985 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.967      ;
; 76.013 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.381     ; 6.934      ;
; 76.019 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.381     ; 6.928      ;
; 76.020 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.929      ;
; 76.048 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.904      ;
; 76.073 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.879      ;
; 76.096 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.856      ;
; 76.102 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.850      ;
; 76.118 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.831      ;
; 76.136 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.813      ;
; 76.164 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.788      ;
; 76.218 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.373     ; 6.737      ;
; 76.220 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.732      ;
; 76.234 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.715      ;
; 76.270 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.373     ; 6.685      ;
; 76.273 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.676      ;
; 76.284 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.668      ;
; 76.350 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.599      ;
; 76.383 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.569      ;
; 76.389 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.560      ;
; 76.391 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 6.557      ;
; 76.526 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.426      ;
; 76.528 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.381     ; 6.419      ;
; 76.603 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.349      ;
; 76.727 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.373     ; 6.228      ;
; 76.869 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.083      ;
; 76.884 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.065      ;
; 76.916 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.036      ;
; 76.966 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 5.986      ;
; 77.035 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.381     ; 5.912      ;
; 77.247 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.373     ; 5.708      ;
; 77.296 ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 5.967      ;
; 77.306 ; top:u01|servo:SERVO|duty_cycle[1]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 5.957      ;
; 77.389 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 5.563      ;
; 77.402 ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 5.863      ;
; 77.404 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 5.545      ;
; 77.436 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 5.516      ;
; 77.437 ; top:u01|servo:SERVO|counter[1]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 5.829      ;
; 77.486 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 5.466      ;
; 77.546 ; top:u01|servo:SERVO|counter[3]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 5.720      ;
; 77.580 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.381     ; 5.367      ;
; 77.591 ; top:u01|servo:SERVO|counter[2]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 5.675      ;
; 77.592 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 5.672      ;
; 77.630 ; top:u01|servo:SERVO|counter[5]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 5.636      ;
; 77.643 ; top:u01|servo:SERVO|counter[6]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 5.623      ;
; 77.645 ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 5.620      ;
; 77.646 ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 5.619      ;
; 77.661 ; top:u01|servo:SERVO|counter[13]                                                                               ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 5.603      ;
; 77.667 ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 5.596      ;
; 77.693 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 5.571      ;
; 77.707 ; top:u01|servo:SERVO|counter[4]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 5.559      ;
; 77.728 ; top:u01|servo:SERVO|counter[11]                                                                               ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 5.536      ;
; 77.762 ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 5.503      ;
; 77.778 ; top:u01|servo:SERVO|counter[7]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 5.488      ;
; 77.781 ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 5.484      ;
; 77.786 ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 5.479      ;
; 77.907 ; top:u01|servo:SERVO|counter[12]                                                                               ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.064     ; 5.357      ;
; 77.911 ; top:u03|servo:SERVO|counter[5]                                                                                ; top:u03|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 5.337      ;
; 77.936 ; top:u01|servo:SERVO|counter[8]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 5.330      ;
; 77.985 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[4]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.373     ; 4.970      ;
; 77.993 ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 5.272      ;
; 78.060 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[4]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 4.892      ;
; 78.110 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[4]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 4.839      ;
; 78.115 ; top:u03|servo:SERVO|counter[4]                                                                                ; top:u03|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 5.133      ;
; 78.129 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.079     ; 5.120      ;
; 78.132 ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 5.133      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.309 ; top:u04|counter:COUNTER|counter_i[24] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.873      ;
; 0.315 ; top:u03|counter:COUNTER|counter_i[22] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.879      ;
; 0.315 ; top:u04|counter:COUNTER|counter_i[21] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.879      ;
; 0.316 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.880      ;
; 0.316 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.880      ;
; 0.316 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.883      ;
; 0.316 ; top:u06|counter:COUNTER|counter_i[23] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.883      ;
; 0.316 ; top:u04|counter:COUNTER|counter_i[19] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.880      ;
; 0.323 ; top:u03|counter:COUNTER|counter_i[20] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.887      ;
; 0.324 ; top:u04|counter:COUNTER|counter_i[20] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.888      ;
; 0.325 ; top:u06|counter:COUNTER|counter_i[24] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.892      ;
; 0.328 ; top:u01|counter:COUNTER|counter_i[21] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.895      ;
; 0.332 ; top:u04|counter:COUNTER|counter_i[18] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.896      ;
; 0.334 ; top:u07|counter:COUNTER|counter_i[17] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.900      ;
; 0.336 ; top:u06|counter:COUNTER|counter_i[17] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.903      ;
; 0.337 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.904      ;
; 0.338 ; top:u05|counter:COUNTER|counter_i[24] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.901      ;
; 0.342 ; top:u07|counter:COUNTER|counter_i[24] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.908      ;
; 0.346 ; top:u05|counter:COUNTER|counter_i[20] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.909      ;
; 0.347 ; top:u07|counter:COUNTER|counter_i[23] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.913      ;
; 0.347 ; top:u06|counter:COUNTER|counter_i[18] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.914      ;
; 0.349 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.910      ;
; 0.349 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.910      ;
; 0.350 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.914      ;
; 0.352 ; top:u04|counter:COUNTER|counter_i[17] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.916      ;
; 0.352 ; top:u04|counter:COUNTER|counter_i[22] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.916      ;
; 0.353 ; top:u05|counter:COUNTER|counter_i[23] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.916      ;
; 0.355 ; top:u02|counter:COUNTER|counter_i[22] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.916      ;
; 0.363 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.924      ;
; 0.364 ; top:u05|counter:COUNTER|counter_i[17] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.927      ;
; 0.369 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.933      ;
; 0.373 ; top:u04|counter:COUNTER|counter_i[23] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.937      ;
; 0.374 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.935      ;
; 0.374 ; top:u03|counter:COUNTER|counter_i[21] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.938      ;
; 0.380 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; top:u05|reset:RESET|sreg[0]           ; top:u05|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; top:u06|reset:RESET|sreg[0]           ; top:u06|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; top:u04|reset:RESET|sreg[1]           ; top:u04|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; top:u07|reset:RESET|sreg[1]           ; top:u07|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.385 ; top:u07|servo:SERVO|counter[17]       ; top:u07|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.604      ;
; 0.385 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.604      ;
; 0.385 ; top:u06|servo:SERVO|counter[17]       ; top:u06|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.604      ;
; 0.386 ; top:u04|servo:SERVO|counter[17]       ; top:u04|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.386 ; top:u05|servo:SERVO|counter[17]       ; top:u05|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.386 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.387 ; top:u04|servo:SERVO|counter[15]       ; top:u04|servo:SERVO|pwm                                                                                       ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.605      ;
; 0.387 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.605      ;
; 0.387 ; top:u07|servo:SERVO|counter[15]       ; top:u07|servo:SERVO|pwm                                                                                       ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.606      ;
; 0.390 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.390 ; top:u06|counter:COUNTER|counter_i[24] ; top:u06|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.391 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.391 ; top:u05|counter:COUNTER|counter_i[24] ; top:u05|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.391 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.391 ; top:u07|counter:COUNTER|counter_i[24] ; top:u07|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.391 ; top:u04|counter:COUNTER|counter_i[24] ; top:u04|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.393 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; top:u07|reset:RESET|sreg[0]           ; top:u07|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; top:u04|reset:RESET|sreg[0]           ; top:u04|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; top:u05|reset:RESET|sreg[1]           ; top:u05|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; top:u06|reset:RESET|sreg[1]           ; top:u06|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.613      ;
; 0.404 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.965      ;
; 0.407 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.968      ;
; 0.505 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.072      ;
; 0.523 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.742      ;
; 0.523 ; top:u07|reset:RESET|sreg[2]           ; top:u07|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.742      ;
; 0.524 ; top:u05|reset:RESET|sreg[2]           ; top:u05|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.742      ;
; 0.524 ; top:u06|reset:RESET|sreg[2]           ; top:u06|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.742      ;
; 0.525 ; top:u04|reset:RESET|sreg[2]           ; top:u04|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
; 0.526 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.745      ;
; 0.526 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.745      ;
; 0.536 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.100      ;
; 0.548 ; top:u02|counter:COUNTER|counter_i[11] ; top:u02|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u02|counter:COUNTER|counter_i[9]  ; top:u02|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u05|counter:COUNTER|counter_i[11] ; top:u05|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u05|counter:COUNTER|counter_i[9]  ; top:u05|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u01|counter:COUNTER|counter_i[11] ; top:u01|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u01|counter:COUNTER|counter_i[9]  ; top:u01|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u06|counter:COUNTER|counter_i[11] ; top:u06|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u06|counter:COUNTER|counter_i[9]  ; top:u06|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u04|counter:COUNTER|counter_i[11] ; top:u04|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u04|counter:COUNTER|counter_i[9]  ; top:u04|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; top:u02|counter:COUNTER|counter_i[7]  ; top:u02|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u02|counter:COUNTER|counter_i[1]  ; top:u02|counter:COUNTER|counter_i[1]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u05|counter:COUNTER|counter_i[7]  ; top:u05|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u05|counter:COUNTER|counter_i[1]  ; top:u05|counter:COUNTER|counter_i[1]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u03|counter:COUNTER|counter_i[7]  ; top:u03|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u03|counter:COUNTER|counter_i[1]  ; top:u03|counter:COUNTER|counter_i[1]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u01|counter:COUNTER|counter_i[15] ; top:u01|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u01|counter:COUNTER|counter_i[7]  ; top:u01|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u01|counter:COUNTER|counter_i[1]  ; top:u01|counter:COUNTER|counter_i[1]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u07|counter:COUNTER|counter_i[11] ; top:u07|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u07|counter:COUNTER|counter_i[9]  ; top:u07|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u06|counter:COUNTER|counter_i[15] ; top:u06|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u06|counter:COUNTER|counter_i[7]  ; top:u06|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50MHz'                                                                 ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; 0.548 ; counter[11] ; counter[11] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; counter[9]  ; counter[9]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; counter[7]  ; counter[7]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; counter[1]  ; counter[1]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; counter[15] ; counter[15] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; counter[2]  ; counter[2]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; counter[17] ; counter[17] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; counter[13] ; counter[13] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 0.769      ;
; 0.552 ; counter[18] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; counter[10] ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; counter[5]  ; counter[5]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; counter[3]  ; counter[3]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; counter[12] ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; counter[8]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; counter[21] ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; counter[19] ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; counter[14] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; counter[6]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; counter[4]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; counter[16] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 0.773      ;
; 0.556 ; counter[22] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 0.774      ;
; 0.556 ; counter[20] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 0.774      ;
; 0.573 ; counter[23] ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; counter[0]  ; counter[0]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.792      ;
; 0.823 ; counter[9]  ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.042      ;
; 0.824 ; counter[1]  ; counter[2]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; counter[7]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; counter[13] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.043      ;
; 0.825 ; counter[15] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.043      ;
; 0.826 ; counter[17] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.044      ;
; 0.826 ; counter[11] ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.059      ; 1.042      ;
; 0.826 ; counter[5]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; counter[3]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.045      ;
; 0.828 ; counter[21] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.046      ;
; 0.828 ; counter[19] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.046      ;
; 0.838 ; counter[2]  ; counter[3]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; counter[10] ; counter[11] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; counter[8]  ; counter[9]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; counter[0]  ; counter[1]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; counter[12] ; counter[13] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.058      ;
; 0.840 ; counter[18] ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.058      ;
; 0.840 ; counter[2]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; counter[6]  ; counter[7]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; counter[14] ; counter[15] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.059      ;
; 0.841 ; counter[4]  ; counter[5]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; counter[16] ; counter[17] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; counter[8]  ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; counter[0]  ; counter[2]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; counter[12] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; counter[18] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.060      ;
; 0.843 ; counter[20] ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.061      ;
; 0.843 ; counter[22] ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.061      ;
; 0.843 ; counter[6]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; counter[14] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.061      ;
; 0.843 ; counter[4]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; counter[16] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; counter[10] ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.059      ; 1.060      ;
; 0.845 ; counter[20] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.063      ;
; 0.933 ; counter[9]  ; counter[11] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.152      ;
; 0.934 ; counter[1]  ; counter[3]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.153      ;
; 0.934 ; counter[7]  ; counter[9]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.153      ;
; 0.935 ; counter[13] ; counter[15] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.153      ;
; 0.935 ; counter[15] ; counter[17] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.153      ;
; 0.936 ; counter[11] ; counter[13] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.059      ; 1.152      ;
; 0.936 ; counter[17] ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.154      ;
; 0.936 ; counter[1]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; counter[5]  ; counter[7]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; counter[3]  ; counter[5]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; counter[7]  ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.155      ;
; 0.937 ; counter[13] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.155      ;
; 0.937 ; counter[15] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.155      ;
; 0.938 ; counter[11] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.059      ; 1.154      ;
; 0.938 ; counter[17] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.156      ;
; 0.938 ; counter[19] ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.156      ;
; 0.938 ; counter[21] ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.156      ;
; 0.938 ; counter[5]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.157      ;
; 0.938 ; counter[3]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.157      ;
; 0.938 ; counter[9]  ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.059      ; 1.154      ;
; 0.940 ; counter[19] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.158      ;
; 0.950 ; counter[2]  ; counter[5]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.169      ;
; 0.952 ; counter[8]  ; counter[11] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.171      ;
; 0.952 ; counter[0]  ; counter[3]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.171      ;
; 0.952 ; counter[12] ; counter[15] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.170      ;
; 0.952 ; counter[18] ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.170      ;
; 0.952 ; counter[2]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.171      ;
; 0.953 ; counter[6]  ; counter[9]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; counter[14] ; counter[17] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.171      ;
; 0.953 ; counter[4]  ; counter[7]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.172      ;
; 0.954 ; counter[10] ; counter[13] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.059      ; 1.170      ;
; 0.954 ; counter[16] ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.172      ;
; 0.954 ; counter[0]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.173      ;
; 0.954 ; counter[12] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.172      ;
; 0.954 ; counter[18] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.172      ;
; 0.955 ; counter[6]  ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; counter[14] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.173      ;
; 0.955 ; counter[20] ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.173      ;
; 0.955 ; counter[4]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.174      ;
; 0.956 ; counter[10] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.059      ; 1.172      ;
; 0.956 ; counter[16] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.061      ; 1.174      ;
; 0.957 ; counter[8]  ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.059      ; 1.173      ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50MHz'                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[12]                                              ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[13]                                              ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[14]                                              ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[15]                                              ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[16]                                              ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[17]                                              ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[18]                                              ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[19]                                              ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[20]                                              ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[21]                                              ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[22]                                              ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[23]                                              ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[0]                                               ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[10]                                              ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[11]                                              ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[1]                                               ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[2]                                               ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[3]                                               ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[4]                                               ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[5]                                               ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[6]                                               ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[7]                                               ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[8]                                               ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[9]                                               ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[0]|clk                                           ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[10]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[11]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[12]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[13]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[14]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[15]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[16]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[17]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[18]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[19]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[1]|clk                                           ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[20]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[21]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[22]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[23]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[2]|clk                                           ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[3]|clk                                           ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[4]|clk                                           ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[5]|clk                                           ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[6]|clk                                           ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[7]|clk                                           ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[8]|clk                                           ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[9]|clk                                           ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[0]                                               ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[10]                                              ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[11]                                              ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[12]                                              ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[13]                                              ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[14]                                              ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[15]                                              ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[16]                                              ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[17]                                              ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[18]                                              ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[19]                                              ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[1]                                               ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[20]                                              ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[21]                                              ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[22]                                              ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[23]                                              ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[2]                                               ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[3]                                               ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[4]                                               ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[5]                                               ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[6]                                               ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[7]                                               ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[8]                                               ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[9]                                               ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.401 ; 41.631       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.402 ; 41.632       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.403 ; 41.633       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.403 ; 41.633       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.404 ; 41.634       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.404 ; 41.634       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.404 ; 41.634       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[0]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[10]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[11]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[12]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[13]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[14]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[15]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[16]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[17]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[18]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[19]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[1]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[20]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[21]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[22]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[23]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[24]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[2]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[3]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[4]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[5]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[6]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[7]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[8]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[9]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[0]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[10]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[11]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[12]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[13]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[14]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[15]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[16]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[17]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[18]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[19]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[1]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[20]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[21]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[22]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[23]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[24]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[2]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[3]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[4]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[5]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[6]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[7]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[8]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[9]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[3]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|reset:RESET|sreg[0]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|reset:RESET|sreg[1]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|reset:RESET|sreg[2]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|reset:RESET|sreg[3]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|duty_cycle[3]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[0]                                                                                   ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[1]                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; SW0        ; clk_50MHz  ; 3.728 ; 4.141 ; Rise       ; clk_50MHz                                      ;
; SW1        ; clk_50MHz  ; 3.431 ; 3.864 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; 3.114 ; 3.546 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; 3.560 ; 3.959 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; 3.727 ; 4.142 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; 3.779 ; 4.196 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; 3.534 ; 3.950 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; 5.811 ; 6.459 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; 5.870 ; 6.386 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; 5.507 ; 6.114 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; 4.631 ; 5.114 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 4.002 ; 4.385 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 3.868 ; 4.279 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; SW0        ; clk_50MHz  ; -1.629 ; -2.048 ; Rise       ; clk_50MHz                                      ;
; SW1        ; clk_50MHz  ; -1.739 ; -2.158 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; -1.425 ; -1.839 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; -1.809 ; -2.244 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; -1.609 ; -2.024 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; -1.593 ; -2.004 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; -1.333 ; -1.736 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; -2.485 ; -2.875 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; -2.519 ; -2.903 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; -2.329 ; -2.715 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; -3.444 ; -3.849 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -3.327 ; -3.700 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -3.194 ; -3.597 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 6.590 ; 6.618 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 7.169 ; 7.224 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 6.743 ; 6.765 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 6.588 ; 6.736 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 6.849 ; 6.928 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 5.635 ; 5.647 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 7.812 ; 7.882 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 6.431 ; 6.456 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 6.987 ; 7.037 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 6.578 ; 6.596 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 6.429 ; 6.570 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 6.680 ; 6.754 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 5.520 ; 5.531 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 7.605 ; 7.670 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+
=======
+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.582 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 6.543      ;
; 43.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 6.367      ;
; 43.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 6.314      ;
; 43.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 6.254      ;
; 43.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 6.173      ;
; 43.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 6.173      ;
; 44.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 6.069      ;
; 44.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 6.009      ;
; 44.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 5.954      ;
; 44.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 5.887      ;
; 44.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 5.804      ;
; 44.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 5.752      ;
; 44.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 5.623      ;
; 44.533 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 5.592      ;
; 44.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 5.571      ;
; 44.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 5.470      ;
; 44.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 5.461      ;
; 44.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 5.338      ;
; 45.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 4.653      ;
; 45.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 4.202      ;
; 46.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 3.186      ;
; 47.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.956      ;
; 47.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.879      ;
; 47.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.838      ;
; 47.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.825      ;
; 47.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.786      ;
; 47.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.303      ;
; 49.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 0.900      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.315      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.297      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.280      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.262      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.253      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.253      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.253      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.253      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.253      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.253      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.253      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.253      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.588      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.595      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.595      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.595      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.602      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.602      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.602      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.602      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.602      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.604      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.604      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.605      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.606      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.605      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.605      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.606      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_d8j:auto_generated|counter_reg_bit[3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.891      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.608      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.608      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.608      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 1.653      ;
; 96.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.009      ;
; 96.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.009      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.016      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.018      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_24|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.008      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.006      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.006      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.006      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.006      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.006      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.006      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.006      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.006      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_9|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.006      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.005      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.005      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.005      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.005      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.005      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.005      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.005      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.005      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.005      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.005      ;
; 96.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.005      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.012      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.012      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.012      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.012      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.012      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.012      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.010      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.010      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.010      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.010      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.010      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.010      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.010      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.010      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.009      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.009      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.009      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.009      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.009      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.009      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.009      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.013      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.013      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.013      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.013      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.010      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.014      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.014      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.014      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.014      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.011      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.011      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.011      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.011      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.011      ;
; 96.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.011      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.462      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.568      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.568      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.568      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.568      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.568      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.568      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.568      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.568      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.568      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.568      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.568      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.568      ;
; 1.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.729      ;
; 1.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.733      ;
; 1.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.733      ;
; 1.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.733      ;
; 1.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.733      ;
; 1.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.733      ;
; 1.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.733      ;
; 1.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.750      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.796      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.796      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.796      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.796      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.796      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.796      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.796      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.796      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.802      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.796      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.804      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.804      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.804      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.804      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.804      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.804      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.804      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.804      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.803      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.803      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.803      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.803      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.803      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.803      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.803      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.803      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.803      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.803      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.803      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.803      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.800      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.800      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.800      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.800      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.798      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.798      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.798      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.798      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.798      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.798      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.798      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.798      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.798      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.798      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.798      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.798      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
; 2.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.799      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.582 ; 49.812       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                 ;
; 49.582 ; 49.812       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                ;
; 49.582 ; 49.812       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                 ;
; 49.582 ; 49.812       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                                 ;
; 49.582 ; 49.812       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                 ;
; 49.582 ; 49.812       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                                 ;
; 49.629 ; 49.845       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[1] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[2] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[1] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[2] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[1] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[2] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[1] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[2] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_24|dffs[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[1] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[2] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[1] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[2] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[0]  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[1]  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[2]  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[0] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[0]  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[1]  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[2]  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[0]  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1]  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2]  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_9|dffs[0]  ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                      ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                              ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                            ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                            ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                            ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                            ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                            ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                      ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                      ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                      ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                      ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                      ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.005 ; 3.197 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.696 ; 7.799 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.005 ; -0.146 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.456 ; -2.563 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.364 ; 13.551 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.155 ; 11.344 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+
>>>>>>> main


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW0        ; a           ; 8.583 ;       ;       ; 8.977 ;
; SW0        ; b           ;       ; 8.217 ; 8.602 ;       ;
; SW0        ; c           ;       ; 8.198 ; 8.564 ;       ;
; SW0        ; d           ;       ; 9.089 ; 9.465 ;       ;
; SW0        ; e           ;       ; 9.025 ; 9.470 ;       ;
; SW0        ; f           ;       ; 8.452 ; 8.906 ;       ;
; SW0        ; g           ;       ; 9.008 ; 9.399 ;       ;
; SW1        ; a           ; 8.286 ;       ;       ; 8.700 ;
; SW1        ; b           ; 8.179 ;       ;       ; 8.643 ;
; SW1        ; c           ; 8.146 ;       ;       ; 8.636 ;
; SW1        ; d           ; 9.044 ;       ;       ; 9.526 ;
; SW1        ; e           ;       ; 8.728 ; 9.193 ;       ;
; SW1        ; f           ;       ; 8.453 ; 8.933 ;       ;
; SW1        ; g           ; 8.979 ;       ;       ; 9.448 ;
; SW2        ; a           ;       ; 7.883 ; 8.315 ;       ;
; SW2        ; b           ; 7.617 ;       ;       ; 8.021 ;
; SW2        ; c           ;       ; 7.591 ; 8.000 ;       ;
; SW2        ; d           ;       ; 8.863 ; 9.263 ;       ;
; SW2        ; e           ; 7.677 ;       ;       ; 8.070 ;
; SW2        ; f           ;       ; 8.230 ; 8.706 ;       ;
; SW2        ; g           ;       ; 8.403 ; 8.835 ;       ;
; SW3        ; a           ;       ; 8.206 ; 8.598 ;       ;
; SW3        ; b           ; 8.030 ;       ;       ; 8.434 ;
; SW3        ; c           ; 8.000 ;       ;       ; 8.425 ;
; SW3        ; d           ;       ; 9.274 ; 9.642 ;       ;
; SW3        ; e           ;       ; 8.889 ; 9.287 ;       ;
; SW3        ; f           ;       ; 8.641 ; 9.085 ;       ;
; SW3        ; g           ;       ; 8.818 ; 9.217 ;       ;
; SW4        ; a           ;       ; 8.496 ; 8.911 ;       ;
; SW4        ; b           ;       ; 7.889 ; 8.279 ;       ;
; SW4        ; c           ; 7.879 ;       ;       ; 8.295 ;
; SW4        ; d           ; 8.924 ;       ;       ; 9.361 ;
; SW4        ; e           ;       ; 8.874 ; 9.295 ;       ;
; SW4        ; f           ;       ; 8.301 ; 8.760 ;       ;
; SW4        ; g           ; 8.356 ;       ;       ; 8.708 ;
; SW5        ; a           ;       ; 8.548 ; 8.965 ;       ;
; SW5        ; b           ;       ; 7.680 ; 8.060 ;       ;
; SW5        ; c           ; 7.635 ;       ;       ; 8.046 ;
; SW5        ; d           ;       ; 8.064 ; 8.489 ;       ;
; SW5        ; e           ;       ; 8.925 ; 9.347 ;       ;
; SW5        ; f           ; 8.024 ;       ;       ; 8.421 ;
; SW5        ; g           ;       ; 8.352 ; 8.793 ;       ;
; SW6        ; a           ;       ; 8.303 ; 8.719 ;       ;
; SW6        ; b           ;       ; 7.410 ; 7.825 ;       ;
; SW6        ; c           ;       ; 7.443 ; 7.840 ;       ;
; SW6        ; d           ;       ; 8.105 ; 8.526 ;       ;
; SW6        ; e           ;       ; 8.682 ; 9.103 ;       ;
; SW6        ; f           ; 7.635 ;       ;       ; 8.004 ;
; SW6        ; g           ;       ; 8.096 ; 8.547 ;       ;
; SW7        ; a           ; 7.535 ;       ;       ; 7.962 ;
; SW7        ; b           ; 7.315 ;       ;       ; 7.727 ;
; SW7        ; c           ; 7.258 ;       ;       ; 7.688 ;
; SW7        ; d           ; 8.252 ;       ;       ; 8.671 ;
; SW7        ; e           ;       ; 8.609 ; 9.056 ;       ;
; SW7        ; f           ;       ; 8.531 ; 8.923 ;       ;
; SW7        ; g           ;       ; 7.670 ; 8.147 ;       ;
; SW8        ; a           ;       ; 8.339 ; 8.676 ;       ;
; SW8        ; b           ;       ; 7.366 ; 7.773 ;       ;
; SW8        ; c           ;       ; 7.332 ; 7.726 ;       ;
; SW8        ; d           ;       ; 7.854 ; 8.250 ;       ;
; SW8        ; e           ;       ; 8.702 ; 9.133 ;       ;
; SW8        ; f           ;       ; 8.624 ; 9.000 ;       ;
; SW8        ; g           ;       ; 7.423 ; 7.888 ;       ;
; SW9        ; a           ;       ; 8.311 ; 8.669 ;       ;
; SW9        ; b           ;       ; 7.173 ; 7.575 ;       ;
; SW9        ; c           ; 7.124 ;       ;       ; 7.561 ;
; SW9        ; d           ; 7.809 ;       ;       ; 8.229 ;
; SW9        ; e           ;       ; 8.501 ; 8.934 ;       ;
; SW9        ; f           ;       ; 8.423 ; 8.801 ;       ;
; SW9        ; g           ;       ; 7.576 ; 8.053 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW0        ; a           ; 8.315 ;       ;       ; 8.686 ;
; SW0        ; b           ;       ; 7.994 ; 8.371 ;       ;
; SW0        ; c           ;       ; 7.975 ; 8.334 ;       ;
; SW0        ; d           ;       ; 8.830 ; 9.200 ;       ;
; SW0        ; e           ;       ; 8.738 ; 9.162 ;       ;
; SW0        ; f           ;       ; 8.218 ; 8.662 ;       ;
; SW0        ; g           ;       ; 8.753 ; 9.134 ;       ;
; SW1        ; a           ; 8.060 ;       ;       ; 8.461 ;
; SW1        ; b           ; 7.957 ;       ;       ; 8.407 ;
; SW1        ; c           ; 7.926 ;       ;       ; 8.400 ;
; SW1        ; d           ; 8.789 ;       ;       ; 9.253 ;
; SW1        ; e           ;       ; 8.483 ; 8.937 ;       ;
; SW1        ; f           ;       ; 8.217 ; 8.687 ;       ;
; SW1        ; g           ; 8.724 ;       ;       ; 9.179 ;
; SW2        ; a           ;       ; 7.656 ; 8.060 ;       ;
; SW2        ; b           ; 7.419 ;       ;       ; 7.808 ;
; SW2        ; c           ;       ; 7.391 ; 7.792 ;       ;
; SW2        ; d           ;       ; 8.611 ; 9.004 ;       ;
; SW2        ; e           ; 7.476 ;       ;       ; 7.856 ;
; SW2        ; f           ;       ; 8.002 ; 8.469 ;       ;
; SW2        ; g           ;       ; 8.170 ; 8.592 ;       ;
; SW3        ; a           ;       ; 7.981 ; 8.365 ;       ;
; SW3        ; b           ; 7.815 ;       ;       ; 8.205 ;
; SW3        ; c           ; 7.785 ;       ;       ; 8.195 ;
; SW3        ; d           ;       ; 9.007 ; 9.368 ;       ;
; SW3        ; e           ;       ; 8.608 ; 9.014 ;       ;
; SW3        ; f           ;       ; 8.398 ; 8.833 ;       ;
; SW3        ; g           ;       ; 8.569 ; 8.959 ;       ;
; SW4        ; a           ;       ; 8.259 ; 8.666 ;       ;
; SW4        ; b           ;       ; 7.677 ; 8.060 ;       ;
; SW4        ; c           ; 7.671 ;       ;       ; 8.072 ;
; SW4        ; d           ; 8.672 ;       ;       ; 9.094 ;
; SW4        ; e           ;       ; 8.593 ; 9.021 ;       ;
; SW4        ; f           ;       ; 8.073 ; 8.520 ;       ;
; SW4        ; g           ; 8.128 ;       ;       ; 8.468 ;
; SW5        ; a           ;       ; 8.289 ; 8.705 ;       ;
; SW5        ; b           ;       ; 7.477 ; 7.849 ;       ;
; SW5        ; c           ; 7.437 ;       ;       ; 7.833 ;
; SW5        ; d           ;       ; 7.845 ; 8.261 ;       ;
; SW5        ; e           ;       ; 8.643 ; 9.071 ;       ;
; SW5        ; f           ; 7.808 ;       ;       ; 8.194 ;
; SW5        ; g           ;       ; 8.083 ; 8.518 ;       ;
; SW6        ; a           ;       ; 8.046 ; 8.468 ;       ;
; SW6        ; b           ;       ; 7.217 ; 7.624 ;       ;
; SW6        ; c           ;       ; 7.176 ; 7.571 ;       ;
; SW6        ; d           ;       ; 7.884 ; 8.296 ;       ;
; SW6        ; e           ;       ; 8.410 ; 8.837 ;       ;
; SW6        ; f           ; 7.435 ;       ;       ; 7.793 ;
; SW6        ; g           ;       ; 7.840 ; 8.281 ;       ;
; SW7        ; a           ; 7.292 ;       ;       ; 7.691 ;
; SW7        ; b           ; 7.129 ;       ;       ; 7.527 ;
; SW7        ; c           ; 7.074 ;       ;       ; 7.490 ;
; SW7        ; d           ; 8.027 ;       ;       ; 8.432 ;
; SW7        ; e           ;       ; 8.367 ; 8.804 ;       ;
; SW7        ; f           ;       ; 8.209 ; 8.624 ;       ;
; SW7        ; g           ;       ; 7.468 ; 7.932 ;       ;
; SW8        ; a           ;       ; 8.030 ; 8.390 ;       ;
; SW8        ; b           ;       ; 7.140 ; 7.539 ;       ;
; SW8        ; c           ;       ; 7.107 ; 7.495 ;       ;
; SW8        ; d           ;       ; 7.645 ; 8.032 ;       ;
; SW8        ; e           ;       ; 8.401 ; 8.832 ;       ;
; SW8        ; f           ;       ; 8.243 ; 8.652 ;       ;
; SW8        ; g           ;       ; 7.230 ; 7.683 ;       ;
; SW9        ; a           ;       ; 7.939 ; 8.309 ;       ;
; SW9        ; b           ;       ; 6.954 ; 7.351 ;       ;
; SW9        ; c           ; 6.887 ;       ;       ; 7.307 ;
; SW9        ; d           ; 7.546 ;       ;       ; 7.926 ;
; SW9        ; e           ;       ; 8.211 ; 8.644 ;       ;
; SW9        ; f           ;       ; 8.053 ; 8.464 ;       ;
; SW9        ; g           ;       ; 7.379 ; 7.844 ;       ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


<<<<<<< HEAD
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 134.7 MHz  ; 134.7 MHz       ; p7|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 418.24 MHz ; 250.0 MHz       ; clk_50MHz                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 0.418  ; 0.000         ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; 75.909 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.304 ; 0.000         ;
; clk_50MHz                                      ; 0.493 ; 0.000         ;
+------------------------------------------------+-------+---------------+
=======
+---------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                       ;
+----------+-----------------+---------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name          ; Note ;
+----------+-----------------+---------------------+------+
; 88.4 MHz ; 88.4 MHz        ; altera_reserved_tck ;      ;
+----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 44.344 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.311 ; 0.000         ;
+---------------------+-------+---------------+
>>>>>>> main


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.714 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.126 ; 0.000         ;
+---------------------+-------+---------------+


<<<<<<< HEAD
+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 9.684  ; 0.000         ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; 41.407 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                                    ;
+--------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.418  ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.767      ; 4.599      ;
; 0.494  ; top:u07|servo:SERVO|pwm ; led4~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.768      ; 4.524      ;
; 0.683  ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.756      ; 4.323      ;
; 0.800  ; top:u05|servo:SERVO|pwm ; led2~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.769      ; 4.219      ;
; 0.801  ; top:u06|servo:SERVO|pwm ; led3~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.761      ; 4.210      ;
; 0.808  ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.756      ; 4.198      ;
; 0.820  ; top:u04|servo:SERVO|pwm ; led1~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.776      ; 4.206      ;
; 17.609 ; counter[0]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.330      ;
; 17.612 ; counter[1]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.327      ;
; 17.630 ; counter[1]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.309      ;
; 17.680 ; counter[0]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.259      ;
; 17.709 ; counter[0]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.230      ;
; 17.709 ; counter[3]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.230      ;
; 17.712 ; counter[1]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.227      ;
; 17.713 ; counter[2]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.226      ;
; 17.727 ; counter[3]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.212      ;
; 17.730 ; counter[1]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.209      ;
; 17.774 ; counter[2]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.165      ;
; 17.780 ; counter[0]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.159      ;
; 17.808 ; counter[5]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.131      ;
; 17.809 ; counter[0]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.130      ;
; 17.809 ; counter[4]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.130      ;
; 17.809 ; counter[3]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.130      ;
; 17.812 ; counter[1]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.127      ;
; 17.813 ; counter[2]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.126      ;
; 17.826 ; counter[5]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.113      ;
; 17.827 ; counter[3]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.112      ;
; 17.830 ; counter[1]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.109      ;
; 17.874 ; counter[2]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.065      ;
; 17.879 ; counter[4]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.060      ;
; 17.880 ; counter[0]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.059      ;
; 17.908 ; counter[5]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.031      ;
; 17.909 ; counter[0]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.030      ;
; 17.909 ; counter[6]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.030      ;
; 17.909 ; counter[4]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.030      ;
; 17.909 ; counter[3]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.030      ;
; 17.912 ; counter[1]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.027      ;
; 17.913 ; counter[2]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.026      ;
; 17.914 ; counter[7]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.025      ;
; 17.926 ; counter[5]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.013      ;
; 17.927 ; counter[3]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.012      ;
; 17.930 ; counter[1]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.009      ;
; 17.932 ; counter[7]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 2.007      ;
; 17.974 ; counter[2]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.965      ;
; 17.978 ; counter[6]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.961      ;
; 17.979 ; counter[4]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.960      ;
; 17.980 ; counter[0]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.959      ;
; 18.008 ; counter[5]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.931      ;
; 18.009 ; counter[0]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.930      ;
; 18.009 ; counter[8]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.930      ;
; 18.009 ; counter[6]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.930      ;
; 18.009 ; counter[4]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.930      ;
; 18.009 ; counter[3]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.930      ;
; 18.012 ; counter[1]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.927      ;
; 18.013 ; counter[2]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.926      ;
; 18.014 ; counter[9]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.925      ;
; 18.014 ; counter[7]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.925      ;
; 18.026 ; counter[5]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.913      ;
; 18.027 ; counter[3]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.912      ;
; 18.030 ; counter[1]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.909      ;
; 18.032 ; counter[9]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.907      ;
; 18.032 ; counter[7]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.907      ;
; 18.074 ; counter[2]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.865      ;
; 18.078 ; counter[6]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.861      ;
; 18.079 ; counter[4]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.860      ;
; 18.080 ; counter[8]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.859      ;
; 18.080 ; counter[0]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.859      ;
; 18.108 ; counter[5]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.831      ;
; 18.109 ; counter[0]              ; counter[13]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.830      ;
; 18.109 ; counter[8]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.830      ;
; 18.109 ; counter[6]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.830      ;
; 18.109 ; counter[4]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.830      ;
; 18.109 ; counter[3]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.830      ;
; 18.110 ; counter[10]             ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.829      ;
; 18.112 ; counter[1]              ; counter[12]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.827      ;
; 18.113 ; counter[2]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.826      ;
; 18.114 ; counter[11]             ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.825      ;
; 18.114 ; counter[9]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.825      ;
; 18.114 ; counter[7]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.825      ;
; 18.126 ; counter[5]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.813      ;
; 18.127 ; counter[3]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.812      ;
; 18.130 ; counter[1]              ; counter[13]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.809      ;
; 18.132 ; counter[11]             ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.807      ;
; 18.132 ; counter[9]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.807      ;
; 18.132 ; counter[7]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.807      ;
; 18.174 ; counter[2]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.765      ;
; 18.178 ; counter[6]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.761      ;
; 18.179 ; counter[4]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.760      ;
; 18.180 ; counter[8]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.759      ;
; 18.180 ; counter[0]              ; counter[12]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.759      ;
; 18.181 ; counter[10]             ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.758      ;
; 18.208 ; counter[5]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.731      ;
; 18.209 ; counter[8]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.730      ;
; 18.209 ; counter[6]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.730      ;
; 18.209 ; counter[4]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.730      ;
; 18.209 ; counter[3]              ; counter[12]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.730      ;
; 18.210 ; counter[10]             ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.056     ; 1.729      ;
; 18.211 ; counter[0]              ; counter[11]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.054     ; 1.730      ;
; 18.212 ; counter[12]             ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.055     ; 1.728      ;
; 18.212 ; counter[13]             ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.055     ; 1.728      ;
+--------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 75.909 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 7.078      ;
; 75.919 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 7.068      ;
; 76.009 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 6.978      ;
; 76.048 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 6.939      ;
; 76.109 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 6.878      ;
; 76.148 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 6.839      ;
; 76.231 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 6.756      ;
; 76.248 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 6.739      ;
; 76.321 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.670      ;
; 76.382 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.609      ;
; 76.426 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.334     ; 6.568      ;
; 76.428 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.563      ;
; 76.444 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.334     ; 6.550      ;
; 76.460 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 6.527      ;
; 76.482 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.509      ;
; 76.526 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.334     ; 6.468      ;
; 76.528 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.463      ;
; 76.544 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.334     ; 6.450      ;
; 76.561 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.430      ;
; 76.581 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 6.406      ;
; 76.582 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.409      ;
; 76.599 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 6.388      ;
; 76.626 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.334     ; 6.368      ;
; 76.628 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 6.359      ;
; 76.644 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.334     ; 6.350      ;
; 76.653 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.338      ;
; 76.661 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.330      ;
; 76.679 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.312      ;
; 76.681 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 6.306      ;
; 76.699 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 6.288      ;
; 76.701 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.290      ;
; 76.708 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.283      ;
; 76.762 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.229      ;
; 76.767 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 6.222      ;
; 76.779 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 6.210      ;
; 76.780 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.211      ;
; 76.789 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 6.198      ;
; 76.807 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 6.180      ;
; 76.808 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.183      ;
; 76.819 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.172      ;
; 76.863 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.128      ;
; 76.879 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 6.110      ;
; 76.881 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.110      ;
; 76.897 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 6.092      ;
; 76.919 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.072      ;
; 76.932 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.059      ;
; 76.968 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.334     ; 6.026      ;
; 76.973 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.334     ; 6.021      ;
; 76.987 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 6.002      ;
; 77.003 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 5.986      ;
; 77.035 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.956      ;
; 77.083 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 5.904      ;
; 77.087 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 5.902      ;
; 77.103 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 5.886      ;
; 77.106 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.885      ;
; 77.221 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.770      ;
; 77.222 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 5.765      ;
; 77.262 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.729      ;
; 77.406 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.334     ; 5.588      ;
; 77.541 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 5.448      ;
; 77.559 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.432      ;
; 77.586 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.405      ;
; 77.625 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.366      ;
; 77.668 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 5.319      ;
; 77.845 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.334     ; 5.149      ;
; 77.859 ; top:u01|servo:SERVO|duty_cycle[1]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.058     ; 5.411      ;
; 77.912 ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 5.360      ;
; 77.965 ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.058     ; 5.305      ;
; 77.998 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 4.991      ;
; 77.998 ; top:u01|servo:SERVO|counter[1]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 5.274      ;
; 78.016 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 4.975      ;
; 78.043 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 4.948      ;
; 78.080 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 4.911      ;
; 78.092 ; top:u01|servo:SERVO|counter[3]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 5.180      ;
; 78.122 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.058     ; 5.148      ;
; 78.137 ; top:u01|servo:SERVO|counter[2]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 5.135      ;
; 78.165 ; top:u01|servo:SERVO|counter[5]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 5.107      ;
; 78.172 ; top:u01|servo:SERVO|counter[13]                                                                               ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.058     ; 5.098      ;
; 78.178 ; top:u01|servo:SERVO|counter[6]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 5.094      ;
; 78.179 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 4.808      ;
; 78.184 ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.058     ; 5.086      ;
; 78.206 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.058     ; 5.064      ;
; 78.236 ; top:u01|servo:SERVO|counter[4]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 5.036      ;
; 78.242 ; top:u01|servo:SERVO|counter[11]                                                                               ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.058     ; 5.028      ;
; 78.259 ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 5.013      ;
; 78.268 ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 5.004      ;
; 78.270 ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 5.002      ;
; 78.291 ; top:u01|servo:SERVO|counter[7]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 4.981      ;
; 78.388 ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 4.884      ;
; 78.389 ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 4.883      ;
; 78.404 ; top:u01|servo:SERVO|counter[12]                                                                               ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.058     ; 4.866      ;
; 78.426 ; top:u01|servo:SERVO|counter[8]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 4.846      ;
; 78.453 ; top:u03|servo:SERVO|counter[5]                                                                                ; top:u03|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 4.805      ;
; 78.458 ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 4.814      ;
; 78.531 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[4]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.334     ; 4.463      ;
; 78.583 ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 4.689      ;
; 78.587 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[4]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 4.404      ;
; 78.636 ; top:u03|servo:SERVO|counter[4]                                                                                ; top:u03|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 4.622      ;
; 78.638 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.621      ;
; 78.648 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[4]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.339     ; 4.341      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.304 ; top:u04|counter:COUNTER|counter_i[21] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.811      ;
; 0.306 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.812      ;
; 0.308 ; top:u03|counter:COUNTER|counter_i[22] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.814      ;
; 0.308 ; top:u04|counter:COUNTER|counter_i[24] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.815      ;
; 0.309 ; top:u04|counter:COUNTER|counter_i[19] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.816      ;
; 0.310 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.816      ;
; 0.312 ; top:u04|counter:COUNTER|counter_i[20] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.819      ;
; 0.313 ; top:u03|counter:COUNTER|counter_i[20] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.819      ;
; 0.313 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.822      ;
; 0.314 ; top:u06|counter:COUNTER|counter_i[23] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.823      ;
; 0.320 ; top:u01|counter:COUNTER|counter_i[21] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.829      ;
; 0.320 ; top:u04|counter:COUNTER|counter_i[18] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.827      ;
; 0.321 ; top:u06|counter:COUNTER|counter_i[24] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.830      ;
; 0.326 ; top:u07|counter:COUNTER|counter_i[17] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.835      ;
; 0.330 ; top:u06|counter:COUNTER|counter_i[17] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.839      ;
; 0.331 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.840      ;
; 0.331 ; top:u05|counter:COUNTER|counter_i[24] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.836      ;
; 0.334 ; top:u07|counter:COUNTER|counter_i[24] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.843      ;
; 0.335 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.839      ;
; 0.336 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.840      ;
; 0.339 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.845      ;
; 0.339 ; top:u04|counter:COUNTER|counter_i[22] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.846      ;
; 0.340 ; top:u04|counter:COUNTER|counter_i[17] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.847      ;
; 0.340 ; top:u02|counter:COUNTER|counter_i[22] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.844      ;
; 0.341 ; top:u07|counter:COUNTER|counter_i[23] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.850      ;
; 0.341 ; top:u05|counter:COUNTER|counter_i[20] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.846      ;
; 0.342 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.342 ; top:u06|counter:COUNTER|counter_i[18] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.851      ;
; 0.342 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.342 ; top:u05|servo:SERVO|counter[17]       ; top:u05|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; top:u04|servo:SERVO|counter[17]       ; top:u04|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.541      ;
; 0.343 ; top:u06|servo:SERVO|counter[17]       ; top:u06|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; top:u07|servo:SERVO|counter[17]       ; top:u07|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.542      ;
; 0.345 ; top:u04|servo:SERVO|counter[15]       ; top:u04|servo:SERVO|pwm                                                                                       ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; top:u06|reset:RESET|sreg[0]           ; top:u06|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; top:u05|reset:RESET|sreg[0]           ; top:u05|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; top:u04|reset:RESET|sreg[1]           ; top:u04|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; top:u07|servo:SERVO|counter[15]       ; top:u07|servo:SERVO|pwm                                                                                       ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.544      ;
; 0.347 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u07|counter:COUNTER|counter_i[24] ; top:u07|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u07|reset:RESET|sreg[1]           ; top:u07|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u06|counter:COUNTER|counter_i[24] ; top:u06|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u04|counter:COUNTER|counter_i[24] ; top:u04|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u05|counter:COUNTER|counter_i[23] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.852      ;
; 0.348 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.546      ;
; 0.348 ; top:u05|counter:COUNTER|counter_i[24] ; top:u05|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.546      ;
; 0.350 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.854      ;
; 0.355 ; top:u05|counter:COUNTER|counter_i[17] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.860      ;
; 0.356 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.862      ;
; 0.357 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; top:u07|reset:RESET|sreg[0]           ; top:u07|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; top:u04|reset:RESET|sreg[0]           ; top:u04|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; top:u06|reset:RESET|sreg[1]           ; top:u06|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; top:u05|reset:RESET|sreg[1]           ; top:u05|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; top:u04|counter:COUNTER|counter_i[23] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.866      ;
; 0.359 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.863      ;
; 0.361 ; top:u03|counter:COUNTER|counter_i[21] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.867      ;
; 0.389 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.893      ;
; 0.390 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.894      ;
; 0.472 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; top:u07|reset:RESET|sreg[2]           ; top:u07|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; top:u06|reset:RESET|sreg[2]           ; top:u06|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; top:u05|reset:RESET|sreg[2]           ; top:u05|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.671      ;
; 0.474 ; top:u04|reset:RESET|sreg[2]           ; top:u04|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.673      ;
; 0.475 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.674      ;
; 0.475 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.674      ;
; 0.488 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.997      ;
; 0.492 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u07|counter:COUNTER|counter_i[11] ; top:u07|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u07|counter:COUNTER|counter_i[9]  ; top:u07|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u06|counter:COUNTER|counter_i[11] ; top:u06|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u06|counter:COUNTER|counter_i[9]  ; top:u06|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u04|counter:COUNTER|counter_i[11] ; top:u04|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u04|counter:COUNTER|counter_i[9]  ; top:u04|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u02|counter:COUNTER|counter_i[11] ; top:u02|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u02|counter:COUNTER|counter_i[9]  ; top:u02|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; top:u03|counter:COUNTER|counter_i[15] ; top:u03|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u03|counter:COUNTER|counter_i[7]  ; top:u03|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u01|counter:COUNTER|counter_i[11] ; top:u01|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.691      ;
; 0.493 ; top:u01|counter:COUNTER|counter_i[9]  ; top:u01|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.691      ;
; 0.493 ; top:u07|counter:COUNTER|counter_i[15] ; top:u07|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u07|counter:COUNTER|counter_i[7]  ; top:u07|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u06|counter:COUNTER|counter_i[15] ; top:u06|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u06|counter:COUNTER|counter_i[7]  ; top:u06|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u04|counter:COUNTER|counter_i[15] ; top:u04|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u04|counter:COUNTER|counter_i[7]  ; top:u04|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u02|counter:COUNTER|counter_i[15] ; top:u02|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u02|counter:COUNTER|counter_i[7]  ; top:u02|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u05|counter:COUNTER|counter_i[11] ; top:u05|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.691      ;
; 0.493 ; top:u05|counter:COUNTER|counter_i[9]  ; top:u05|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.691      ;
; 0.494 ; top:u03|counter:COUNTER|counter_i[1]  ; top:u03|counter:COUNTER|counter_i[1]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; top:u01|counter:COUNTER|counter_i[15] ; top:u01|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.692      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50MHz'                                                                  ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; 0.493 ; counter[15] ; counter[15] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; counter[11] ; counter[11] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.691      ;
; 0.493 ; counter[9]  ; counter[9]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.691      ;
; 0.494 ; counter[17] ; counter[17] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; counter[18] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; counter[13] ; counter[13] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; counter[7]  ; counter[7]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; counter[1]  ; counter[1]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; counter[12] ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; counter[2]  ; counter[2]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; counter[21] ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; counter[5]  ; counter[5]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.695      ;
; 0.498 ; counter[19] ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; counter[14] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; counter[10] ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; counter[3]  ; counter[3]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.696      ;
; 0.499 ; counter[16] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; counter[8]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.697      ;
; 0.500 ; counter[22] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; counter[20] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; counter[6]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; counter[4]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.698      ;
; 0.513 ; counter[23] ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.712      ;
; 0.515 ; counter[0]  ; counter[0]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.713      ;
; 0.737 ; counter[9]  ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.935      ;
; 0.737 ; counter[15] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.936      ;
; 0.738 ; counter[17] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.937      ;
; 0.738 ; counter[11] ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.053      ; 0.935      ;
; 0.739 ; counter[1]  ; counter[2]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.937      ;
; 0.739 ; counter[7]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.937      ;
; 0.740 ; counter[13] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.939      ;
; 0.742 ; counter[21] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.941      ;
; 0.742 ; counter[5]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.940      ;
; 0.743 ; counter[19] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.942      ;
; 0.743 ; counter[3]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.941      ;
; 0.744 ; counter[18] ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; counter[12] ; counter[13] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; counter[2]  ; counter[3]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.943      ;
; 0.747 ; counter[14] ; counter[15] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; counter[10] ; counter[11] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.945      ;
; 0.748 ; counter[8]  ; counter[9]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.946      ;
; 0.748 ; counter[16] ; counter[17] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; counter[0]  ; counter[1]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.946      ;
; 0.749 ; counter[6]  ; counter[7]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; counter[20] ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.948      ;
; 0.749 ; counter[4]  ; counter[5]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; counter[22] ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.948      ;
; 0.751 ; counter[18] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; counter[12] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.951      ;
; 0.752 ; counter[2]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.950      ;
; 0.754 ; counter[14] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; counter[8]  ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.953      ;
; 0.755 ; counter[16] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; counter[10] ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.053      ; 0.952      ;
; 0.755 ; counter[0]  ; counter[2]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.953      ;
; 0.756 ; counter[6]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; counter[20] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; counter[4]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 0.954      ;
; 0.826 ; counter[9]  ; counter[11] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.024      ;
; 0.826 ; counter[15] ; counter[17] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.025      ;
; 0.827 ; counter[17] ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.026      ;
; 0.827 ; counter[11] ; counter[13] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.053      ; 1.024      ;
; 0.828 ; counter[1]  ; counter[3]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.026      ;
; 0.828 ; counter[7]  ; counter[9]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.026      ;
; 0.829 ; counter[13] ; counter[15] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.028      ;
; 0.831 ; counter[5]  ; counter[7]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.029      ;
; 0.831 ; counter[21] ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.030      ;
; 0.832 ; counter[19] ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.031      ;
; 0.832 ; counter[3]  ; counter[5]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.030      ;
; 0.833 ; counter[15] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.032      ;
; 0.834 ; counter[17] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.033      ;
; 0.834 ; counter[11] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.053      ; 1.031      ;
; 0.834 ; counter[9]  ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.053      ; 1.031      ;
; 0.835 ; counter[1]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.033      ;
; 0.835 ; counter[7]  ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.033      ;
; 0.836 ; counter[13] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.035      ;
; 0.838 ; counter[5]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.036      ;
; 0.839 ; counter[19] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.038      ;
; 0.839 ; counter[3]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.037      ;
; 0.840 ; counter[18] ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.039      ;
; 0.841 ; counter[12] ; counter[15] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.040      ;
; 0.841 ; counter[2]  ; counter[5]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.039      ;
; 0.843 ; counter[14] ; counter[17] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; counter[8]  ; counter[11] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.042      ;
; 0.844 ; counter[16] ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; counter[10] ; counter[13] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.053      ; 1.041      ;
; 0.844 ; counter[0]  ; counter[3]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.042      ;
; 0.845 ; counter[6]  ; counter[9]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.043      ;
; 0.845 ; counter[4]  ; counter[7]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.043      ;
; 0.845 ; counter[20] ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.044      ;
; 0.847 ; counter[18] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.046      ;
; 0.848 ; counter[12] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.047      ;
; 0.848 ; counter[2]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.046      ;
; 0.850 ; counter[14] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.049      ;
; 0.851 ; counter[16] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.055      ; 1.050      ;
; 0.851 ; counter[10] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.053      ; 1.048      ;
; 0.851 ; counter[0]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.049      ;
; 0.852 ; counter[8]  ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.053      ; 1.049      ;
; 0.852 ; counter[6]  ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.050      ;
; 0.852 ; counter[4]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.054      ; 1.050      ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[12]                                              ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[13]                                              ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[14]                                              ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[15]                                              ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[16]                                              ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[17]                                              ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[18]                                              ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[19]                                              ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[20]                                              ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[21]                                              ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[22]                                              ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[23]                                              ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[0]                                               ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[10]                                              ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[11]                                              ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[1]                                               ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[2]                                               ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[3]                                               ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[4]                                               ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[5]                                               ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[6]                                               ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[7]                                               ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[8]                                               ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[9]                                               ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[12]|clk                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[13]|clk                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[14]|clk                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[15]|clk                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[16]|clk                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[17]|clk                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[18]|clk                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[19]|clk                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[20]|clk                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[21]|clk                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[22]|clk                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[23]|clk                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[0]|clk                                           ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[10]|clk                                          ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[11]|clk                                          ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[1]|clk                                           ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[2]|clk                                           ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[3]|clk                                           ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[4]|clk                                           ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[5]|clk                                           ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[6]|clk                                           ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[7]|clk                                           ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[8]|clk                                           ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[9]|clk                                           ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[0]                                               ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[10]                                              ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[11]                                              ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[12]                                              ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[13]                                              ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[14]                                              ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[15]                                              ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[16]                                              ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[17]                                              ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[18]                                              ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[19]                                              ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[1]                                               ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[20]                                              ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[21]                                              ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[22]                                              ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[23]                                              ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[2]                                               ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[3]                                               ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[4]                                               ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[5]                                               ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[6]                                               ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[7]                                               ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[8]                                               ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[9]                                               ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.407 ; 41.637       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.408 ; 41.638       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.409 ; 41.639       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.410 ; 41.640       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.410 ; 41.640       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.410 ; 41.640       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.411 ; 41.641       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[12]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[13]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[14]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[15]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[16]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[17]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[18]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[19]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[20]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[21]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[22]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[23]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[24]                                                                         ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|servo:SERVO|duty_cycle[3]                                                                             ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[0]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[1]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[2]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[3]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[0]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[10]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[11]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[12]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[13]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[14]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[15]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[16]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[17]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[18]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[19]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[1]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[20]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[21]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[22]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[23]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[24]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[2]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[3]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[4]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[5]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[6]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[7]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[8]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[9]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|reset:RESET|sreg[0]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|reset:RESET|sreg[1]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|reset:RESET|sreg[2]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|reset:RESET|sreg[3]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[0]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[10]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[11]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[12]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[13]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[14]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[15]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[16]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[17]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[1]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[2]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[3]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[4]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[5]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[6]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[7]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[8]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[9]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[0]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[10]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[11]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[12]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[13]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[14]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[15]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[16]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[17]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[18]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[19]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[1]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[20]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[21]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[22]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[23]                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; SW0        ; clk_50MHz  ; 3.251 ; 3.636 ; Rise       ; clk_50MHz                                      ;
; SW1        ; clk_50MHz  ; 2.995 ; 3.392 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; 2.699 ; 3.109 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; 3.122 ; 3.470 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; 3.264 ; 3.655 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; 3.303 ; 3.709 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; 3.067 ; 3.470 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; 5.230 ; 5.713 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; 5.280 ; 5.620 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; 4.948 ; 5.347 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; 4.035 ; 4.424 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 3.456 ; 3.766 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 3.318 ; 3.673 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; SW0        ; clk_50MHz  ; -1.372 ; -1.736 ; Rise       ; clk_50MHz                                      ;
; SW1        ; clk_50MHz  ; -1.486 ; -1.822 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; -1.200 ; -1.532 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; -1.544 ; -1.896 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; -1.370 ; -1.702 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; -1.363 ; -1.704 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; -1.122 ; -1.450 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; -2.152 ; -2.494 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; -2.181 ; -2.513 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; -2.002 ; -2.350 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; -2.972 ; -3.295 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -2.860 ; -3.162 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -2.724 ; -3.071 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 6.241 ; 6.228 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 6.773 ; 6.706 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 6.389 ; 6.355 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 6.238 ; 6.298 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 6.485 ; 6.481 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 5.368 ; 5.343 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 7.371 ; 7.314 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 6.096 ; 6.082 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 6.607 ; 6.540 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 6.238 ; 6.203 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 6.093 ; 6.149 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 6.333 ; 6.326 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 5.266 ; 5.242 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 7.183 ; 7.126 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+
=======
+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.521 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 5.838      ;
; 44.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.654      ;
; 44.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 5.634      ;
; 44.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.564      ;
; 44.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.490      ;
; 44.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.484      ;
; 44.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.402      ;
; 44.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 5.369      ;
; 44.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.299      ;
; 44.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.235      ;
; 45.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.154      ;
; 45.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 5.121      ;
; 45.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.035      ;
; 45.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 4.985      ;
; 45.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 4.949      ;
; 45.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 4.870      ;
; 45.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 4.850      ;
; 45.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 4.783      ;
; 46.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 4.144      ;
; 46.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 3.738      ;
; 47.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.830      ;
; 47.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.627      ;
; 47.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.600      ;
; 47.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.537      ;
; 47.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.515      ;
; 47.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.502      ;
; 48.131 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.051      ;
; 49.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 0.806      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.826      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.780      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.754      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.727      ;
; 95.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.717      ;
; 95.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.717      ;
; 95.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.717      ;
; 95.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.717      ;
; 95.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.717      ;
; 95.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.717      ;
; 95.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.717      ;
; 95.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.717      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.528      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.541      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.549      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.549      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.549      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.549      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.550      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.551      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.551      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.552      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 1.469      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.684      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.686      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.680      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.680      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.680      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.680      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.680      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.680      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.680      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.680      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.680      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.680      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.680      ;
; 97.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.678      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.678      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.678      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.678      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.678      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.678      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.678      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.678      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.677      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.677      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.677      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.677      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.677      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.677      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.677      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.681      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.681      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.681      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.681      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.678      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.682      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.682      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.682      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.682      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.680      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_24|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.676      ;
; 97.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.676      ;
; 97.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.676      ;
; 97.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.673      ;
; 97.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.673      ;
; 97.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.673      ;
; 97.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.673      ;
; 97.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.673      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.326      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.429      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.429      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.429      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.429      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.429      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.429      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.429      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.429      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.429      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.429      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.429      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.429      ;
; 1.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.571      ;
; 1.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.578      ;
; 1.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.578      ;
; 1.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.578      ;
; 1.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.578      ;
; 1.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.578      ;
; 1.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.578      ;
; 1.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.597      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.813      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.521      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.516      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_24|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.513      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.513      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.513      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.513      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.513      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.513      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.513      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.513      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.513      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.513      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.513      ;
; 2.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.513      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.514      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.514      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.514      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.514      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.514      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.514      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.514      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.514      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.513      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.513      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.513      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.513      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.513      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.513      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.513      ;
; 2.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.517      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.521 ; 49.751       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.521 ; 49.751       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.521 ; 49.751       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a2~portb_address_reg0  ;
; 49.521 ; 49.751       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.521 ; 49.751       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.525 ; 49.755       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.576 ; 49.792       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                           ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                 ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                 ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                 ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                 ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                       ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                          ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                          ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                          ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                          ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                               ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                               ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                               ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                   ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                  ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                   ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                   ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                   ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                             ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                             ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                             ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                             ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                             ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                              ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                 ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                          ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                          ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                          ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                           ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                            ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                        ;
; 49.617 ; 49.801       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.950 ; 3.200 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.590 ; 7.685 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.114 ; -0.322 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.579 ; -2.722 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.868 ; 13.037 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.680 ; 10.853 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+
>>>>>>> main


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW0        ; a           ; 7.911 ;       ;       ; 8.205 ;
; SW0        ; b           ;       ; 7.553 ; 7.932 ;       ;
; SW0        ; c           ;       ; 7.511 ; 7.896 ;       ;
; SW0        ; d           ;       ; 8.295 ; 8.728 ;       ;
; SW0        ; e           ;       ; 8.260 ; 8.736 ;       ;
; SW0        ; f           ;       ; 7.756 ; 8.215 ;       ;
; SW0        ; g           ;       ; 8.241 ; 8.656 ;       ;
; SW1        ; a           ; 7.655 ;       ;       ; 7.961 ;
; SW1        ; b           ; 7.577 ;       ;       ; 7.914 ;
; SW1        ; c           ; 7.548 ;       ;       ; 7.882 ;
; SW1        ; d           ; 8.379 ;       ;       ; 8.663 ;
; SW1        ; e           ;       ; 8.004 ; 8.492 ;       ;
; SW1        ; f           ;       ; 7.765 ; 8.240 ;       ;
; SW1        ; g           ; 8.306 ;       ;       ; 8.612 ;
; SW2        ; a           ;       ; 7.225 ; 7.675 ;       ;
; SW2        ; b           ; 7.076 ;       ;       ; 7.355 ;
; SW2        ; c           ;       ; 6.971 ; 7.393 ;       ;
; SW2        ; d           ;       ; 8.095 ; 8.553 ;       ;
; SW2        ; e           ; 7.128 ;       ;       ; 7.392 ;
; SW2        ; f           ;       ; 7.558 ; 8.042 ;       ;
; SW2        ; g           ;       ; 7.701 ; 8.152 ;       ;
; SW3        ; a           ;       ; 7.536 ; 7.925 ;       ;
; SW3        ; b           ; 7.447 ;       ;       ; 7.727 ;
; SW3        ; c           ; 7.420 ;       ;       ; 7.694 ;
; SW3        ; d           ;       ; 8.467 ; 8.896 ;       ;
; SW3        ; e           ;       ; 8.157 ; 8.568 ;       ;
; SW3        ; f           ;       ; 7.930 ; 8.385 ;       ;
; SW3        ; g           ;       ; 8.076 ; 8.497 ;       ;
; SW4        ; a           ;       ; 7.790 ; 8.221 ;       ;
; SW4        ; b           ;       ; 7.289 ; 7.628 ;       ;
; SW4        ; c           ; 7.313 ;       ;       ; 7.587 ;
; SW4        ; d           ; 8.275 ;       ;       ; 8.520 ;
; SW4        ; e           ;       ; 8.138 ; 8.584 ;       ;
; SW4        ; f           ;       ; 7.630 ; 8.086 ;       ;
; SW4        ; g           ; 7.749 ;       ;       ; 7.960 ;
; SW5        ; a           ;       ; 7.829 ; 8.275 ;       ;
; SW5        ; b           ;       ; 7.105 ; 7.448 ;       ;
; SW5        ; c           ; 7.099 ;       ;       ; 7.381 ;
; SW5        ; d           ;       ; 7.400 ; 7.853 ;       ;
; SW5        ; e           ;       ; 8.177 ; 8.635 ;       ;
; SW5        ; f           ; 7.440 ;       ;       ; 7.727 ;
; SW5        ; g           ;       ; 7.672 ; 8.114 ;       ;
; SW6        ; a           ;       ; 7.593 ; 8.036 ;       ;
; SW6        ; b           ;       ; 6.830 ; 7.211 ;       ;
; SW6        ; c           ;       ; 6.835 ; 7.227 ;       ;
; SW6        ; d           ;       ; 7.418 ; 7.864 ;       ;
; SW6        ; e           ;       ; 7.941 ; 8.396 ;       ;
; SW6        ; f           ; 7.080 ;       ;       ; 7.340 ;
; SW6        ; g           ;       ; 7.430 ; 7.871 ;       ;
; SW7        ; a           ; 6.980 ;       ;       ; 7.281 ;
; SW7        ; b           ; 6.787 ;       ;       ; 7.104 ;
; SW7        ; c           ; 6.736 ;       ;       ; 7.046 ;
; SW7        ; d           ; 7.656 ;       ;       ; 7.912 ;
; SW7        ; e           ;       ; 7.896 ; 8.367 ;       ;
; SW7        ; f           ;       ; 7.840 ; 8.223 ;       ;
; SW7        ; g           ;       ; 7.060 ; 7.520 ;       ;
; SW8        ; a           ;       ; 7.636 ; 8.002 ;       ;
; SW8        ; b           ;       ; 6.808 ; 7.165 ;       ;
; SW8        ; c           ;       ; 6.755 ; 7.125 ;       ;
; SW8        ; d           ;       ; 7.209 ; 7.625 ;       ;
; SW8        ; e           ;       ; 7.976 ; 8.430 ;       ;
; SW8        ; f           ;       ; 7.920 ; 8.286 ;       ;
; SW8        ; g           ;       ; 6.839 ; 7.289 ;       ;
; SW9        ; a           ;       ; 7.600 ; 7.988 ;       ;
; SW9        ; b           ;       ; 6.626 ; 6.995 ;       ;
; SW9        ; c           ; 6.605 ;       ;       ; 6.932 ;
; SW9        ; d           ; 7.242 ;       ;       ; 7.521 ;
; SW9        ; e           ;       ; 7.788 ; 8.258 ;       ;
; SW9        ; f           ;       ; 7.732 ; 8.114 ;       ;
; SW9        ; g           ;       ; 6.963 ; 7.435 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW0        ; a           ; 7.682 ;       ;       ; 7.955 ;
; SW0        ; b           ;       ; 7.362 ; 7.729 ;       ;
; SW0        ; c           ;       ; 7.320 ; 7.695 ;       ;
; SW0        ; d           ;       ; 8.072 ; 8.495 ;       ;
; SW0        ; e           ;       ; 8.014 ; 8.467 ;       ;
; SW0        ; f           ;       ; 7.554 ; 8.001 ;       ;
; SW0        ; g           ;       ; 8.018 ; 8.425 ;       ;
; SW1        ; a           ; 7.458 ;       ;       ; 7.753 ;
; SW1        ; b           ; 7.384 ;       ;       ; 7.712 ;
; SW1        ; c           ; 7.356 ;       ;       ; 7.679 ;
; SW1        ; d           ; 8.155 ;       ;       ; 8.428 ;
; SW1        ; e           ;       ; 7.790 ; 8.265 ;       ;
; SW1        ; f           ;       ; 7.562 ; 8.024 ;       ;
; SW1        ; g           ; 8.084 ;       ;       ; 8.378 ;
; SW2        ; a           ;       ; 7.034 ; 7.453 ;       ;
; SW2        ; b           ; 6.902 ;       ;       ; 7.176 ;
; SW2        ; c           ;       ; 6.799 ; 7.210 ;       ;
; SW2        ; d           ;       ; 7.879 ; 8.325 ;       ;
; SW2        ; e           ; 6.952 ;       ;       ; 7.209 ;
; SW2        ; f           ;       ; 7.365 ; 7.833 ;       ;
; SW2        ; g           ;       ; 7.499 ; 7.940 ;       ;
; SW3        ; a           ;       ; 7.342 ; 7.723 ;       ;
; SW3        ; b           ; 7.259 ;       ;       ; 7.532 ;
; SW3        ; c           ; 7.230 ;       ;       ; 7.498 ;
; SW3        ; d           ;       ; 8.235 ; 8.655 ;       ;
; SW3        ; e           ;       ; 7.914 ; 8.326 ;       ;
; SW3        ; f           ;       ; 7.721 ; 8.163 ;       ;
; SW3        ; g           ;       ; 7.859 ; 8.271 ;       ;
; SW4        ; a           ;       ; 7.585 ; 8.004 ;       ;
; SW4        ; b           ;       ; 7.106 ; 7.438 ;       ;
; SW4        ; c           ; 7.130 ;       ;       ; 7.395 ;
; SW4        ; d           ; 8.052 ;       ;       ; 8.290 ;
; SW4        ; e           ;       ; 7.896 ; 8.340 ;       ;
; SW4        ; f           ;       ; 7.432 ; 7.877 ;       ;
; SW4        ; g           ; 7.549 ;       ;       ; 7.753 ;
; SW5        ; a           ;       ; 7.608 ; 8.049 ;       ;
; SW5        ; b           ;       ; 6.928 ; 7.265 ;       ;
; SW5        ; c           ; 6.924 ;       ;       ; 7.197 ;
; SW5        ; d           ;       ; 7.212 ; 7.653 ;       ;
; SW5        ; e           ;       ; 7.934 ; 8.389 ;       ;
; SW5        ; f           ; 7.251 ;       ;       ; 7.530 ;
; SW5        ; g           ;       ; 7.436 ; 7.870 ;       ;
; SW6        ; a           ;       ; 7.375 ; 7.818 ;       ;
; SW6        ; b           ;       ; 6.665 ; 7.037 ;       ;
; SW6        ; c           ;       ; 6.608 ; 6.991 ;       ;
; SW6        ; d           ;       ; 7.230 ; 7.664 ;       ;
; SW6        ; e           ;       ; 7.707 ; 8.160 ;       ;
; SW6        ; f           ; 6.906 ;       ;       ; 7.158 ;
; SW6        ; g           ;       ; 7.205 ; 7.639 ;       ;
; SW7        ; a           ; 6.768 ;       ;       ; 7.047 ;
; SW7        ; b           ; 6.625 ;       ;       ; 6.932 ;
; SW7        ; c           ; 6.577 ;       ;       ; 6.875 ;
; SW7        ; d           ; 7.458 ;       ;       ; 7.708 ;
; SW7        ; e           ;       ; 7.687 ; 8.146 ;       ;
; SW7        ; f           ;       ; 7.556 ; 7.959 ;       ;
; SW7        ; g           ;       ; 6.884 ; 7.334 ;       ;
; SW8        ; a           ;       ; 7.364 ; 7.753 ;       ;
; SW8        ; b           ;       ; 6.610 ; 6.961 ;       ;
; SW8        ; c           ;       ; 6.558 ; 6.923 ;       ;
; SW8        ; d           ;       ; 7.028 ; 7.436 ;       ;
; SW8        ; e           ;       ; 7.716 ; 8.165 ;       ;
; SW8        ; f           ;       ; 7.585 ; 7.978 ;       ;
; SW8        ; g           ;       ; 6.672 ; 7.111 ;       ;
; SW9        ; a           ;       ; 7.275 ; 7.674 ;       ;
; SW9        ; b           ;       ; 6.435 ; 6.798 ;       ;
; SW9        ; c           ; 6.396 ;       ;       ; 6.715 ;
; SW9        ; d           ; 7.010 ;       ;       ; 7.259 ;
; SW9        ; e           ;       ; 7.537 ; 8.002 ;       ;
; SW9        ; f           ;       ; 7.406 ; 7.815 ;       ;
; SW9        ; g           ;       ; 6.793 ; 7.254 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


<<<<<<< HEAD
+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 1.202  ; 0.000         ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; 78.741 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.155 ; 0.000         ;
; clk_50MHz                                      ; 0.293 ; 0.000         ;
+------------------------------------------------+-------+---------------+
=======
+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.533 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.187 ; 0.000         ;
+---------------------+-------+---------------+
>>>>>>> main


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.343 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.679 ; 0.000         ;
+---------------------+-------+---------------+


<<<<<<< HEAD
+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 9.444  ; 0.000         ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; 41.413 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                                    ;
+--------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 1.202  ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.203      ; 3.243      ;
; 1.300  ; top:u07|servo:SERVO|pwm ; led4~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.206      ; 3.148      ;
; 1.449  ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.197      ; 2.990      ;
; 1.508  ; top:u04|servo:SERVO|pwm ; led1~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.210      ; 2.944      ;
; 1.540  ; top:u05|servo:SERVO|pwm ; led2~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.210      ; 2.912      ;
; 1.552  ; top:u06|servo:SERVO|pwm ; led3~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.200      ; 2.890      ;
; 1.577  ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.198      ; 2.863      ;
; 18.447 ; counter[1]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.504      ;
; 18.451 ; counter[1]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.500      ;
; 18.457 ; counter[0]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.494      ;
; 18.497 ; counter[0]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.454      ;
; 18.512 ; counter[3]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.439      ;
; 18.515 ; counter[1]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.436      ;
; 18.516 ; counter[3]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.435      ;
; 18.519 ; counter[1]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.432      ;
; 18.525 ; counter[0]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.426      ;
; 18.526 ; counter[2]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.425      ;
; 18.564 ; counter[2]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.387      ;
; 18.565 ; counter[0]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.386      ;
; 18.579 ; counter[5]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.372      ;
; 18.580 ; counter[3]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.371      ;
; 18.583 ; counter[1]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.368      ;
; 18.583 ; counter[5]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.368      ;
; 18.584 ; counter[3]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.367      ;
; 18.587 ; counter[1]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.364      ;
; 18.593 ; counter[0]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.358      ;
; 18.594 ; counter[4]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.357      ;
; 18.594 ; counter[2]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.357      ;
; 18.632 ; counter[4]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.319      ;
; 18.632 ; counter[2]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.319      ;
; 18.633 ; counter[0]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.318      ;
; 18.647 ; counter[5]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.304      ;
; 18.648 ; counter[3]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.303      ;
; 18.651 ; counter[1]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.300      ;
; 18.651 ; counter[5]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.300      ;
; 18.652 ; counter[7]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.299      ;
; 18.652 ; counter[3]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.299      ;
; 18.655 ; counter[1]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.296      ;
; 18.656 ; counter[7]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.295      ;
; 18.661 ; counter[6]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.290      ;
; 18.661 ; counter[0]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.290      ;
; 18.662 ; counter[4]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.289      ;
; 18.662 ; counter[2]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.289      ;
; 18.699 ; counter[6]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.252      ;
; 18.700 ; counter[4]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.251      ;
; 18.700 ; counter[2]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.251      ;
; 18.701 ; counter[0]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.250      ;
; 18.715 ; counter[5]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.236      ;
; 18.716 ; counter[3]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.235      ;
; 18.719 ; counter[1]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.232      ;
; 18.719 ; counter[5]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.232      ;
; 18.720 ; counter[9]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.231      ;
; 18.720 ; counter[7]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.231      ;
; 18.720 ; counter[3]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.231      ;
; 18.723 ; counter[1]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.228      ;
; 18.724 ; counter[9]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.227      ;
; 18.724 ; counter[7]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.227      ;
; 18.729 ; counter[6]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.222      ;
; 18.729 ; counter[0]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.222      ;
; 18.730 ; counter[8]              ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.221      ;
; 18.730 ; counter[4]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.221      ;
; 18.730 ; counter[2]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.221      ;
; 18.767 ; counter[6]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.184      ;
; 18.768 ; counter[8]              ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.183      ;
; 18.768 ; counter[4]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.183      ;
; 18.768 ; counter[2]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.183      ;
; 18.769 ; counter[0]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.182      ;
; 18.783 ; counter[5]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.168      ;
; 18.784 ; counter[3]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.167      ;
; 18.787 ; counter[1]              ; counter[13]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.164      ;
; 18.787 ; counter[5]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.164      ;
; 18.788 ; counter[11]             ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.163      ;
; 18.788 ; counter[9]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.163      ;
; 18.788 ; counter[7]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.163      ;
; 18.788 ; counter[3]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.163      ;
; 18.791 ; counter[1]              ; counter[12]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.160      ;
; 18.792 ; counter[11]             ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.159      ;
; 18.792 ; counter[9]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.159      ;
; 18.792 ; counter[7]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.159      ;
; 18.797 ; counter[6]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.154      ;
; 18.797 ; counter[0]              ; counter[13]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.154      ;
; 18.798 ; counter[10]             ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.153      ;
; 18.798 ; counter[8]              ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.153      ;
; 18.798 ; counter[4]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.153      ;
; 18.798 ; counter[2]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.153      ;
; 18.835 ; counter[6]              ; counter[18]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.116      ;
; 18.836 ; counter[10]             ; counter[22]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.115      ;
; 18.836 ; counter[8]              ; counter[20]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.115      ;
; 18.836 ; counter[4]              ; counter[16]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.115      ;
; 18.836 ; counter[2]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.115      ;
; 18.837 ; counter[0]              ; counter[12]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.114      ;
; 18.850 ; counter[23]             ; led4~reg0       ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.035     ; 1.102      ;
; 18.851 ; counter[5]              ; counter[15]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.100      ;
; 18.852 ; counter[3]              ; counter[13]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.099      ;
; 18.853 ; counter[13]             ; counter[23]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.035     ; 1.099      ;
; 18.855 ; counter[5]              ; counter[14]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.096      ;
; 18.856 ; counter[1]              ; counter[11]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.035     ; 1.096      ;
; 18.856 ; counter[11]             ; counter[21]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.095      ;
; 18.856 ; counter[9]              ; counter[19]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.095      ;
; 18.856 ; counter[7]              ; counter[17]     ; clk_50MHz                                      ; clk_50MHz   ; 20.000       ; -0.036     ; 1.095      ;
+--------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 78.741 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.221     ; 4.358      ;
; 78.805 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.221     ; 4.294      ;
; 78.809 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.221     ; 4.290      ;
; 78.873 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.221     ; 4.226      ;
; 78.877 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.221     ; 4.222      ;
; 78.956 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.221     ; 4.143      ;
; 78.960 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.221     ; 4.139      ;
; 78.997 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 4.105      ;
; 79.066 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 4.036      ;
; 79.070 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 4.032      ;
; 79.077 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.221     ; 4.022      ;
; 79.134 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.968      ;
; 79.138 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.964      ;
; 79.164 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.934      ;
; 79.219 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.883      ;
; 79.223 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.879      ;
; 79.224 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.879      ;
; 79.238 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.860      ;
; 79.242 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.856      ;
; 79.244 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.859      ;
; 79.292 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.811      ;
; 79.292 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.221     ; 3.807      ;
; 79.300 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.803      ;
; 79.306 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.792      ;
; 79.310 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.788      ;
; 79.312 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.791      ;
; 79.315 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.788      ;
; 79.360 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.743      ;
; 79.362 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.738      ;
; 79.364 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.739      ;
; 79.368 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.735      ;
; 79.379 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.719      ;
; 79.380 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.723      ;
; 79.383 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.715      ;
; 79.390 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.713      ;
; 79.394 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.709      ;
; 79.433 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.670      ;
; 79.437 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.666      ;
; 79.448 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.652      ;
; 79.452 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.648      ;
; 79.459 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.644      ;
; 79.463 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.640      ;
; 79.483 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.620      ;
; 79.503 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.600      ;
; 79.507 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.596      ;
; 79.515 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.587      ;
; 79.522 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.578      ;
; 79.526 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.574      ;
; 79.529 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.574      ;
; 79.533 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.570      ;
; 79.576 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.221     ; 3.523      ;
; 79.583 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.520      ;
; 79.590 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.510      ;
; 79.594 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.506      ;
; 79.675 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.423      ;
; 79.699 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.401      ;
; 79.765 ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 3.515      ;
; 79.770 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.333      ;
; 79.777 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.326      ;
; 79.811 ; top:u01|servo:SERVO|duty_cycle[1]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 3.469      ;
; 79.825 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.278      ;
; 79.827 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.275      ;
; 79.893 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.207      ;
; 79.895 ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.388      ;
; 79.927 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.176      ;
; 79.968 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.135      ;
; 79.972 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.126      ;
; 79.984 ; top:u01|servo:SERVO|counter[2]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.299      ;
; 79.989 ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.294      ;
; 79.989 ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.294      ;
; 79.999 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 3.281      ;
; 80.024 ; top:u01|servo:SERVO|counter[6]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.259      ;
; 80.024 ; top:u01|servo:SERVO|counter[1]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.259      ;
; 80.037 ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 3.243      ;
; 80.052 ; top:u01|servo:SERVO|counter[4]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.231      ;
; 80.054 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.049      ;
; 80.067 ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.216      ;
; 80.072 ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.211      ;
; 80.085 ; top:u01|servo:SERVO|counter[3]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.198      ;
; 80.101 ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.182      ;
; 80.136 ; top:u01|servo:SERVO|counter[5]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.147      ;
; 80.161 ; top:u01|servo:SERVO|counter[13]                                                                               ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 3.119      ;
; 80.166 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 2.936      ;
; 80.172 ; top:u01|servo:SERVO|counter[12]                                                                               ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 3.108      ;
; 80.173 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 3.107      ;
; 80.177 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 2.923      ;
; 80.184 ; top:u01|servo:SERVO|counter[8]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.099      ;
; 80.193 ; top:u01|servo:SERVO|counter[11]                                                                               ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 3.087      ;
; 80.211 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 2.892      ;
; 80.225 ; top:u01|servo:SERVO|counter[7]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.058      ;
; 80.235 ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.048      ;
; 80.253 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 2.850      ;
; 80.273 ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.010      ;
; 80.278 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 2.820      ;
; 80.293 ; top:u03|servo:SERVO|counter[5]                                                                                ; top:u03|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.047     ; 2.980      ;
; 80.316 ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 2.967      ;
; 80.368 ; top:u03|servo:SERVO|counter[4]                                                                                ; top:u03|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.047     ; 2.905      ;
; 80.387 ; top:u01|servo:SERVO|duty_cycle[13]                                                                            ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 2.896      ;
; 80.389 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.046     ; 2.885      ;
; 80.460 ; top:u03|servo:SERVO|counter[3]                                                                                ; top:u03|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.047     ; 2.813      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.155 ; top:u06|counter:COUNTER|counter_i[23] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; top:u04|counter:COUNTER|counter_i[24] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.479      ;
; 0.158 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.480      ;
; 0.159 ; top:u06|counter:COUNTER|counter_i[17] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; top:u04|counter:COUNTER|counter_i[19] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.482      ;
; 0.160 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.482      ;
; 0.160 ; top:u03|counter:COUNTER|counter_i[22] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.482      ;
; 0.160 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; top:u06|counter:COUNTER|counter_i[24] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; top:u04|counter:COUNTER|counter_i[21] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.483      ;
; 0.162 ; top:u04|counter:COUNTER|counter_i[20] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; top:u03|counter:COUNTER|counter_i[20] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.163 ; top:u07|counter:COUNTER|counter_i[17] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; top:u07|counter:COUNTER|counter_i[24] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.164 ; top:u01|counter:COUNTER|counter_i[21] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.166 ; top:u04|counter:COUNTER|counter_i[18] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.489      ;
; 0.170 ; top:u07|counter:COUNTER|counter_i[23] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.494      ;
; 0.170 ; top:u06|counter:COUNTER|counter_i[18] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.171 ; top:u05|counter:COUNTER|counter_i[24] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.493      ;
; 0.174 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.496      ;
; 0.174 ; top:u04|counter:COUNTER|counter_i[17] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.497      ;
; 0.175 ; top:u04|counter:COUNTER|counter_i[22] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.176 ; top:u05|counter:COUNTER|counter_i[20] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.498      ;
; 0.181 ; top:u05|counter:COUNTER|counter_i[23] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.503      ;
; 0.183 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.504      ;
; 0.183 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.504      ;
; 0.183 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.505      ;
; 0.187 ; top:u02|counter:COUNTER|counter_i[22] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.508      ;
; 0.187 ; top:u05|counter:COUNTER|counter_i[17] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.509      ;
; 0.189 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.510      ;
; 0.189 ; top:u04|counter:COUNTER|counter_i[23] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.512      ;
; 0.190 ; top:u03|counter:COUNTER|counter_i[21] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.512      ;
; 0.195 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.516      ;
; 0.197 ; top:u06|reset:RESET|sreg[0]           ; top:u06|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; top:u05|reset:RESET|sreg[0]           ; top:u05|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; top:u07|reset:RESET|sreg[1]           ; top:u07|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; top:u04|reset:RESET|sreg[1]           ; top:u04|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.201 ; top:u04|servo:SERVO|counter[17]       ; top:u04|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; top:u07|servo:SERVO|counter[17]       ; top:u07|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; top:u06|servo:SERVO|counter[17]       ; top:u06|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; top:u05|servo:SERVO|counter[17]       ; top:u05|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; top:u06|counter:COUNTER|counter_i[24] ; top:u06|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; top:u04|counter:COUNTER|counter_i[24] ; top:u04|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; top:u05|counter:COUNTER|counter_i[24] ; top:u05|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u07|counter:COUNTER|counter_i[24] ; top:u07|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u07|reset:RESET|sreg[0]           ; top:u07|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u06|reset:RESET|sreg[1]           ; top:u06|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; top:u04|reset:RESET|sreg[0]           ; top:u04|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; top:u04|servo:SERVO|counter[15]       ; top:u04|servo:SERVO|pwm                                                                                       ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; top:u07|servo:SERVO|counter[15]       ; top:u07|servo:SERVO|pwm                                                                                       ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; top:u05|reset:RESET|sreg[1]           ; top:u05|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.210 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.531      ;
; 0.211 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.532      ;
; 0.259 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.583      ;
; 0.265 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.587      ;
; 0.272 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; top:u06|reset:RESET|sreg[2]           ; top:u06|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; top:u05|reset:RESET|sreg[2]           ; top:u05|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.273 ; top:u07|reset:RESET|sreg[2]           ; top:u07|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.275 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; top:u04|reset:RESET|sreg[2]           ; top:u04|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.276 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.292 ; top:u02|counter:COUNTER|counter_i[11] ; top:u02|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; top:u02|counter:COUNTER|counter_i[9]  ; top:u02|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; top:u02|counter:COUNTER|counter_i[15] ; top:u02|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u02|counter:COUNTER|counter_i[7]  ; top:u02|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u02|counter:COUNTER|counter_i[1]  ; top:u02|counter:COUNTER|counter_i[1]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u05|counter:COUNTER|counter_i[11] ; top:u05|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u05|counter:COUNTER|counter_i[9]  ; top:u05|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u01|counter:COUNTER|counter_i[11] ; top:u01|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u01|counter:COUNTER|counter_i[9]  ; top:u01|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u07|counter:COUNTER|counter_i[11] ; top:u07|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u07|counter:COUNTER|counter_i[9]  ; top:u07|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u06|counter:COUNTER|counter_i[15] ; top:u06|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u06|counter:COUNTER|counter_i[11] ; top:u06|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u06|counter:COUNTER|counter_i[9]  ; top:u06|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u04|counter:COUNTER|counter_i[15] ; top:u04|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u04|counter:COUNTER|counter_i[11] ; top:u04|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u04|counter:COUNTER|counter_i[9]  ; top:u04|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[13] ; top:u02|counter:COUNTER|counter_i[13]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[12] ; top:u02|counter:COUNTER|counter_i[12]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[5]  ; top:u02|counter:COUNTER|counter_i[5]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[3]  ; top:u02|counter:COUNTER|counter_i[3]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[2]  ; top:u02|counter:COUNTER|counter_i[2]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u05|counter:COUNTER|counter_i[15] ; top:u05|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50MHz'                                                                  ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; 0.293 ; counter[11] ; counter[11] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; counter[9]  ; counter[9]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; counter[15] ; counter[15] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[7]  ; counter[7]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[1]  ; counter[1]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; counter[17] ; counter[17] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[13] ; counter[13] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[12] ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[5]  ; counter[5]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[3]  ; counter[3]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[2]  ; counter[2]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; counter[21] ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[19] ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[18] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[14] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[10] ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[8]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[4]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; counter[22] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; counter[20] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; counter[16] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; counter[6]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.416      ;
; 0.307 ; counter[23] ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; counter[0]  ; counter[0]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.442 ; counter[9]  ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.561      ;
; 0.443 ; counter[11] ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.561      ;
; 0.443 ; counter[1]  ; counter[2]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[7]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[15] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.444 ; counter[17] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; counter[13] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; counter[3]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; counter[5]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.445 ; counter[21] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.564      ;
; 0.445 ; counter[19] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.564      ;
; 0.453 ; counter[12] ; counter[13] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; counter[2]  ; counter[3]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.572      ;
; 0.454 ; counter[10] ; counter[11] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; counter[8]  ; counter[9]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; counter[14] ; counter[15] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; counter[0]  ; counter[1]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; counter[4]  ; counter[5]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; counter[18] ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; counter[6]  ; counter[7]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; counter[16] ; counter[17] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; counter[20] ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; counter[22] ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; counter[12] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; counter[2]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; counter[8]  ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; counter[0]  ; counter[2]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; counter[14] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; counter[4]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; counter[18] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; counter[10] ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.576      ;
; 0.458 ; counter[6]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; counter[16] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; counter[20] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.577      ;
; 0.505 ; counter[9]  ; counter[11] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.624      ;
; 0.506 ; counter[11] ; counter[13] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.624      ;
; 0.506 ; counter[1]  ; counter[3]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.625      ;
; 0.506 ; counter[7]  ; counter[9]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.625      ;
; 0.506 ; counter[15] ; counter[17] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.625      ;
; 0.507 ; counter[13] ; counter[15] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; counter[3]  ; counter[5]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; counter[17] ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; counter[5]  ; counter[7]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.626      ;
; 0.508 ; counter[19] ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.627      ;
; 0.508 ; counter[21] ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.627      ;
; 0.509 ; counter[11] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.627      ;
; 0.509 ; counter[1]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.628      ;
; 0.509 ; counter[7]  ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.628      ;
; 0.509 ; counter[9]  ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.627      ;
; 0.509 ; counter[15] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.628      ;
; 0.510 ; counter[13] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; counter[3]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; counter[17] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; counter[5]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.629      ;
; 0.511 ; counter[19] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.630      ;
; 0.519 ; counter[12] ; counter[15] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; counter[2]  ; counter[5]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; counter[8]  ; counter[11] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; counter[0]  ; counter[3]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; counter[14] ; counter[17] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; counter[4]  ; counter[7]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; counter[18] ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.639      ;
; 0.521 ; counter[10] ; counter[13] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.639      ;
; 0.521 ; counter[6]  ; counter[9]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; counter[16] ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; counter[20] ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; counter[12] ; counter[16] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; counter[2]  ; counter[6]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.641      ;
; 0.523 ; counter[0]  ; counter[4]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; counter[14] ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; counter[4]  ; counter[8]  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; counter[18] ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.642      ;
; 0.524 ; counter[10] ; counter[14] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.642      ;
; 0.524 ; counter[6]  ; counter[10] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.643      ;
; 0.524 ; counter[8]  ; counter[12] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.642      ;
; 0.524 ; counter[16] ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.643      ;
+-------+-------------+-------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[0]                                               ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[10]                                              ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[11]                                              ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[12]                                              ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[13]                                              ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[14]                                              ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[15]                                              ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[16]                                              ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[17]                                              ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[18]                                              ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[19]                                              ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[1]                                               ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[20]                                              ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[21]                                              ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[22]                                              ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[23]                                              ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[2]                                               ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[3]                                               ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[4]                                               ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[5]                                               ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[6]                                               ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[7]                                               ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[8]                                               ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[9]                                               ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[0]|clk                                           ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[10]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[11]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[12]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[13]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[14]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[15]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[16]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[17]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[18]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[19]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[1]|clk                                           ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[20]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[21]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[22]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[23]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[2]|clk                                           ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[3]|clk                                           ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[4]|clk                                           ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[5]|clk                                           ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[6]|clk                                           ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[7]|clk                                           ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[8]|clk                                           ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; counter[9]|clk                                           ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[0]                                               ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[10]                                              ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[11]                                              ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[12]                                              ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[13]                                              ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[14]                                              ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[15]                                              ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[16]                                              ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[17]                                              ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[18]                                              ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[19]                                              ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[1]                                               ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[20]                                              ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[21]                                              ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[22]                                              ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[23]                                              ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[2]                                               ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[3]                                               ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[4]                                               ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[5]                                               ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[6]                                               ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[7]                                               ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[8]                                               ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; counter[9]                                               ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.413 ; 41.643       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.414 ; 41.644       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.415 ; 41.645       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.415 ; 41.645       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.415 ; 41.645       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.416 ; 41.646       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.416 ; 41.646       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[0]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[10]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[11]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[12]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[13]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[14]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[15]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[16]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[17]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[18]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[19]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[1]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[20]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[21]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[22]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[23]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[24]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[2]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[3]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[4]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[5]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[6]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[7]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[8]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[9]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[0]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[1]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[2]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[3]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[0]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[1]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[2]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[3]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[4]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[5]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[6]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[7]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[8]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[0]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[10]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[11]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[12]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[13]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[14]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[15]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[16]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[17]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[18]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[19]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[1]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[20]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[21]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[22]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[23]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[24]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[2]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[3]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[4]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[5]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[6]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[7]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[8]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[9]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[10]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[11]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[12]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[13]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[14]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[15]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[16]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[17]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[9]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[0]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[10]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[11]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[1]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[2]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[3]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[4]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[5]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[6]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[7]                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; SW0        ; clk_50MHz  ; 2.074 ; 2.584 ; Rise       ; clk_50MHz                                      ;
; SW1        ; clk_50MHz  ; 1.903 ; 2.418 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; 1.732 ; 2.245 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; 1.965 ; 2.484 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; 2.073 ; 2.606 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; 2.111 ; 2.624 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; 1.956 ; 2.460 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; 3.409 ; 4.349 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; 3.343 ; 4.212 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; 3.108 ; 3.984 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; 2.673 ; 3.317 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 2.289 ; 2.840 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 2.241 ; 2.800 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; SW0        ; clk_50MHz  ; -0.882 ; -1.464 ; Rise       ; clk_50MHz                                      ;
; SW1        ; clk_50MHz  ; -0.926 ; -1.531 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; -0.757 ; -1.329 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; -0.971 ; -1.584 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; -0.856 ; -1.459 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; -0.853 ; -1.446 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; -0.696 ; -1.268 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; -1.348 ; -1.898 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; -1.356 ; -1.908 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; -1.267 ; -1.799 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; -1.998 ; -2.590 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -1.893 ; -2.439 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -1.848 ; -2.400 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 3.954 ; 4.097 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 4.255 ; 4.410 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 3.994 ; 4.148 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 3.890 ; 4.070 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 4.073 ; 4.266 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 3.409 ; 3.449 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 4.656 ; 4.853 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 3.858 ; 3.996 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 4.148 ; 4.296 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 3.897 ; 4.044 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 3.798 ; 3.970 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 3.976 ; 4.160 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 3.342 ; 3.381 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 4.533 ; 4.722 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+
=======
+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.464 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.747      ;
; 46.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 3.630      ;
; 46.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.625      ;
; 46.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.580      ;
; 46.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.555      ;
; 46.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.524      ;
; 46.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.467      ;
; 46.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.450      ;
; 46.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.415      ;
; 46.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.392      ;
; 46.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.295      ;
; 46.986 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.296      ;
; 47.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.205      ;
; 47.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.163      ;
; 47.129 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.151      ;
; 47.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.139      ;
; 47.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.113      ;
; 47.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.999      ;
; 47.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.633      ;
; 47.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.384      ;
; 48.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.790      ;
; 48.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.667      ;
; 48.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.577      ;
; 48.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.569      ;
; 48.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.565      ;
; 48.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.509      ;
; 48.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.297      ;
; 49.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.490      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.037      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.019      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.015      ;
; 96.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.011      ;
; 96.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.011      ;
; 96.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.011      ;
; 96.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.011      ;
; 96.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.011      ;
; 96.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.011      ;
; 96.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.011      ;
; 96.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.011      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.312      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_d8j:auto_generated|counter_reg_bit[3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.484      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.323      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 0.937      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.763      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.763      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.763      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.763      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.763      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.763      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.763      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.764      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.766      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.764      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.764      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.764      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.764      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.764      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.764      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.764      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.764      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.766      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.766      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.766      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.766      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.768      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.770      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.767      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.767      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.767      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.767      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.765      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.765      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.765      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.765      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.765      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.765      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.765      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.765      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.765      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.765      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.765      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.765      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.761      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.761      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.763      ;
; 98.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.760      ;
; 98.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.760      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.799      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.942      ;
; 0.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.949      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.965      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.965      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.965      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.965      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.965      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.965      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 0.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.092      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.623      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.617      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.625      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.616      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.616      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.613      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.613      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.613      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.613      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.613      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.613      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.613      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.613      ;
; 1.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_9|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.613      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.620      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.620      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.620      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.620      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.620      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.620      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.619      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.619      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.619      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.619      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.619      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.619      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.619      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.619      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.617      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.617      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.617      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.617      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.617      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.617      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.617      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.621      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.621      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.621      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.621      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.622      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.622      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.622      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.622      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.620      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.464 ; 49.694       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a0~portb_address_reg0               ;
; 49.464 ; 49.694       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a8~portb_address_reg0               ;
; 49.465 ; 49.695       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a10~portb_address_reg0              ;
; 49.465 ; 49.695       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a2~portb_address_reg0               ;
; 49.465 ; 49.695       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a4~portb_address_reg0               ;
; 49.465 ; 49.695       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ram_block1a6~portb_address_reg0               ;
; 49.481 ; 49.697       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                            ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                            ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                              ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                              ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                              ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                              ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                              ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                              ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                              ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                              ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                              ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                              ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                    ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                    ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                            ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                             ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                             ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                             ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                             ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                          ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                          ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                          ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                          ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                          ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                           ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                    ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                    ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                    ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                    ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                    ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.278 ; 1.564 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.480 ; 3.745 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.263  ; 0.005  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.931 ; -1.125 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.253 ; 8.030 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.081 ; 6.862 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+
>>>>>>> main


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW0        ; a           ; 4.974 ;       ;       ; 5.624 ;
; SW0        ; b           ;       ; 4.875 ; 5.318 ;       ;
; SW0        ; c           ;       ; 4.844 ; 5.307 ;       ;
; SW0        ; d           ;       ; 5.382 ; 5.800 ;       ;
; SW0        ; e           ;       ; 5.389 ; 5.789 ;       ;
; SW0        ; f           ;       ; 5.075 ; 5.505 ;       ;
; SW0        ; g           ;       ; 5.328 ; 5.756 ;       ;
; SW1        ; a           ; 4.803 ;       ;       ; 5.458 ;
; SW1        ; b           ; 4.716 ;       ;       ; 5.468 ;
; SW1        ; c           ; 4.713 ;       ;       ; 5.442 ;
; SW1        ; d           ; 5.201 ;       ;       ; 5.973 ;
; SW1        ; e           ;       ; 5.218 ; 5.623 ;       ;
; SW1        ; f           ;       ; 5.068 ; 5.522 ;       ;
; SW1        ; g           ; 5.162 ;       ;       ; 5.927 ;
; SW2        ; a           ;       ; 4.677 ; 5.126 ;       ;
; SW2        ; b           ; 4.408 ;       ;       ; 5.099 ;
; SW2        ; c           ;       ; 4.512 ; 4.962 ;       ;
; SW2        ; d           ;       ; 5.252 ; 5.646 ;       ;
; SW2        ; e           ; 4.456 ;       ;       ; 5.171 ;
; SW2        ; f           ;       ; 4.949 ; 5.350 ;       ;
; SW2        ; g           ;       ; 4.996 ; 5.412 ;       ;
; SW3        ; a           ;       ; 4.857 ; 5.308 ;       ;
; SW3        ; b           ; 4.631 ;       ;       ; 5.352 ;
; SW3        ; c           ; 4.632 ;       ;       ; 5.332 ;
; SW3        ; d           ;       ; 5.480 ; 5.887 ;       ;
; SW3        ; e           ;       ; 5.300 ; 5.688 ;       ;
; SW3        ; f           ;       ; 5.177 ; 5.591 ;       ;
; SW3        ; g           ;       ; 5.224 ; 5.654 ;       ;
; SW4        ; a           ;       ; 5.018 ; 5.487 ;       ;
; SW4        ; b           ;       ; 4.676 ; 5.175 ;       ;
; SW4        ; c           ; 4.577 ;       ;       ; 5.273 ;
; SW4        ; d           ; 5.135 ;       ;       ; 5.886 ;
; SW4        ; e           ;       ; 5.293 ; 5.711 ;       ;
; SW4        ; f           ;       ; 4.985 ; 5.418 ;       ;
; SW4        ; g           ; 4.825 ;       ;       ; 5.537 ;
; SW5        ; a           ;       ; 5.056 ; 5.505 ;       ;
; SW5        ; b           ;       ; 4.567 ; 5.033 ;       ;
; SW5        ; c           ; 4.445 ;       ;       ; 5.123 ;
; SW5        ; d           ;       ; 4.818 ; 5.279 ;       ;
; SW5        ; e           ;       ; 5.331 ; 5.726 ;       ;
; SW5        ; f           ; 4.682 ;       ;       ; 5.415 ;
; SW5        ; g           ;       ; 4.968 ; 5.444 ;       ;
; SW6        ; a           ;       ; 4.901 ; 5.341 ;       ;
; SW6        ; b           ;       ; 4.408 ; 4.879 ;       ;
; SW6        ; c           ;       ; 4.412 ; 4.908 ;       ;
; SW6        ; d           ;       ; 4.819 ; 5.279 ;       ;
; SW6        ; e           ;       ; 5.177 ; 5.565 ;       ;
; SW6        ; f           ; 4.444 ;       ;       ; 5.151 ;
; SW6        ; g           ;       ; 4.809 ; 5.279 ;       ;
; SW7        ; a           ; 4.390 ;       ;       ; 5.084 ;
; SW7        ; b           ; 4.274 ;       ;       ; 4.968 ;
; SW7        ; c           ; 4.259 ;       ;       ; 4.930 ;
; SW7        ; d           ; 4.798 ;       ;       ; 5.516 ;
; SW7        ; e           ;       ; 5.161 ; 5.575 ;       ;
; SW7        ; f           ;       ; 5.120 ; 5.532 ;       ;
; SW7        ; g           ;       ; 4.593 ; 5.099 ;       ;
; SW8        ; a           ;       ; 4.943 ; 5.350 ;       ;
; SW8        ; b           ;       ; 4.395 ; 4.886 ;       ;
; SW8        ; c           ;       ; 4.364 ; 4.878 ;       ;
; SW8        ; d           ;       ; 4.694 ; 5.154 ;       ;
; SW8        ; e           ;       ; 5.199 ; 5.612 ;       ;
; SW8        ; f           ;       ; 5.158 ; 5.569 ;       ;
; SW8        ; g           ;       ; 4.456 ; 4.944 ;       ;
; SW9        ; a           ;       ; 4.935 ; 5.352 ;       ;
; SW9        ; b           ;       ; 4.303 ; 4.772 ;       ;
; SW9        ; c           ; 4.190 ;       ;       ; 4.844 ;
; SW9        ; d           ; 4.570 ;       ;       ; 5.258 ;
; SW9        ; e           ;       ; 5.104 ; 5.497 ;       ;
; SW9        ; f           ;       ; 5.063 ; 5.454 ;       ;
; SW9        ; g           ;       ; 4.547 ; 5.038 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW0        ; a           ; 4.818 ;       ;       ; 5.453 ;
; SW0        ; b           ;       ; 4.744 ; 5.187 ;       ;
; SW0        ; c           ;       ; 4.715 ; 5.176 ;       ;
; SW0        ; d           ;       ; 5.230 ; 5.650 ;       ;
; SW0        ; e           ;       ; 5.216 ; 5.612 ;       ;
; SW0        ; f           ;       ; 4.936 ; 5.364 ;       ;
; SW0        ; g           ;       ; 5.179 ; 5.609 ;       ;
; SW1        ; a           ; 4.674 ;       ;       ; 5.318 ;
; SW1        ; b           ; 4.590 ;       ;       ; 5.328 ;
; SW1        ; c           ; 4.587 ;       ;       ; 5.304 ;
; SW1        ; d           ; 5.057 ;       ;       ; 5.813 ;
; SW1        ; e           ;       ; 5.072 ; 5.477 ;       ;
; SW1        ; f           ;       ; 4.928 ; 5.380 ;       ;
; SW1        ; g           ; 5.020 ;       ;       ; 5.768 ;
; SW2        ; a           ;       ; 4.543 ; 4.977 ;       ;
; SW2        ; b           ; 4.293 ;       ;       ; 4.975 ;
; SW2        ; c           ;       ; 4.396 ; 4.843 ;       ;
; SW2        ; d           ;       ; 5.105 ; 5.500 ;       ;
; SW2        ; e           ; 4.341 ;       ;       ; 5.042 ;
; SW2        ; f           ;       ; 4.814 ; 5.215 ;       ;
; SW2        ; g           ;       ; 4.859 ; 5.276 ;       ;
; SW3        ; a           ;       ; 4.726 ; 5.175 ;       ;
; SW3        ; b           ; 4.508 ;       ;       ; 5.218 ;
; SW3        ; c           ; 4.510 ;       ;       ; 5.200 ;
; SW3        ; d           ;       ; 5.323 ; 5.732 ;       ;
; SW3        ; e           ;       ; 5.132 ; 5.534 ;       ;
; SW3        ; f           ;       ; 5.032 ; 5.447 ;       ;
; SW3        ; g           ;       ; 5.078 ; 5.509 ;       ;
; SW4        ; a           ;       ; 4.880 ; 5.346 ;       ;
; SW4        ; b           ;       ; 4.551 ; 5.046 ;       ;
; SW4        ; c           ; 4.458 ;       ;       ; 5.143 ;
; SW4        ; d           ; 4.994 ;       ;       ; 5.730 ;
; SW4        ; e           ;       ; 5.125 ; 5.555 ;       ;
; SW4        ; f           ;       ; 4.847 ; 5.280 ;       ;
; SW4        ; g           ; 4.695 ;       ;       ; 5.395 ;
; SW5        ; a           ;       ; 4.908 ; 5.358 ;       ;
; SW5        ; b           ;       ; 4.446 ; 4.910 ;       ;
; SW5        ; c           ; 4.330 ;       ;       ; 4.998 ;
; SW5        ; d           ;       ; 4.687 ; 5.147 ;       ;
; SW5        ; e           ;       ; 5.162 ; 5.571 ;       ;
; SW5        ; f           ; 4.558 ;       ;       ; 5.276 ;
; SW5        ; g           ;       ; 4.811 ; 5.284 ;       ;
; SW6        ; a           ;       ; 4.756 ; 5.200 ;       ;
; SW6        ; b           ;       ; 4.294 ; 4.763 ;       ;
; SW6        ; c           ;       ; 4.257 ; 4.749 ;       ;
; SW6        ; d           ;       ; 4.687 ; 5.147 ;       ;
; SW6        ; e           ;       ; 5.014 ; 5.417 ;       ;
; SW6        ; f           ; 4.329 ;       ;       ; 5.023 ;
; SW6        ; g           ;       ; 4.659 ; 5.127 ;       ;
; SW7        ; a           ; 4.250 ;       ;       ; 4.927 ;
; SW7        ; b           ; 4.166 ;       ;       ; 4.848 ;
; SW7        ; c           ; 4.151 ;       ;       ; 4.812 ;
; SW7        ; d           ; 4.669 ;       ;       ; 5.374 ;
; SW7        ; e           ;       ; 5.015 ; 5.430 ;       ;
; SW7        ; f           ;       ; 4.931 ; 5.360 ;       ;
; SW7        ; g           ;       ; 4.471 ; 4.974 ;       ;
; SW8        ; a           ;       ; 4.762 ; 5.186 ;       ;
; SW8        ; b           ;       ; 4.261 ; 4.748 ;       ;
; SW8        ; c           ;       ; 4.232 ; 4.741 ;       ;
; SW8        ; d           ;       ; 4.568 ; 5.028 ;       ;
; SW8        ; e           ;       ; 5.023 ; 5.440 ;       ;
; SW8        ; f           ;       ; 4.939 ; 5.370 ;       ;
; SW8        ; g           ;       ; 4.341 ; 4.826 ;       ;
; SW9        ; a           ;       ; 4.718 ; 5.142 ;       ;
; SW9        ; b           ;       ; 4.175 ; 4.639 ;       ;
; SW9        ; c           ; 4.053 ;       ;       ; 4.699 ;
; SW9        ; d           ; 4.420 ;       ;       ; 5.079 ;
; SW9        ; e           ;       ; 4.934 ; 5.331 ;       ;
; SW9        ; f           ;       ; 4.850 ; 5.261 ;       ;
; SW9        ; g           ;       ; 4.428 ; 4.918 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


<<<<<<< HEAD
+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 0.173  ; 0.155 ; N/A      ; N/A     ; 9.444               ;
;  clk_50MHz                                      ; 0.173  ; 0.293 ; N/A      ; N/A     ; 9.444               ;
;  p7|altpll_component|auto_generated|pll1|clk[0] ; 74.989 ; 0.155 ; N/A      ; N/A     ; 41.401              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50MHz                                      ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; SW0        ; clk_50MHz  ; 3.728 ; 4.141 ; Rise       ; clk_50MHz                                      ;
; SW1        ; clk_50MHz  ; 3.431 ; 3.864 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; 3.114 ; 3.546 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; 3.560 ; 3.959 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; 3.727 ; 4.142 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; 3.779 ; 4.196 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; 3.534 ; 3.950 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; 5.811 ; 6.459 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; 5.870 ; 6.386 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; 5.507 ; 6.114 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; 4.631 ; 5.114 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 4.002 ; 4.385 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 3.868 ; 4.279 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; SW0        ; clk_50MHz  ; -0.882 ; -1.464 ; Rise       ; clk_50MHz                                      ;
; SW1        ; clk_50MHz  ; -0.926 ; -1.531 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; -0.757 ; -1.329 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; -0.971 ; -1.584 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; -0.856 ; -1.459 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; -0.853 ; -1.446 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; -0.696 ; -1.268 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; -1.348 ; -1.898 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; -1.356 ; -1.908 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; -1.267 ; -1.799 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; -1.998 ; -2.590 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -1.893 ; -2.439 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -1.848 ; -2.400 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 6.590 ; 6.618 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 7.169 ; 7.224 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 6.743 ; 6.765 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 6.588 ; 6.736 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 6.849 ; 6.928 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 5.635 ; 5.647 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 7.812 ; 7.882 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; led1       ; clk_50MHz  ; 3.858 ; 3.996 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 4.148 ; 4.296 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 3.897 ; 4.044 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 3.798 ; 3.970 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 3.976 ; 4.160 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 3.342 ; 3.381 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 4.533 ; 4.722 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW0        ; a           ; 8.583 ;       ;       ; 8.977 ;
; SW0        ; b           ;       ; 8.217 ; 8.602 ;       ;
; SW0        ; c           ;       ; 8.198 ; 8.564 ;       ;
; SW0        ; d           ;       ; 9.089 ; 9.465 ;       ;
; SW0        ; e           ;       ; 9.025 ; 9.470 ;       ;
; SW0        ; f           ;       ; 8.452 ; 8.906 ;       ;
; SW0        ; g           ;       ; 9.008 ; 9.399 ;       ;
; SW1        ; a           ; 8.286 ;       ;       ; 8.700 ;
; SW1        ; b           ; 8.179 ;       ;       ; 8.643 ;
; SW1        ; c           ; 8.146 ;       ;       ; 8.636 ;
; SW1        ; d           ; 9.044 ;       ;       ; 9.526 ;
; SW1        ; e           ;       ; 8.728 ; 9.193 ;       ;
; SW1        ; f           ;       ; 8.453 ; 8.933 ;       ;
; SW1        ; g           ; 8.979 ;       ;       ; 9.448 ;
; SW2        ; a           ;       ; 7.883 ; 8.315 ;       ;
; SW2        ; b           ; 7.617 ;       ;       ; 8.021 ;
; SW2        ; c           ;       ; 7.591 ; 8.000 ;       ;
; SW2        ; d           ;       ; 8.863 ; 9.263 ;       ;
; SW2        ; e           ; 7.677 ;       ;       ; 8.070 ;
; SW2        ; f           ;       ; 8.230 ; 8.706 ;       ;
; SW2        ; g           ;       ; 8.403 ; 8.835 ;       ;
; SW3        ; a           ;       ; 8.206 ; 8.598 ;       ;
; SW3        ; b           ; 8.030 ;       ;       ; 8.434 ;
; SW3        ; c           ; 8.000 ;       ;       ; 8.425 ;
; SW3        ; d           ;       ; 9.274 ; 9.642 ;       ;
; SW3        ; e           ;       ; 8.889 ; 9.287 ;       ;
; SW3        ; f           ;       ; 8.641 ; 9.085 ;       ;
; SW3        ; g           ;       ; 8.818 ; 9.217 ;       ;
; SW4        ; a           ;       ; 8.496 ; 8.911 ;       ;
; SW4        ; b           ;       ; 7.889 ; 8.279 ;       ;
; SW4        ; c           ; 7.879 ;       ;       ; 8.295 ;
; SW4        ; d           ; 8.924 ;       ;       ; 9.361 ;
; SW4        ; e           ;       ; 8.874 ; 9.295 ;       ;
; SW4        ; f           ;       ; 8.301 ; 8.760 ;       ;
; SW4        ; g           ; 8.356 ;       ;       ; 8.708 ;
; SW5        ; a           ;       ; 8.548 ; 8.965 ;       ;
; SW5        ; b           ;       ; 7.680 ; 8.060 ;       ;
; SW5        ; c           ; 7.635 ;       ;       ; 8.046 ;
; SW5        ; d           ;       ; 8.064 ; 8.489 ;       ;
; SW5        ; e           ;       ; 8.925 ; 9.347 ;       ;
; SW5        ; f           ; 8.024 ;       ;       ; 8.421 ;
; SW5        ; g           ;       ; 8.352 ; 8.793 ;       ;
; SW6        ; a           ;       ; 8.303 ; 8.719 ;       ;
; SW6        ; b           ;       ; 7.410 ; 7.825 ;       ;
; SW6        ; c           ;       ; 7.443 ; 7.840 ;       ;
; SW6        ; d           ;       ; 8.105 ; 8.526 ;       ;
; SW6        ; e           ;       ; 8.682 ; 9.103 ;       ;
; SW6        ; f           ; 7.635 ;       ;       ; 8.004 ;
; SW6        ; g           ;       ; 8.096 ; 8.547 ;       ;
; SW7        ; a           ; 7.535 ;       ;       ; 7.962 ;
; SW7        ; b           ; 7.315 ;       ;       ; 7.727 ;
; SW7        ; c           ; 7.258 ;       ;       ; 7.688 ;
; SW7        ; d           ; 8.252 ;       ;       ; 8.671 ;
; SW7        ; e           ;       ; 8.609 ; 9.056 ;       ;
; SW7        ; f           ;       ; 8.531 ; 8.923 ;       ;
; SW7        ; g           ;       ; 7.670 ; 8.147 ;       ;
; SW8        ; a           ;       ; 8.339 ; 8.676 ;       ;
; SW8        ; b           ;       ; 7.366 ; 7.773 ;       ;
; SW8        ; c           ;       ; 7.332 ; 7.726 ;       ;
; SW8        ; d           ;       ; 7.854 ; 8.250 ;       ;
; SW8        ; e           ;       ; 8.702 ; 9.133 ;       ;
; SW8        ; f           ;       ; 8.624 ; 9.000 ;       ;
; SW8        ; g           ;       ; 7.423 ; 7.888 ;       ;
; SW9        ; a           ;       ; 8.311 ; 8.669 ;       ;
; SW9        ; b           ;       ; 7.173 ; 7.575 ;       ;
; SW9        ; c           ; 7.124 ;       ;       ; 7.561 ;
; SW9        ; d           ; 7.809 ;       ;       ; 8.229 ;
; SW9        ; e           ;       ; 8.501 ; 8.934 ;       ;
; SW9        ; f           ;       ; 8.423 ; 8.801 ;       ;
; SW9        ; g           ;       ; 7.576 ; 8.053 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW0        ; a           ; 4.818 ;       ;       ; 5.453 ;
; SW0        ; b           ;       ; 4.744 ; 5.187 ;       ;
; SW0        ; c           ;       ; 4.715 ; 5.176 ;       ;
; SW0        ; d           ;       ; 5.230 ; 5.650 ;       ;
; SW0        ; e           ;       ; 5.216 ; 5.612 ;       ;
; SW0        ; f           ;       ; 4.936 ; 5.364 ;       ;
; SW0        ; g           ;       ; 5.179 ; 5.609 ;       ;
; SW1        ; a           ; 4.674 ;       ;       ; 5.318 ;
; SW1        ; b           ; 4.590 ;       ;       ; 5.328 ;
; SW1        ; c           ; 4.587 ;       ;       ; 5.304 ;
; SW1        ; d           ; 5.057 ;       ;       ; 5.813 ;
; SW1        ; e           ;       ; 5.072 ; 5.477 ;       ;
; SW1        ; f           ;       ; 4.928 ; 5.380 ;       ;
; SW1        ; g           ; 5.020 ;       ;       ; 5.768 ;
; SW2        ; a           ;       ; 4.543 ; 4.977 ;       ;
; SW2        ; b           ; 4.293 ;       ;       ; 4.975 ;
; SW2        ; c           ;       ; 4.396 ; 4.843 ;       ;
; SW2        ; d           ;       ; 5.105 ; 5.500 ;       ;
; SW2        ; e           ; 4.341 ;       ;       ; 5.042 ;
; SW2        ; f           ;       ; 4.814 ; 5.215 ;       ;
; SW2        ; g           ;       ; 4.859 ; 5.276 ;       ;
; SW3        ; a           ;       ; 4.726 ; 5.175 ;       ;
; SW3        ; b           ; 4.508 ;       ;       ; 5.218 ;
; SW3        ; c           ; 4.510 ;       ;       ; 5.200 ;
; SW3        ; d           ;       ; 5.323 ; 5.732 ;       ;
; SW3        ; e           ;       ; 5.132 ; 5.534 ;       ;
; SW3        ; f           ;       ; 5.032 ; 5.447 ;       ;
; SW3        ; g           ;       ; 5.078 ; 5.509 ;       ;
; SW4        ; a           ;       ; 4.880 ; 5.346 ;       ;
; SW4        ; b           ;       ; 4.551 ; 5.046 ;       ;
; SW4        ; c           ; 4.458 ;       ;       ; 5.143 ;
; SW4        ; d           ; 4.994 ;       ;       ; 5.730 ;
; SW4        ; e           ;       ; 5.125 ; 5.555 ;       ;
; SW4        ; f           ;       ; 4.847 ; 5.280 ;       ;
; SW4        ; g           ; 4.695 ;       ;       ; 5.395 ;
; SW5        ; a           ;       ; 4.908 ; 5.358 ;       ;
; SW5        ; b           ;       ; 4.446 ; 4.910 ;       ;
; SW5        ; c           ; 4.330 ;       ;       ; 4.998 ;
; SW5        ; d           ;       ; 4.687 ; 5.147 ;       ;
; SW5        ; e           ;       ; 5.162 ; 5.571 ;       ;
; SW5        ; f           ; 4.558 ;       ;       ; 5.276 ;
; SW5        ; g           ;       ; 4.811 ; 5.284 ;       ;
; SW6        ; a           ;       ; 4.756 ; 5.200 ;       ;
; SW6        ; b           ;       ; 4.294 ; 4.763 ;       ;
; SW6        ; c           ;       ; 4.257 ; 4.749 ;       ;
; SW6        ; d           ;       ; 4.687 ; 5.147 ;       ;
; SW6        ; e           ;       ; 5.014 ; 5.417 ;       ;
; SW6        ; f           ; 4.329 ;       ;       ; 5.023 ;
; SW6        ; g           ;       ; 4.659 ; 5.127 ;       ;
; SW7        ; a           ; 4.250 ;       ;       ; 4.927 ;
; SW7        ; b           ; 4.166 ;       ;       ; 4.848 ;
; SW7        ; c           ; 4.151 ;       ;       ; 4.812 ;
; SW7        ; d           ; 4.669 ;       ;       ; 5.374 ;
; SW7        ; e           ;       ; 5.015 ; 5.430 ;       ;
; SW7        ; f           ;       ; 4.931 ; 5.360 ;       ;
; SW7        ; g           ;       ; 4.471 ; 4.974 ;       ;
; SW8        ; a           ;       ; 4.762 ; 5.186 ;       ;
; SW8        ; b           ;       ; 4.261 ; 4.748 ;       ;
; SW8        ; c           ;       ; 4.232 ; 4.741 ;       ;
; SW8        ; d           ;       ; 4.568 ; 5.028 ;       ;
; SW8        ; e           ;       ; 5.023 ; 5.440 ;       ;
; SW8        ; f           ;       ; 4.939 ; 5.370 ;       ;
; SW8        ; g           ;       ; 4.341 ; 4.826 ;       ;
; SW9        ; a           ;       ; 4.718 ; 5.142 ;       ;
; SW9        ; b           ;       ; 4.175 ; 4.639 ;       ;
; SW9        ; c           ; 4.053 ;       ;       ; 4.699 ;
; SW9        ; d           ; 4.420 ;       ;       ; 5.079 ;
; SW9        ; e           ;       ; 4.934 ; 5.331 ;       ;
; SW9        ; f           ;       ; 4.850 ; 5.261 ;       ;
; SW9        ; g           ;       ; 4.428 ; 4.918 ;       ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwm_casca1    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_casca2    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_casca3    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; a             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
=======
+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 43.580 ; 0.187 ; 48.471   ; 0.679   ; 49.464              ;
;  altera_reserved_tck ; 43.580 ; 0.187 ; 48.471   ; 0.679   ; 49.464              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.005 ; 3.200 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.696 ; 7.799 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.263  ; 0.005  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.931 ; -1.125 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.364 ; 13.551 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.081 ; 6.862 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwm_casca1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_casca2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_casca3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led4                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
>>>>>>> main


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW9                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW8                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW7                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
<<<<<<< HEAD
; SW4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
=======
; SW1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
>>>>>>> main
; rst_casca1              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_casca2              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_casca3              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


<<<<<<< HEAD
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_casca1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca2    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca3    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; a             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; b             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; c             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; d             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; e             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; f             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; g             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_casca1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca2    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; pwm_casca3    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; a             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; b             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; c             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; d             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; e             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; f             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; g             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; clk_50MHz                                      ; clk_50MHz                                      ; 304      ; 0        ; 0        ; 0        ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz                                      ; 7        ; 0        ; 0        ; 0        ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 17983    ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; clk_50MHz                                      ; clk_50MHz                                      ; 304      ; 0        ; 0        ; 0        ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz                                      ; 7        ; 0        ; 0        ; 0        ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 17983    ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
=======
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_casca1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led4                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.6e-06 V                    ; 2.33 V              ; 5.6e-06 V           ; 0.063 V                              ; 0.127 V                              ; 1.5e-09 s                   ; 4.06e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.6e-06 V                   ; 2.33 V             ; 5.6e-06 V          ; 0.063 V                             ; 0.127 V                             ; 1.5e-09 s                  ; 4.06e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_casca1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led4                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.05e-07 V                   ; 2.65 V              ; 2.05e-07 V          ; 0.264 V                              ; 0.195 V                              ; 9.54e-10 s                  ; 2.65e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.05e-07 V                  ; 2.65 V             ; 2.05e-07 V         ; 0.264 V                             ; 0.195 V                             ; 9.54e-10 s                 ; 2.65e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5320     ; 0        ; 84       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5320     ; 0        ; 84       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 174      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 174      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
>>>>>>> main
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
<<<<<<< HEAD
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 336   ; 336  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 77    ; 77   ;
=======
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 333   ; 333  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
>>>>>>> main
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
<<<<<<< HEAD
    Info: Processing started: Thu Dec 07 19:46:29 2023
=======
    Info: Processing started: Wed Dec 06 18:53:28 2023
>>>>>>> main
Info: Command: quartus_sta trabalhofinal -c trabalhofinal
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'trabalhofinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
<<<<<<< HEAD
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50MHz clk_50MHz
    Info (332110): create_generated_clock -source {p7|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {p7|altpll_component|auto_generated|pll1|clk[0]} {p7|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 clk_50MHz 
    Info (332119):    74.989               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.309               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.548               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.688               0.000 clk_50MHz 
    Info (332119):    41.401               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.418
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.418               0.000 clk_50MHz 
    Info (332119):    75.909               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.304               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.493               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.684
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.684               0.000 clk_50MHz 
    Info (332119):    41.407               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.202               0.000 clk_50MHz 
    Info (332119):    78.741               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.155               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.293               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.444
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.444               0.000 clk_50MHz 
    Info (332119):    41.413               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4782 megabytes
    Info: Processing ended: Thu Dec 07 19:46:30 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
=======
Warning (332060): Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: p7|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 43.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    43.580               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.359               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.471
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.471               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.244
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.244               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.582
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.582               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: p7|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 44.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    44.344               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.714               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.126
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.126               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.521
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.521               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: p7|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 46.533
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    46.533               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.343               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.679
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.679               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.464               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4701 megabytes
    Info: Processing ended: Wed Dec 06 18:53:30 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01
>>>>>>> main


