Classic Timing Analyzer report for FlipflopD
Thu Oct 18 10:49:40 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'iKEY[0]'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+--------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.328 ns                                       ; iSW[0] ; QB       ; --         ; iKEY[0]  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.028 ns                                      ; QB     ; oLEDR[0] ; iKEY[0]    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.098 ns                                      ; iSW[0] ; QB       ; --         ; iKEY[0]  ; 0            ;
; Clock Setup: 'iKEY[0]'       ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; QB     ; QB       ; iKEY[0]    ; iKEY[0]  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; iKEY[0]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'iKEY[0]'                                                                                                                                                         ;
+-------+------------------------------------------------+------+----+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+----+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; QB   ; QB ; iKEY[0]    ; iKEY[0]  ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------+----+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------+
; tsu                                                        ;
+-------+--------------+------------+--------+----+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To ; To Clock ;
+-------+--------------+------------+--------+----+----------+
; N/A   ; None         ; 4.328 ns   ; iSW[0] ; QB ; iKEY[0]  ;
+-------+--------------+------------+--------+----+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+------+----------+------------+
; Slack ; Required tco ; Actual tco ; From ; To       ; From Clock ;
+-------+--------------+------------+------+----------+------------+
; N/A   ; None         ; 12.028 ns  ; QB   ; oLEDR[0] ; iKEY[0]    ;
+-------+--------------+------------+------+----------+------------+


+------------------------------------------------------------------+
; th                                                               ;
+---------------+-------------+-----------+--------+----+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To ; To Clock ;
+---------------+-------------+-----------+--------+----+----------+
; N/A           ; None        ; -4.098 ns ; iSW[0] ; QB ; iKEY[0]  ;
+---------------+-------------+-----------+--------+----+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 18 10:49:40 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FlipflopD -c FlipflopD --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "iKEY[0]" is an undefined clock
Info: Clock "iKEY[0]" Internal fmax is restricted to 450.05 MHz between source register "QB" and destination register "QB"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y20_N25; Fanout = 2; REG Node = 'QB'
            Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X94_Y20_N24; Fanout = 1; COMB Node = 'QB~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X94_Y20_N25; Fanout = 2; REG Node = 'QB'
            Info: Total cell delay = 0.407 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "iKEY[0]" to destination register is 2.360 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; CLK Node = 'iKEY[0]'
                Info: 2: + IC(0.981 ns) + CELL(0.537 ns) = 2.360 ns; Loc. = LCFF_X94_Y20_N25; Fanout = 2; REG Node = 'QB'
                Info: Total cell delay = 1.379 ns ( 58.43 % )
                Info: Total interconnect delay = 0.981 ns ( 41.57 % )
            Info: - Longest clock path from clock "iKEY[0]" to source register is 2.360 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; CLK Node = 'iKEY[0]'
                Info: 2: + IC(0.981 ns) + CELL(0.537 ns) = 2.360 ns; Loc. = LCFF_X94_Y20_N25; Fanout = 2; REG Node = 'QB'
                Info: Total cell delay = 1.379 ns ( 58.43 % )
                Info: Total interconnect delay = 0.981 ns ( 41.57 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "QB" (data pin = "iSW[0]", clock pin = "iKEY[0]") is 4.328 ns
    Info: + Longest pin to register delay is 6.724 ns
        Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 1; PIN Node = 'iSW[0]'
        Info: 2: + IC(5.398 ns) + CELL(0.420 ns) = 6.640 ns; Loc. = LCCOMB_X94_Y20_N24; Fanout = 1; COMB Node = 'QB~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.724 ns; Loc. = LCFF_X94_Y20_N25; Fanout = 2; REG Node = 'QB'
        Info: Total cell delay = 1.326 ns ( 19.72 % )
        Info: Total interconnect delay = 5.398 ns ( 80.28 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "iKEY[0]" to destination register is 2.360 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; CLK Node = 'iKEY[0]'
        Info: 2: + IC(0.981 ns) + CELL(0.537 ns) = 2.360 ns; Loc. = LCFF_X94_Y20_N25; Fanout = 2; REG Node = 'QB'
        Info: Total cell delay = 1.379 ns ( 58.43 % )
        Info: Total interconnect delay = 0.981 ns ( 41.57 % )
Info: tco from clock "iKEY[0]" to destination pin "oLEDR[0]" through register "QB" is 12.028 ns
    Info: + Longest clock path from clock "iKEY[0]" to source register is 2.360 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; CLK Node = 'iKEY[0]'
        Info: 2: + IC(0.981 ns) + CELL(0.537 ns) = 2.360 ns; Loc. = LCFF_X94_Y20_N25; Fanout = 2; REG Node = 'QB'
        Info: Total cell delay = 1.379 ns ( 58.43 % )
        Info: Total interconnect delay = 0.981 ns ( 41.57 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 9.418 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y20_N25; Fanout = 2; REG Node = 'QB'
        Info: 2: + IC(6.600 ns) + CELL(2.818 ns) = 9.418 ns; Loc. = PIN_AJ6; Fanout = 0; PIN Node = 'oLEDR[0]'
        Info: Total cell delay = 2.818 ns ( 29.92 % )
        Info: Total interconnect delay = 6.600 ns ( 70.08 % )
Info: th for register "QB" (data pin = "iSW[0]", clock pin = "iKEY[0]") is -4.098 ns
    Info: + Longest clock path from clock "iKEY[0]" to destination register is 2.360 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; CLK Node = 'iKEY[0]'
        Info: 2: + IC(0.981 ns) + CELL(0.537 ns) = 2.360 ns; Loc. = LCFF_X94_Y20_N25; Fanout = 2; REG Node = 'QB'
        Info: Total cell delay = 1.379 ns ( 58.43 % )
        Info: Total interconnect delay = 0.981 ns ( 41.57 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.724 ns
        Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 1; PIN Node = 'iSW[0]'
        Info: 2: + IC(5.398 ns) + CELL(0.420 ns) = 6.640 ns; Loc. = LCCOMB_X94_Y20_N24; Fanout = 1; COMB Node = 'QB~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.724 ns; Loc. = LCFF_X94_Y20_N25; Fanout = 2; REG Node = 'QB'
        Info: Total cell delay = 1.326 ns ( 19.72 % )
        Info: Total interconnect delay = 5.398 ns ( 80.28 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Thu Oct 18 10:49:40 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


