DECL|DW_SPI_REG_BAUDR|macro|DW_SPI_REG_BAUDR
DECL|DW_SPI_REG_CTRLR0|macro|DW_SPI_REG_CTRLR0
DECL|DW_SPI_REG_CTRLR1|macro|DW_SPI_REG_CTRLR1
DECL|DW_SPI_REG_DMACR|macro|DW_SPI_REG_DMACR
DECL|DW_SPI_REG_DMARDLR|macro|DW_SPI_REG_DMARDLR
DECL|DW_SPI_REG_DMATDLR|macro|DW_SPI_REG_DMATDLR
DECL|DW_SPI_REG_DR|macro|DW_SPI_REG_DR
DECL|DW_SPI_REG_ICR|macro|DW_SPI_REG_ICR
DECL|DW_SPI_REG_IDR|macro|DW_SPI_REG_IDR
DECL|DW_SPI_REG_IMR|macro|DW_SPI_REG_IMR
DECL|DW_SPI_REG_ISR|macro|DW_SPI_REG_ISR
DECL|DW_SPI_REG_MSTICR|macro|DW_SPI_REG_MSTICR
DECL|DW_SPI_REG_MWCR|macro|DW_SPI_REG_MWCR
DECL|DW_SPI_REG_RISR|macro|DW_SPI_REG_RISR
DECL|DW_SPI_REG_RXFLR|macro|DW_SPI_REG_RXFLR
DECL|DW_SPI_REG_RXFTLR|macro|DW_SPI_REG_RXFTLR
DECL|DW_SPI_REG_RXOICR|macro|DW_SPI_REG_RXOICR
DECL|DW_SPI_REG_RXUICR|macro|DW_SPI_REG_RXUICR
DECL|DW_SPI_REG_RX_SAMPLE_DLY|macro|DW_SPI_REG_RX_SAMPLE_DLY
DECL|DW_SPI_REG_SER|macro|DW_SPI_REG_SER
DECL|DW_SPI_REG_SR|macro|DW_SPI_REG_SR
DECL|DW_SPI_REG_SSIENR|macro|DW_SPI_REG_SSIENR
DECL|DW_SPI_REG_SSI_COMP_VERSION|macro|DW_SPI_REG_SSI_COMP_VERSION
DECL|DW_SPI_REG_TXFLR|macro|DW_SPI_REG_TXFLR
DECL|DW_SPI_REG_TXFTLR|macro|DW_SPI_REG_TXFTLR
DECL|DW_SPI_REG_TXOICR|macro|DW_SPI_REG_TXOICR
DECL|__SPI_DW_REGS_H__|macro|__SPI_DW_REGS_H__
DECL|_clock_config|function|static inline void _clock_config(struct device *dev)
DECL|_clock_off|function|static inline void _clock_off(struct device *dev)
DECL|_clock_on|function|static inline void _clock_on(struct device *dev)
DECL|clear_interrupts|macro|clear_interrupts
