<stg><name>writeSamplesToRAM</name>


<trans_list>

<trans id="4101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4104" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4105" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4106" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4107" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4108" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4109" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4110" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4111" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4112" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4113" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4114" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4115" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4116" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4117" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4118" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4119" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4121" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4134" from="19" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4123" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4124" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4125" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4126" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4127" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4128" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4137" from="26" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4138" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4136" from="27" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4133" from="28" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph11:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph11:1 %n_periods_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_periods

]]></Node>
<StgValue><ssdm name="n_periods_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph11:2 %empty = trunc i32 %n_periods_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph11:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %samples_buffer_out, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph11:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %samples_buffer_out, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:5 %period_samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:6 %period_samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:7 %period_samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:8 %period_samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:9 %period_samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:10 %period_samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:11 %period_samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:12 %period_samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:13 %period_samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:14 %period_samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:15 %period_samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:16 %period_samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:17 %period_samples_0_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:18 %period_samples_1_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:19 %period_samples_2_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:20 %period_samples_3_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:21 %period_samples_4_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:22 %period_samples_5_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:23 %period_samples_6_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:24 %period_samples_7_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:25 %period_samples_8_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:26 %period_samples_9_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:27 %period_samples_10_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:28 %period_samples_11_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:29 %sample_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_sample_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:30 %sample_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_timestamp_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph11:31 %icmp_ln214 = icmp_ugt  i32 %n_periods_read, i32 20

]]></Node>
<StgValue><ssdm name="icmp_ln214"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph11:32 %add_ln222 = add i6 %empty, i6 63

]]></Node>
<StgValue><ssdm name="add_ln222"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.lr.ph11:33 %i = select i1 %icmp_ln214, i6 19, i6 %add_ln222

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="6">
<![CDATA[
.lr.ph11:34 %sext_ln222 = sext i6 %i

]]></Node>
<StgValue><ssdm name="sext_ln222"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:35 %period_samples_0_sample_V_addr_1 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:36 %period_samples_1_sample_V_addr_1 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:37 %period_samples_2_sample_V_addr_1 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:38 %period_samples_3_sample_V_addr_1 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:39 %period_samples_4_sample_V_addr_1 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:40 %period_samples_5_sample_V_addr_1 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:41 %period_samples_6_sample_V_addr_1 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:42 %period_samples_7_sample_V_addr_1 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:43 %period_samples_8_sample_V_addr_1 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:44 %period_samples_9_sample_V_addr_1 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:45 %period_samples_10_sample_V_addr_1 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:46 %period_samples_11_sample_V_addr_1 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:47 %period_samples_0_timestamp_V_addr_1 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:48 %period_samples_1_timestamp_V_addr_1 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:49 %period_samples_2_timestamp_V_addr_1 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:50 %period_samples_3_timestamp_V_addr_1 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:51 %period_samples_4_timestamp_V_addr_1 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:52 %period_samples_5_timestamp_V_addr_1 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:53 %period_samples_6_timestamp_V_addr_1 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:54 %period_samples_7_timestamp_V_addr_1 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:55 %period_samples_8_timestamp_V_addr_1 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:56 %period_samples_9_timestamp_V_addr_1 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:57 %period_samples_10_timestamp_V_addr_1 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:58 %period_samples_11_timestamp_V_addr_1 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:59 %period_samples_0_sample_V_addr_2 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:60 %period_samples_1_sample_V_addr_2 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:61 %period_samples_2_sample_V_addr_2 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:62 %period_samples_3_sample_V_addr_2 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:63 %period_samples_4_sample_V_addr_2 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:64 %period_samples_5_sample_V_addr_2 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:65 %period_samples_6_sample_V_addr_2 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:66 %period_samples_7_sample_V_addr_2 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:67 %period_samples_8_sample_V_addr_2 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:68 %period_samples_9_sample_V_addr_2 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:69 %period_samples_10_sample_V_addr_2 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:70 %period_samples_11_sample_V_addr_2 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:71 %period_samples_0_timestamp_V_addr_2 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:72 %period_samples_1_timestamp_V_addr_2 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:73 %period_samples_2_timestamp_V_addr_2 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:74 %period_samples_3_timestamp_V_addr_2 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:75 %period_samples_4_timestamp_V_addr_2 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:76 %period_samples_5_timestamp_V_addr_2 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:77 %period_samples_6_timestamp_V_addr_2 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:78 %period_samples_7_timestamp_V_addr_2 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:79 %period_samples_8_timestamp_V_addr_2 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:80 %period_samples_9_timestamp_V_addr_2 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:81 %period_samples_10_timestamp_V_addr_2 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:82 %period_samples_11_timestamp_V_addr_2 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:83 %period_samples_0_sample_V_addr_3 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_3"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:84 %period_samples_1_sample_V_addr_3 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_3"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:85 %period_samples_2_sample_V_addr_3 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_3"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:86 %period_samples_3_sample_V_addr_3 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_3"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:87 %period_samples_4_sample_V_addr_3 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_3"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:88 %period_samples_5_sample_V_addr_3 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_3"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:89 %period_samples_6_sample_V_addr_3 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_3"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:90 %period_samples_7_sample_V_addr_3 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_3"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:91 %period_samples_8_sample_V_addr_3 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_3"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:92 %period_samples_9_sample_V_addr_3 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_3"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:93 %period_samples_10_sample_V_addr_3 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_3"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:94 %period_samples_11_sample_V_addr_3 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_3"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:95 %period_samples_0_timestamp_V_addr_3 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:96 %period_samples_1_timestamp_V_addr_3 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:97 %period_samples_2_timestamp_V_addr_3 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:98 %period_samples_3_timestamp_V_addr_3 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:99 %period_samples_4_timestamp_V_addr_3 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:100 %period_samples_5_timestamp_V_addr_3 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:101 %period_samples_6_timestamp_V_addr_3 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:102 %period_samples_7_timestamp_V_addr_3 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:103 %period_samples_8_timestamp_V_addr_3 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:104 %period_samples_9_timestamp_V_addr_3 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:105 %period_samples_10_timestamp_V_addr_3 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:106 %period_samples_11_timestamp_V_addr_3 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:107 %period_samples_0_sample_V_addr_4 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_4"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:108 %period_samples_1_sample_V_addr_4 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_4"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:109 %period_samples_2_sample_V_addr_4 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_4"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:110 %period_samples_3_sample_V_addr_4 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_4"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:111 %period_samples_4_sample_V_addr_4 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_4"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:112 %period_samples_5_sample_V_addr_4 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_4"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:113 %period_samples_6_sample_V_addr_4 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_4"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:114 %period_samples_7_sample_V_addr_4 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_4"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:115 %period_samples_8_sample_V_addr_4 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_4"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:116 %period_samples_9_sample_V_addr_4 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_4"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:117 %period_samples_10_sample_V_addr_4 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_4"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:118 %period_samples_11_sample_V_addr_4 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_4"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:119 %period_samples_0_timestamp_V_addr_4 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:120 %period_samples_1_timestamp_V_addr_4 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:121 %period_samples_2_timestamp_V_addr_4 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:122 %period_samples_3_timestamp_V_addr_4 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:123 %period_samples_4_timestamp_V_addr_4 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:124 %period_samples_5_timestamp_V_addr_4 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:125 %period_samples_6_timestamp_V_addr_4 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:126 %period_samples_7_timestamp_V_addr_4 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:127 %period_samples_8_timestamp_V_addr_4 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:128 %period_samples_9_timestamp_V_addr_4 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:129 %period_samples_10_timestamp_V_addr_4 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:130 %period_samples_11_timestamp_V_addr_4 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:131 %period_samples_0_sample_V_addr_5 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_5"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:132 %period_samples_1_sample_V_addr_5 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_5"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:133 %period_samples_2_sample_V_addr_5 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_5"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:134 %period_samples_3_sample_V_addr_5 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_5"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:135 %period_samples_4_sample_V_addr_5 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_5"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:136 %period_samples_5_sample_V_addr_5 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_5"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:137 %period_samples_6_sample_V_addr_5 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_5"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:138 %period_samples_7_sample_V_addr_5 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_5"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:139 %period_samples_8_sample_V_addr_5 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_5"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:140 %period_samples_9_sample_V_addr_5 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_5"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:141 %period_samples_10_sample_V_addr_5 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_5"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:142 %period_samples_11_sample_V_addr_5 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_5"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:143 %period_samples_0_timestamp_V_addr_5 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:144 %period_samples_1_timestamp_V_addr_5 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:145 %period_samples_2_timestamp_V_addr_5 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:146 %period_samples_3_timestamp_V_addr_5 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:147 %period_samples_4_timestamp_V_addr_5 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:148 %period_samples_5_timestamp_V_addr_5 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:149 %period_samples_6_timestamp_V_addr_5 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:150 %period_samples_7_timestamp_V_addr_5 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:151 %period_samples_8_timestamp_V_addr_5 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:152 %period_samples_9_timestamp_V_addr_5 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:153 %period_samples_10_timestamp_V_addr_5 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:154 %period_samples_11_timestamp_V_addr_5 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:155 %period_samples_0_sample_V_addr_6 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_6"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:156 %period_samples_1_sample_V_addr_6 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_6"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:157 %period_samples_2_sample_V_addr_6 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_6"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:158 %period_samples_3_sample_V_addr_6 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_6"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:159 %period_samples_4_sample_V_addr_6 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_6"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:160 %period_samples_5_sample_V_addr_6 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_6"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:161 %period_samples_6_sample_V_addr_6 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_6"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:162 %period_samples_7_sample_V_addr_6 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_6"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:163 %period_samples_8_sample_V_addr_6 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_6"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:164 %period_samples_9_sample_V_addr_6 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_6"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:165 %period_samples_10_sample_V_addr_6 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_6"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:166 %period_samples_11_sample_V_addr_6 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_6"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:167 %period_samples_0_timestamp_V_addr_6 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:168 %period_samples_1_timestamp_V_addr_6 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:169 %period_samples_2_timestamp_V_addr_6 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:170 %period_samples_3_timestamp_V_addr_6 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:171 %period_samples_4_timestamp_V_addr_6 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:172 %period_samples_5_timestamp_V_addr_6 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:173 %period_samples_6_timestamp_V_addr_6 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:174 %period_samples_7_timestamp_V_addr_6 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:175 %period_samples_8_timestamp_V_addr_6 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:176 %period_samples_9_timestamp_V_addr_6 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:177 %period_samples_10_timestamp_V_addr_6 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:178 %period_samples_11_timestamp_V_addr_6 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:179 %period_samples_0_sample_V_addr_7 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_7"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:180 %period_samples_1_sample_V_addr_7 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_7"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:181 %period_samples_2_sample_V_addr_7 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_7"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:182 %period_samples_3_sample_V_addr_7 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_7"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:183 %period_samples_4_sample_V_addr_7 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_7"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:184 %period_samples_5_sample_V_addr_7 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_7"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:185 %period_samples_6_sample_V_addr_7 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_7"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:186 %period_samples_7_sample_V_addr_7 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_7"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:187 %period_samples_8_sample_V_addr_7 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_7"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:188 %period_samples_9_sample_V_addr_7 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_7"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:189 %period_samples_10_sample_V_addr_7 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_7"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:190 %period_samples_11_sample_V_addr_7 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_7"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:191 %period_samples_0_timestamp_V_addr_7 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:192 %period_samples_1_timestamp_V_addr_7 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:193 %period_samples_2_timestamp_V_addr_7 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:194 %period_samples_3_timestamp_V_addr_7 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:195 %period_samples_4_timestamp_V_addr_7 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:196 %period_samples_5_timestamp_V_addr_7 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:197 %period_samples_6_timestamp_V_addr_7 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:198 %period_samples_7_timestamp_V_addr_7 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:199 %period_samples_8_timestamp_V_addr_7 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:200 %period_samples_9_timestamp_V_addr_7 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:201 %period_samples_10_timestamp_V_addr_7 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:202 %period_samples_11_timestamp_V_addr_7 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:203 %period_samples_0_sample_V_addr_8 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_8"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:204 %period_samples_1_sample_V_addr_8 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_8"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:205 %period_samples_2_sample_V_addr_8 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_8"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:206 %period_samples_3_sample_V_addr_8 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_8"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:207 %period_samples_4_sample_V_addr_8 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_8"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:208 %period_samples_5_sample_V_addr_8 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_8"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:209 %period_samples_6_sample_V_addr_8 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_8"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:210 %period_samples_7_sample_V_addr_8 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_8"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:211 %period_samples_8_sample_V_addr_8 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_8"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:212 %period_samples_9_sample_V_addr_8 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_8"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:213 %period_samples_10_sample_V_addr_8 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_8"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:214 %period_samples_11_sample_V_addr_8 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_8"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:215 %period_samples_0_timestamp_V_addr_8 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:216 %period_samples_1_timestamp_V_addr_8 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:217 %period_samples_2_timestamp_V_addr_8 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:218 %period_samples_3_timestamp_V_addr_8 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:219 %period_samples_4_timestamp_V_addr_8 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:220 %period_samples_5_timestamp_V_addr_8 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:221 %period_samples_6_timestamp_V_addr_8 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:222 %period_samples_7_timestamp_V_addr_8 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:223 %period_samples_8_timestamp_V_addr_8 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:224 %period_samples_9_timestamp_V_addr_8 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:225 %period_samples_10_timestamp_V_addr_8 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:226 %period_samples_11_timestamp_V_addr_8 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:227 %period_samples_0_sample_V_addr_9 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_9"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:228 %period_samples_1_sample_V_addr_9 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_9"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:229 %period_samples_2_sample_V_addr_9 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_9"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:230 %period_samples_3_sample_V_addr_9 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_9"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:231 %period_samples_4_sample_V_addr_9 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_9"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:232 %period_samples_5_sample_V_addr_9 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_9"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:233 %period_samples_6_sample_V_addr_9 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_9"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:234 %period_samples_7_sample_V_addr_9 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_9"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:235 %period_samples_8_sample_V_addr_9 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_9"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:236 %period_samples_9_sample_V_addr_9 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_9"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:237 %period_samples_10_sample_V_addr_9 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_9"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:238 %period_samples_11_sample_V_addr_9 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_9"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:239 %period_samples_0_timestamp_V_addr_9 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:240 %period_samples_1_timestamp_V_addr_9 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:241 %period_samples_2_timestamp_V_addr_9 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:242 %period_samples_3_timestamp_V_addr_9 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:243 %period_samples_4_timestamp_V_addr_9 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:244 %period_samples_5_timestamp_V_addr_9 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:245 %period_samples_6_timestamp_V_addr_9 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:246 %period_samples_7_timestamp_V_addr_9 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:247 %period_samples_8_timestamp_V_addr_9 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:248 %period_samples_9_timestamp_V_addr_9 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:249 %period_samples_10_timestamp_V_addr_9 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:250 %period_samples_11_timestamp_V_addr_9 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:251 %period_samples_0_sample_V_addr_10 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_10"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:252 %period_samples_1_sample_V_addr_10 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_10"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:253 %period_samples_2_sample_V_addr_10 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_10"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:254 %period_samples_3_sample_V_addr_10 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_10"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:255 %period_samples_4_sample_V_addr_10 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_10"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:256 %period_samples_5_sample_V_addr_10 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_10"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:257 %period_samples_6_sample_V_addr_10 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_10"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:258 %period_samples_7_sample_V_addr_10 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_10"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:259 %period_samples_8_sample_V_addr_10 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_10"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:260 %period_samples_9_sample_V_addr_10 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_10"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:261 %period_samples_10_sample_V_addr_10 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_10"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:262 %period_samples_11_sample_V_addr_10 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_10"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:263 %period_samples_0_timestamp_V_addr_10 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:264 %period_samples_1_timestamp_V_addr_10 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:265 %period_samples_2_timestamp_V_addr_10 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:266 %period_samples_3_timestamp_V_addr_10 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:267 %period_samples_4_timestamp_V_addr_10 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:268 %period_samples_5_timestamp_V_addr_10 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:269 %period_samples_6_timestamp_V_addr_10 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:270 %period_samples_7_timestamp_V_addr_10 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:271 %period_samples_8_timestamp_V_addr_10 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:272 %period_samples_9_timestamp_V_addr_10 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:273 %period_samples_10_timestamp_V_addr_10 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:274 %period_samples_11_timestamp_V_addr_10 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:275 %period_samples_0_sample_V_addr_11 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_11"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:276 %period_samples_1_sample_V_addr_11 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_11"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:277 %period_samples_2_sample_V_addr_11 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_11"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:278 %period_samples_3_sample_V_addr_11 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_11"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:279 %period_samples_4_sample_V_addr_11 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_11"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:280 %period_samples_5_sample_V_addr_11 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_11"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:281 %period_samples_6_sample_V_addr_11 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_11"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:282 %period_samples_7_sample_V_addr_11 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_11"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:283 %period_samples_8_sample_V_addr_11 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_11"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:284 %period_samples_9_sample_V_addr_11 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_11"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:285 %period_samples_10_sample_V_addr_11 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_11"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:286 %period_samples_11_sample_V_addr_11 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_11"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:287 %period_samples_0_timestamp_V_addr_11 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:288 %period_samples_1_timestamp_V_addr_11 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:289 %period_samples_2_timestamp_V_addr_11 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:290 %period_samples_3_timestamp_V_addr_11 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:291 %period_samples_4_timestamp_V_addr_11 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:292 %period_samples_5_timestamp_V_addr_11 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:293 %period_samples_6_timestamp_V_addr_11 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:294 %period_samples_7_timestamp_V_addr_11 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:295 %period_samples_8_timestamp_V_addr_11 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:296 %period_samples_9_timestamp_V_addr_11 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:297 %period_samples_10_timestamp_V_addr_11 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:298 %period_samples_11_timestamp_V_addr_11 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:299 %period_samples_0_sample_V_addr_12 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_12"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:300 %period_samples_1_sample_V_addr_12 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_12"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:301 %period_samples_2_sample_V_addr_12 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_12"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:302 %period_samples_3_sample_V_addr_12 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_12"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:303 %period_samples_4_sample_V_addr_12 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_12"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:304 %period_samples_5_sample_V_addr_12 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_12"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:305 %period_samples_6_sample_V_addr_12 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_12"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:306 %period_samples_7_sample_V_addr_12 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_12"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:307 %period_samples_8_sample_V_addr_12 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_12"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:308 %period_samples_9_sample_V_addr_12 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_12"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:309 %period_samples_10_sample_V_addr_12 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_12"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:310 %period_samples_11_sample_V_addr_12 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_12"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:311 %period_samples_0_timestamp_V_addr_12 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:312 %period_samples_1_timestamp_V_addr_12 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:313 %period_samples_2_timestamp_V_addr_12 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:314 %period_samples_3_timestamp_V_addr_12 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:315 %period_samples_4_timestamp_V_addr_12 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:316 %period_samples_5_timestamp_V_addr_12 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:317 %period_samples_6_timestamp_V_addr_12 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:318 %period_samples_7_timestamp_V_addr_12 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:319 %period_samples_8_timestamp_V_addr_12 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:320 %period_samples_9_timestamp_V_addr_12 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:321 %period_samples_10_timestamp_V_addr_12 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:322 %period_samples_11_timestamp_V_addr_12 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:323 %period_samples_0_sample_V_addr_13 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_13"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:324 %period_samples_1_sample_V_addr_13 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_13"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:325 %period_samples_2_sample_V_addr_13 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_13"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:326 %period_samples_3_sample_V_addr_13 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_13"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:327 %period_samples_4_sample_V_addr_13 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_13"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:328 %period_samples_5_sample_V_addr_13 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_13"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:329 %period_samples_6_sample_V_addr_13 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_13"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:330 %period_samples_7_sample_V_addr_13 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_13"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:331 %period_samples_8_sample_V_addr_13 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_13"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:332 %period_samples_9_sample_V_addr_13 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_13"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:333 %period_samples_10_sample_V_addr_13 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_13"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:334 %period_samples_11_sample_V_addr_13 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_13"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:335 %period_samples_0_timestamp_V_addr_13 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:336 %period_samples_1_timestamp_V_addr_13 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:337 %period_samples_2_timestamp_V_addr_13 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:338 %period_samples_3_timestamp_V_addr_13 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:339 %period_samples_4_timestamp_V_addr_13 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:340 %period_samples_5_timestamp_V_addr_13 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:341 %period_samples_6_timestamp_V_addr_13 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:342 %period_samples_7_timestamp_V_addr_13 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:343 %period_samples_8_timestamp_V_addr_13 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:344 %period_samples_9_timestamp_V_addr_13 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:345 %period_samples_10_timestamp_V_addr_13 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:346 %period_samples_11_timestamp_V_addr_13 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:347 %period_samples_0_sample_V_addr_14 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_14"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:348 %period_samples_1_sample_V_addr_14 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_14"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:349 %period_samples_2_sample_V_addr_14 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_14"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:350 %period_samples_3_sample_V_addr_14 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_14"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:351 %period_samples_4_sample_V_addr_14 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_14"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:352 %period_samples_5_sample_V_addr_14 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_14"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:353 %period_samples_6_sample_V_addr_14 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_14"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:354 %period_samples_7_sample_V_addr_14 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_14"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:355 %period_samples_8_sample_V_addr_14 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_14"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:356 %period_samples_9_sample_V_addr_14 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_14"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:357 %period_samples_10_sample_V_addr_14 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_14"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:358 %period_samples_11_sample_V_addr_14 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_14"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:359 %period_samples_0_timestamp_V_addr_14 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:360 %period_samples_1_timestamp_V_addr_14 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:361 %period_samples_2_timestamp_V_addr_14 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:362 %period_samples_3_timestamp_V_addr_14 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:363 %period_samples_4_timestamp_V_addr_14 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:364 %period_samples_5_timestamp_V_addr_14 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:365 %period_samples_6_timestamp_V_addr_14 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:366 %period_samples_7_timestamp_V_addr_14 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:367 %period_samples_8_timestamp_V_addr_14 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:368 %period_samples_9_timestamp_V_addr_14 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:369 %period_samples_10_timestamp_V_addr_14 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:370 %period_samples_11_timestamp_V_addr_14 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:371 %period_samples_0_sample_V_addr_15 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_15"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:372 %period_samples_1_sample_V_addr_15 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_15"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:373 %period_samples_2_sample_V_addr_15 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_15"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:374 %period_samples_3_sample_V_addr_15 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_15"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:375 %period_samples_4_sample_V_addr_15 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_15"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:376 %period_samples_5_sample_V_addr_15 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_15"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:377 %period_samples_6_sample_V_addr_15 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_15"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:378 %period_samples_7_sample_V_addr_15 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_15"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:379 %period_samples_8_sample_V_addr_15 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_15"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:380 %period_samples_9_sample_V_addr_15 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_15"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:381 %period_samples_10_sample_V_addr_15 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_15"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:382 %period_samples_11_sample_V_addr_15 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_15"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:383 %period_samples_0_timestamp_V_addr_15 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:384 %period_samples_1_timestamp_V_addr_15 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:385 %period_samples_2_timestamp_V_addr_15 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:386 %period_samples_3_timestamp_V_addr_15 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:387 %period_samples_4_timestamp_V_addr_15 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:388 %period_samples_5_timestamp_V_addr_15 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:389 %period_samples_6_timestamp_V_addr_15 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:390 %period_samples_7_timestamp_V_addr_15 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:391 %period_samples_8_timestamp_V_addr_15 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:392 %period_samples_9_timestamp_V_addr_15 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:393 %period_samples_10_timestamp_V_addr_15 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:394 %period_samples_11_timestamp_V_addr_15 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:395 %period_samples_0_sample_V_addr_16 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_16"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:396 %period_samples_1_sample_V_addr_16 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_16"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:397 %period_samples_2_sample_V_addr_16 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_16"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:398 %period_samples_3_sample_V_addr_16 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_16"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:399 %period_samples_4_sample_V_addr_16 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_16"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:400 %period_samples_5_sample_V_addr_16 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_16"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:401 %period_samples_6_sample_V_addr_16 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_16"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:402 %period_samples_7_sample_V_addr_16 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_16"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:403 %period_samples_8_sample_V_addr_16 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_16"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:404 %period_samples_9_sample_V_addr_16 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_16"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:405 %period_samples_10_sample_V_addr_16 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_16"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:406 %period_samples_11_sample_V_addr_16 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_16"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:407 %period_samples_0_timestamp_V_addr_16 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:408 %period_samples_1_timestamp_V_addr_16 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:409 %period_samples_2_timestamp_V_addr_16 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:410 %period_samples_3_timestamp_V_addr_16 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:411 %period_samples_4_timestamp_V_addr_16 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:412 %period_samples_5_timestamp_V_addr_16 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:413 %period_samples_6_timestamp_V_addr_16 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:414 %period_samples_7_timestamp_V_addr_16 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:415 %period_samples_8_timestamp_V_addr_16 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:416 %period_samples_9_timestamp_V_addr_16 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:417 %period_samples_10_timestamp_V_addr_16 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:418 %period_samples_11_timestamp_V_addr_16 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:419 %period_samples_0_sample_V_addr_17 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_17"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:420 %period_samples_1_sample_V_addr_17 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_17"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:421 %period_samples_2_sample_V_addr_17 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_17"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:422 %period_samples_3_sample_V_addr_17 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_17"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:423 %period_samples_4_sample_V_addr_17 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_17"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:424 %period_samples_5_sample_V_addr_17 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_17"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:425 %period_samples_6_sample_V_addr_17 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_17"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:426 %period_samples_7_sample_V_addr_17 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_17"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:427 %period_samples_8_sample_V_addr_17 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_17"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:428 %period_samples_9_sample_V_addr_17 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_17"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:429 %period_samples_10_sample_V_addr_17 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_17"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:430 %period_samples_11_sample_V_addr_17 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_17"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:431 %period_samples_0_timestamp_V_addr_17 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:432 %period_samples_1_timestamp_V_addr_17 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:433 %period_samples_2_timestamp_V_addr_17 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:434 %period_samples_3_timestamp_V_addr_17 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:435 %period_samples_4_timestamp_V_addr_17 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:436 %period_samples_5_timestamp_V_addr_17 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:437 %period_samples_6_timestamp_V_addr_17 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:438 %period_samples_7_timestamp_V_addr_17 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:439 %period_samples_8_timestamp_V_addr_17 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:440 %period_samples_9_timestamp_V_addr_17 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:441 %period_samples_10_timestamp_V_addr_17 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:442 %period_samples_11_timestamp_V_addr_17 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:443 %period_samples_0_sample_V_addr_18 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_18"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:444 %period_samples_1_sample_V_addr_18 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_18"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:445 %period_samples_2_sample_V_addr_18 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_18"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:446 %period_samples_3_sample_V_addr_18 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_18"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:447 %period_samples_4_sample_V_addr_18 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_18"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:448 %period_samples_5_sample_V_addr_18 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_18"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:449 %period_samples_6_sample_V_addr_18 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_18"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:450 %period_samples_7_sample_V_addr_18 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_18"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:451 %period_samples_8_sample_V_addr_18 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_18"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:452 %period_samples_9_sample_V_addr_18 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_18"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:453 %period_samples_10_sample_V_addr_18 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_18"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:454 %period_samples_11_sample_V_addr_18 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_18"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:455 %period_samples_0_timestamp_V_addr_18 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:456 %period_samples_1_timestamp_V_addr_18 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:457 %period_samples_2_timestamp_V_addr_18 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:458 %period_samples_3_timestamp_V_addr_18 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:459 %period_samples_4_timestamp_V_addr_18 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:460 %period_samples_5_timestamp_V_addr_18 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:461 %period_samples_6_timestamp_V_addr_18 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:462 %period_samples_7_timestamp_V_addr_18 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:463 %period_samples_8_timestamp_V_addr_18 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:464 %period_samples_9_timestamp_V_addr_18 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:465 %period_samples_10_timestamp_V_addr_18 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:466 %period_samples_11_timestamp_V_addr_18 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:467 %period_samples_0_sample_V_addr_19 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_19"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:468 %period_samples_1_sample_V_addr_19 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_19"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:469 %period_samples_2_sample_V_addr_19 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_19"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:470 %period_samples_3_sample_V_addr_19 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_19"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:471 %period_samples_4_sample_V_addr_19 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_19"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:472 %period_samples_5_sample_V_addr_19 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_19"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:473 %period_samples_6_sample_V_addr_19 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_19"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:474 %period_samples_7_sample_V_addr_19 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_19"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:475 %period_samples_8_sample_V_addr_19 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_19"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:476 %period_samples_9_sample_V_addr_19 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_19"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:477 %period_samples_10_sample_V_addr_19 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_19"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:478 %period_samples_11_sample_V_addr_19 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_19"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:479 %period_samples_0_timestamp_V_addr_19 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:480 %period_samples_1_timestamp_V_addr_19 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:481 %period_samples_2_timestamp_V_addr_19 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:482 %period_samples_3_timestamp_V_addr_19 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:483 %period_samples_4_timestamp_V_addr_19 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:484 %period_samples_5_timestamp_V_addr_19 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:485 %period_samples_6_timestamp_V_addr_19 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:486 %period_samples_7_timestamp_V_addr_19 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:487 %period_samples_8_timestamp_V_addr_19 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:488 %period_samples_9_timestamp_V_addr_19 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:489 %period_samples_10_timestamp_V_addr_19 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:490 %period_samples_11_timestamp_V_addr_19 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:491 %period_samples_0_sample_V_addr_20 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_20"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:492 %period_samples_1_sample_V_addr_20 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_20"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:493 %period_samples_2_sample_V_addr_20 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_20"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:494 %period_samples_3_sample_V_addr_20 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_20"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:495 %period_samples_4_sample_V_addr_20 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_20"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:496 %period_samples_5_sample_V_addr_20 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_20"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:497 %period_samples_6_sample_V_addr_20 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_20"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:498 %period_samples_7_sample_V_addr_20 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_20"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:499 %period_samples_8_sample_V_addr_20 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_20"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:500 %period_samples_9_sample_V_addr_20 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_20"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:501 %period_samples_10_sample_V_addr_20 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_20"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:502 %period_samples_11_sample_V_addr_20 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_20"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:503 %period_samples_0_timestamp_V_addr_20 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:504 %period_samples_1_timestamp_V_addr_20 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:505 %period_samples_2_timestamp_V_addr_20 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:506 %period_samples_3_timestamp_V_addr_20 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:507 %period_samples_4_timestamp_V_addr_20 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:508 %period_samples_5_timestamp_V_addr_20 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:509 %period_samples_6_timestamp_V_addr_20 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:510 %period_samples_7_timestamp_V_addr_20 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:511 %period_samples_8_timestamp_V_addr_20 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:512 %period_samples_9_timestamp_V_addr_20 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:513 %period_samples_10_timestamp_V_addr_20 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:514 %period_samples_11_timestamp_V_addr_20 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:515 %period_samples_0_sample_V_addr_21 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_21"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:516 %period_samples_1_sample_V_addr_21 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_21"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:517 %period_samples_2_sample_V_addr_21 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_21"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:518 %period_samples_3_sample_V_addr_21 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_21"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:519 %period_samples_4_sample_V_addr_21 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_21"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:520 %period_samples_5_sample_V_addr_21 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_21"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:521 %period_samples_6_sample_V_addr_21 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_21"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:522 %period_samples_7_sample_V_addr_21 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_21"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:523 %period_samples_8_sample_V_addr_21 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_21"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:524 %period_samples_9_sample_V_addr_21 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_21"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:525 %period_samples_10_sample_V_addr_21 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_21"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:526 %period_samples_11_sample_V_addr_21 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_21"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:527 %period_samples_0_timestamp_V_addr_21 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:528 %period_samples_1_timestamp_V_addr_21 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:529 %period_samples_2_timestamp_V_addr_21 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:530 %period_samples_3_timestamp_V_addr_21 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:531 %period_samples_4_timestamp_V_addr_21 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:532 %period_samples_5_timestamp_V_addr_21 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:533 %period_samples_6_timestamp_V_addr_21 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:534 %period_samples_7_timestamp_V_addr_21 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:535 %period_samples_8_timestamp_V_addr_21 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:536 %period_samples_9_timestamp_V_addr_21 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:537 %period_samples_10_timestamp_V_addr_21 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:538 %period_samples_11_timestamp_V_addr_21 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:539 %period_samples_0_sample_V_addr_22 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_22"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:540 %period_samples_1_sample_V_addr_22 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_22"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:541 %period_samples_2_sample_V_addr_22 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_22"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:542 %period_samples_3_sample_V_addr_22 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_22"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:543 %period_samples_4_sample_V_addr_22 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_22"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:544 %period_samples_5_sample_V_addr_22 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_22"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:545 %period_samples_6_sample_V_addr_22 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_22"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:546 %period_samples_7_sample_V_addr_22 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_22"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:547 %period_samples_8_sample_V_addr_22 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_22"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:548 %period_samples_9_sample_V_addr_22 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_22"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:549 %period_samples_10_sample_V_addr_22 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_22"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:550 %period_samples_11_sample_V_addr_22 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_22"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:551 %period_samples_0_timestamp_V_addr_22 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:552 %period_samples_1_timestamp_V_addr_22 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:553 %period_samples_2_timestamp_V_addr_22 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:554 %period_samples_3_timestamp_V_addr_22 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:555 %period_samples_4_timestamp_V_addr_22 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:556 %period_samples_5_timestamp_V_addr_22 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:557 %period_samples_6_timestamp_V_addr_22 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:558 %period_samples_7_timestamp_V_addr_22 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:559 %period_samples_8_timestamp_V_addr_22 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:560 %period_samples_9_timestamp_V_addr_22 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:561 %period_samples_10_timestamp_V_addr_22 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:562 %period_samples_11_timestamp_V_addr_22 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:563 %period_samples_0_sample_V_addr_23 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_23"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:564 %period_samples_1_sample_V_addr_23 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_23"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:565 %period_samples_2_sample_V_addr_23 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_23"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:566 %period_samples_3_sample_V_addr_23 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_23"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:567 %period_samples_4_sample_V_addr_23 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_23"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:568 %period_samples_5_sample_V_addr_23 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_23"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:569 %period_samples_6_sample_V_addr_23 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_23"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:570 %period_samples_7_sample_V_addr_23 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_23"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:571 %period_samples_8_sample_V_addr_23 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_23"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:572 %period_samples_9_sample_V_addr_23 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_23"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:573 %period_samples_10_sample_V_addr_23 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_23"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:574 %period_samples_11_sample_V_addr_23 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_23"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:575 %period_samples_0_timestamp_V_addr_23 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:576 %period_samples_1_timestamp_V_addr_23 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:577 %period_samples_2_timestamp_V_addr_23 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:578 %period_samples_3_timestamp_V_addr_23 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:579 %period_samples_4_timestamp_V_addr_23 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:580 %period_samples_5_timestamp_V_addr_23 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:581 %period_samples_6_timestamp_V_addr_23 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:582 %period_samples_7_timestamp_V_addr_23 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:583 %period_samples_8_timestamp_V_addr_23 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:584 %period_samples_9_timestamp_V_addr_23 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:585 %period_samples_10_timestamp_V_addr_23 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:586 %period_samples_11_timestamp_V_addr_23 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:587 %period_samples_0_sample_V_addr_24 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_24"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:588 %period_samples_1_sample_V_addr_24 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_24"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:589 %period_samples_2_sample_V_addr_24 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_24"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:590 %period_samples_3_sample_V_addr_24 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_24"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:591 %period_samples_4_sample_V_addr_24 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_24"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:592 %period_samples_5_sample_V_addr_24 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_24"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:593 %period_samples_6_sample_V_addr_24 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_24"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:594 %period_samples_7_sample_V_addr_24 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_24"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:595 %period_samples_8_sample_V_addr_24 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_24"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:596 %period_samples_9_sample_V_addr_24 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_24"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:597 %period_samples_10_sample_V_addr_24 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_24"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:598 %period_samples_11_sample_V_addr_24 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_24"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:599 %period_samples_0_timestamp_V_addr_24 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:600 %period_samples_1_timestamp_V_addr_24 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:601 %period_samples_2_timestamp_V_addr_24 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:602 %period_samples_3_timestamp_V_addr_24 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:603 %period_samples_4_timestamp_V_addr_24 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:604 %period_samples_5_timestamp_V_addr_24 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:605 %period_samples_6_timestamp_V_addr_24 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:606 %period_samples_7_timestamp_V_addr_24 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:607 %period_samples_8_timestamp_V_addr_24 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:608 %period_samples_9_timestamp_V_addr_24 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:609 %period_samples_10_timestamp_V_addr_24 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:610 %period_samples_11_timestamp_V_addr_24 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:611 %period_samples_0_sample_V_addr_25 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_25"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:612 %period_samples_1_sample_V_addr_25 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_25"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:613 %period_samples_2_sample_V_addr_25 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_25"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:614 %period_samples_3_sample_V_addr_25 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_25"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:615 %period_samples_4_sample_V_addr_25 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_25"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:616 %period_samples_5_sample_V_addr_25 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_25"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:617 %period_samples_6_sample_V_addr_25 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_25"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:618 %period_samples_7_sample_V_addr_25 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_25"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:619 %period_samples_8_sample_V_addr_25 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_25"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:620 %period_samples_9_sample_V_addr_25 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_25"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:621 %period_samples_10_sample_V_addr_25 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_25"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:622 %period_samples_11_sample_V_addr_25 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_25"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:623 %period_samples_0_timestamp_V_addr_25 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:624 %period_samples_1_timestamp_V_addr_25 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:625 %period_samples_2_timestamp_V_addr_25 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:626 %period_samples_3_timestamp_V_addr_25 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:627 %period_samples_4_timestamp_V_addr_25 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:628 %period_samples_5_timestamp_V_addr_25 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:629 %period_samples_6_timestamp_V_addr_25 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:630 %period_samples_7_timestamp_V_addr_25 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:631 %period_samples_8_timestamp_V_addr_25 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:632 %period_samples_9_timestamp_V_addr_25 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:633 %period_samples_10_timestamp_V_addr_25 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:634 %period_samples_11_timestamp_V_addr_25 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:635 %period_samples_0_sample_V_addr_26 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_26"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:636 %period_samples_1_sample_V_addr_26 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_26"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:637 %period_samples_2_sample_V_addr_26 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_26"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:638 %period_samples_3_sample_V_addr_26 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_26"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:639 %period_samples_4_sample_V_addr_26 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_26"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:640 %period_samples_5_sample_V_addr_26 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_26"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:641 %period_samples_6_sample_V_addr_26 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_26"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:642 %period_samples_7_sample_V_addr_26 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_26"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:643 %period_samples_8_sample_V_addr_26 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_26"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:644 %period_samples_9_sample_V_addr_26 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_26"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:645 %period_samples_10_sample_V_addr_26 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_26"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:646 %period_samples_11_sample_V_addr_26 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_26"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:647 %period_samples_0_timestamp_V_addr_26 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:648 %period_samples_1_timestamp_V_addr_26 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:649 %period_samples_2_timestamp_V_addr_26 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:650 %period_samples_3_timestamp_V_addr_26 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:651 %period_samples_4_timestamp_V_addr_26 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:652 %period_samples_5_timestamp_V_addr_26 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:653 %period_samples_6_timestamp_V_addr_26 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:654 %period_samples_7_timestamp_V_addr_26 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:655 %period_samples_8_timestamp_V_addr_26 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:656 %period_samples_9_timestamp_V_addr_26 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:657 %period_samples_10_timestamp_V_addr_26 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:658 %period_samples_11_timestamp_V_addr_26 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:659 %period_samples_0_sample_V_addr_27 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_27"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:660 %period_samples_1_sample_V_addr_27 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_27"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:661 %period_samples_2_sample_V_addr_27 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_27"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:662 %period_samples_3_sample_V_addr_27 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_27"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:663 %period_samples_4_sample_V_addr_27 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_27"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:664 %period_samples_5_sample_V_addr_27 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_27"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:665 %period_samples_6_sample_V_addr_27 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_27"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:666 %period_samples_7_sample_V_addr_27 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_27"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:667 %period_samples_8_sample_V_addr_27 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_27"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:668 %period_samples_9_sample_V_addr_27 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_27"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:669 %period_samples_10_sample_V_addr_27 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_27"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:670 %period_samples_11_sample_V_addr_27 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_27"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:671 %period_samples_0_timestamp_V_addr_27 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:672 %period_samples_1_timestamp_V_addr_27 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:673 %period_samples_2_timestamp_V_addr_27 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:674 %period_samples_3_timestamp_V_addr_27 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:675 %period_samples_4_timestamp_V_addr_27 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:676 %period_samples_5_timestamp_V_addr_27 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:677 %period_samples_6_timestamp_V_addr_27 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:678 %period_samples_7_timestamp_V_addr_27 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:679 %period_samples_8_timestamp_V_addr_27 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:680 %period_samples_9_timestamp_V_addr_27 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:681 %period_samples_10_timestamp_V_addr_27 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:682 %period_samples_11_timestamp_V_addr_27 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:683 %period_samples_0_sample_V_addr_28 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_28"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:684 %period_samples_1_sample_V_addr_28 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_28"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:685 %period_samples_2_sample_V_addr_28 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_28"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:686 %period_samples_3_sample_V_addr_28 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_28"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:687 %period_samples_4_sample_V_addr_28 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_28"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:688 %period_samples_5_sample_V_addr_28 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_28"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:689 %period_samples_6_sample_V_addr_28 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_28"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:690 %period_samples_7_sample_V_addr_28 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_28"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:691 %period_samples_8_sample_V_addr_28 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_28"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:692 %period_samples_9_sample_V_addr_28 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_28"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:693 %period_samples_10_sample_V_addr_28 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_28"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:694 %period_samples_11_sample_V_addr_28 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_28"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:695 %period_samples_0_timestamp_V_addr_28 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:696 %period_samples_1_timestamp_V_addr_28 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:697 %period_samples_2_timestamp_V_addr_28 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:698 %period_samples_3_timestamp_V_addr_28 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:699 %period_samples_4_timestamp_V_addr_28 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:700 %period_samples_5_timestamp_V_addr_28 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:701 %period_samples_6_timestamp_V_addr_28 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:702 %period_samples_7_timestamp_V_addr_28 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:703 %period_samples_8_timestamp_V_addr_28 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:704 %period_samples_9_timestamp_V_addr_28 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:705 %period_samples_10_timestamp_V_addr_28 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:706 %period_samples_11_timestamp_V_addr_28 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:707 %period_samples_0_sample_V_addr_29 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_29"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:708 %period_samples_1_sample_V_addr_29 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_29"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:709 %period_samples_2_sample_V_addr_29 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_29"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:710 %period_samples_3_sample_V_addr_29 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_29"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:711 %period_samples_4_sample_V_addr_29 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_29"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:712 %period_samples_5_sample_V_addr_29 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_29"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:713 %period_samples_6_sample_V_addr_29 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_29"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:714 %period_samples_7_sample_V_addr_29 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_29"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:715 %period_samples_8_sample_V_addr_29 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_29"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:716 %period_samples_9_sample_V_addr_29 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_29"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:717 %period_samples_10_sample_V_addr_29 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_29"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:718 %period_samples_11_sample_V_addr_29 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_29"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:719 %period_samples_0_timestamp_V_addr_29 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:720 %period_samples_1_timestamp_V_addr_29 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:721 %period_samples_2_timestamp_V_addr_29 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:722 %period_samples_3_timestamp_V_addr_29 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:723 %period_samples_4_timestamp_V_addr_29 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:724 %period_samples_5_timestamp_V_addr_29 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:725 %period_samples_6_timestamp_V_addr_29 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:726 %period_samples_7_timestamp_V_addr_29 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:727 %period_samples_8_timestamp_V_addr_29 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:728 %period_samples_9_timestamp_V_addr_29 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:729 %period_samples_10_timestamp_V_addr_29 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:730 %period_samples_11_timestamp_V_addr_29 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:731 %period_samples_0_sample_V_addr_30 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_30"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:732 %period_samples_1_sample_V_addr_30 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_30"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:733 %period_samples_2_sample_V_addr_30 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_30"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:734 %period_samples_3_sample_V_addr_30 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_30"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:735 %period_samples_4_sample_V_addr_30 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_30"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:736 %period_samples_5_sample_V_addr_30 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_30"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:737 %period_samples_6_sample_V_addr_30 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_30"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:738 %period_samples_7_sample_V_addr_30 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_30"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:739 %period_samples_8_sample_V_addr_30 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_30"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:740 %period_samples_9_sample_V_addr_30 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_30"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:741 %period_samples_10_sample_V_addr_30 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_30"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:742 %period_samples_11_sample_V_addr_30 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_30"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:743 %period_samples_0_timestamp_V_addr_30 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:744 %period_samples_1_timestamp_V_addr_30 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:745 %period_samples_2_timestamp_V_addr_30 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:746 %period_samples_3_timestamp_V_addr_30 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:747 %period_samples_4_timestamp_V_addr_30 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:748 %period_samples_5_timestamp_V_addr_30 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:749 %period_samples_6_timestamp_V_addr_30 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:750 %period_samples_7_timestamp_V_addr_30 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:751 %period_samples_8_timestamp_V_addr_30 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:752 %period_samples_9_timestamp_V_addr_30 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:753 %period_samples_10_timestamp_V_addr_30 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:754 %period_samples_11_timestamp_V_addr_30 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:755 %period_samples_0_sample_V_addr_31 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_31"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:756 %period_samples_1_sample_V_addr_31 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_31"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:757 %period_samples_2_sample_V_addr_31 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_31"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:758 %period_samples_3_sample_V_addr_31 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_31"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:759 %period_samples_4_sample_V_addr_31 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_31"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:760 %period_samples_5_sample_V_addr_31 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_31"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:761 %period_samples_6_sample_V_addr_31 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_31"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:762 %period_samples_7_sample_V_addr_31 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_31"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:763 %period_samples_8_sample_V_addr_31 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_31"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:764 %period_samples_9_sample_V_addr_31 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_31"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:765 %period_samples_10_sample_V_addr_31 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_31"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:766 %period_samples_11_sample_V_addr_31 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_31"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:767 %period_samples_0_timestamp_V_addr_31 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:768 %period_samples_1_timestamp_V_addr_31 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:769 %period_samples_2_timestamp_V_addr_31 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:770 %period_samples_3_timestamp_V_addr_31 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:771 %period_samples_4_timestamp_V_addr_31 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:772 %period_samples_5_timestamp_V_addr_31 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:773 %period_samples_6_timestamp_V_addr_31 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:774 %period_samples_7_timestamp_V_addr_31 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:775 %period_samples_8_timestamp_V_addr_31 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:776 %period_samples_9_timestamp_V_addr_31 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:777 %period_samples_10_timestamp_V_addr_31 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:778 %period_samples_11_timestamp_V_addr_31 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:779 %period_samples_0_sample_V_addr_32 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_32"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:780 %period_samples_1_sample_V_addr_32 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_32"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:781 %period_samples_2_sample_V_addr_32 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_32"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:782 %period_samples_3_sample_V_addr_32 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_32"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:783 %period_samples_4_sample_V_addr_32 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_32"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:784 %period_samples_5_sample_V_addr_32 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_32"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:785 %period_samples_6_sample_V_addr_32 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_32"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:786 %period_samples_7_sample_V_addr_32 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_32"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:787 %period_samples_8_sample_V_addr_32 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_32"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:788 %period_samples_9_sample_V_addr_32 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_32"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:789 %period_samples_10_sample_V_addr_32 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_32"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:790 %period_samples_11_sample_V_addr_32 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_32"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:791 %period_samples_0_timestamp_V_addr_32 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:792 %period_samples_1_timestamp_V_addr_32 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:793 %period_samples_2_timestamp_V_addr_32 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:794 %period_samples_3_timestamp_V_addr_32 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:795 %period_samples_4_timestamp_V_addr_32 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:796 %period_samples_5_timestamp_V_addr_32 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:797 %period_samples_6_timestamp_V_addr_32 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:798 %period_samples_7_timestamp_V_addr_32 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:799 %period_samples_8_timestamp_V_addr_32 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:800 %period_samples_9_timestamp_V_addr_32 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:801 %period_samples_10_timestamp_V_addr_32 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:802 %period_samples_11_timestamp_V_addr_32 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:803 %sample_sample_V_addr_1 = getelementptr i12 %sample_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_1"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:804 %sample_sample_V_addr_2 = getelementptr i12 %sample_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_2"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:805 %sample_sample_V_addr_3 = getelementptr i12 %sample_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_3"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:806 %sample_sample_V_addr_4 = getelementptr i12 %sample_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_4"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:807 %sample_sample_V_addr_5 = getelementptr i12 %sample_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_5"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:808 %sample_sample_V_addr_6 = getelementptr i12 %sample_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_6"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:809 %sample_sample_V_addr_7 = getelementptr i12 %sample_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_7"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:810 %sample_sample_V_addr_8 = getelementptr i12 %sample_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_8"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:811 %sample_sample_V_addr_9 = getelementptr i12 %sample_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_9"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:812 %sample_sample_V_addr_10 = getelementptr i12 %sample_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_10"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:813 %sample_sample_V_addr_11 = getelementptr i12 %sample_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_11"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:814 %sample_sample_V_addr_12 = getelementptr i12 %sample_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_12"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:815 %sample_timestamp_V_addr_1 = getelementptr i20 %sample_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:816 %sample_timestamp_V_addr_2 = getelementptr i20 %sample_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:817 %sample_timestamp_V_addr_3 = getelementptr i20 %sample_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:818 %sample_timestamp_V_addr_4 = getelementptr i20 %sample_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:819 %sample_timestamp_V_addr_5 = getelementptr i20 %sample_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:820 %sample_timestamp_V_addr_6 = getelementptr i20 %sample_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:821 %sample_timestamp_V_addr_7 = getelementptr i20 %sample_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:822 %sample_timestamp_V_addr_8 = getelementptr i20 %sample_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:823 %sample_timestamp_V_addr_9 = getelementptr i20 %sample_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:824 %sample_timestamp_V_addr_10 = getelementptr i20 %sample_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:825 %sample_timestamp_V_addr_11 = getelementptr i20 %sample_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:826 %sample_timestamp_V_addr_12 = getelementptr i20 %sample_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="6" op_0_bw="6">
<![CDATA[
.lr.ph11:827 %sample_sliding_window_front_ptr_load = load i6 %sample_sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sample_sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="6">
<![CDATA[
.lr.ph11:828 %sext_ln26 = sext i6 %sample_sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="6" op_0_bw="6">
<![CDATA[
.lr.ph11:829 %buffer_idx_1 = load i6 %sample_sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="buffer_idx_1"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="5" op_0_bw="6">
<![CDATA[
.lr.ph11:830 %trunc_ln22 = trunc i6 %buffer_idx_1

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph11:831 %store_ln222 = store i32 0, i32 %idx

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph11:832 %br_ln222 = br void

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="862" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %n_samples_counter = phi i32 0, void %.lr.ph11, i32 %n_samples_counter_1, void %._crit_edge

]]></Node>
<StgValue><ssdm name="n_samples_counter"/></StgValue>
</operation>

<operation id="863" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %i_3 = phi i32 %sext_ln222, void %.lr.ph11, i32 %i_2, void %._crit_edge

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="864" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2 %idx_1 = load i32 %idx

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="865" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %i_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="866" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln222 = br i1 %tmp, void %.split4_ifconv, void %._crit_edge12.loopexit

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="867" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:1 %buffer_idx = sub i32 %sext_ln26, i32 %i_3

]]></Node>
<StgValue><ssdm name="buffer_idx"/></StgValue>
</operation>

<operation id="868" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="5" op_0_bw="32">
<![CDATA[
.split4_ifconv:2 %trunc_ln22_1 = trunc i32 %buffer_idx

]]></Node>
<StgValue><ssdm name="trunc_ln22_1"/></StgValue>
</operation>

<operation id="869" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:3 %icmp_ln24 = icmp_slt  i32 %buffer_idx, i32 4294967276

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="870" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4_ifconv:4 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %buffer_idx, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="871" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split4_ifconv:5 %add_ln30 = add i5 %trunc_ln22_1, i5 20

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="872" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split4_ifconv:6 %buffer_idx_2 = select i1 %tmp_1, i5 %add_ln30, i5 %trunc_ln22_1

]]></Node>
<StgValue><ssdm name="buffer_idx_2"/></StgValue>
</operation>

<operation id="873" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split4_ifconv:7 %buffer_idx_3 = select i1 %icmp_ln24, i5 %trunc_ln22, i5 %buffer_idx_2

]]></Node>
<StgValue><ssdm name="buffer_idx_3"/></StgValue>
</operation>

<operation id="874" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="5">
<![CDATA[
.split4_ifconv:8 %zext_ln34 = zext i5 %buffer_idx_3

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="875" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1452 %sample_sliding_window_buffer_samples_timestamp_V_1_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_11_addr"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1453 %sample_sliding_window_buffer_samples_timestamp_V_1_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_11_load"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1454 %sample_sliding_window_buffer_samples_timestamp_V_1_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_10_addr"/></StgValue>
</operation>

<operation id="878" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1455 %sample_sliding_window_buffer_samples_timestamp_V_1_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_10_load"/></StgValue>
</operation>

<operation id="879" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1456 %sample_sliding_window_buffer_samples_timestamp_V_1_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_9_addr"/></StgValue>
</operation>

<operation id="880" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1457 %sample_sliding_window_buffer_samples_timestamp_V_1_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_9_load"/></StgValue>
</operation>

<operation id="881" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1458 %sample_sliding_window_buffer_samples_timestamp_V_1_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_8_addr"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1459 %sample_sliding_window_buffer_samples_timestamp_V_1_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_8_load"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1460 %sample_sliding_window_buffer_samples_timestamp_V_1_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_7_addr"/></StgValue>
</operation>

<operation id="884" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1461 %sample_sliding_window_buffer_samples_timestamp_V_1_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_7_load"/></StgValue>
</operation>

<operation id="885" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1462 %sample_sliding_window_buffer_samples_timestamp_V_1_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_6_addr"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1463 %sample_sliding_window_buffer_samples_timestamp_V_1_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_6_load"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1464 %sample_sliding_window_buffer_samples_timestamp_V_1_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_5_addr"/></StgValue>
</operation>

<operation id="888" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1465 %sample_sliding_window_buffer_samples_timestamp_V_1_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_5_load"/></StgValue>
</operation>

<operation id="889" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1466 %sample_sliding_window_buffer_samples_timestamp_V_1_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_4_addr"/></StgValue>
</operation>

<operation id="890" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1467 %sample_sliding_window_buffer_samples_timestamp_V_1_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_4_load"/></StgValue>
</operation>

<operation id="891" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1468 %sample_sliding_window_buffer_samples_timestamp_V_1_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_3_addr"/></StgValue>
</operation>

<operation id="892" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1469 %sample_sliding_window_buffer_samples_timestamp_V_1_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_3_load"/></StgValue>
</operation>

<operation id="893" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1470 %sample_sliding_window_buffer_samples_timestamp_V_1_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_2_addr"/></StgValue>
</operation>

<operation id="894" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1471 %sample_sliding_window_buffer_samples_timestamp_V_1_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_2_load"/></StgValue>
</operation>

<operation id="895" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1472 %sample_sliding_window_buffer_samples_timestamp_V_1_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_1_addr"/></StgValue>
</operation>

<operation id="896" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1473 %sample_sliding_window_buffer_samples_timestamp_V_1_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_1_load"/></StgValue>
</operation>

<operation id="897" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1474 %sample_sliding_window_buffer_samples_timestamp_V_1_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_0_addr"/></StgValue>
</operation>

<operation id="898" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1475 %sample_sliding_window_buffer_samples_timestamp_V_1_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_0_load"/></StgValue>
</operation>

<operation id="899" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1476 %sample_sliding_window_buffer_samples_sample_V_1_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_11_addr"/></StgValue>
</operation>

<operation id="900" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1477 %sample_sliding_window_buffer_samples_sample_V_1_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_11_load"/></StgValue>
</operation>

<operation id="901" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1478 %sample_sliding_window_buffer_samples_sample_V_1_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_10_addr"/></StgValue>
</operation>

<operation id="902" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1479 %sample_sliding_window_buffer_samples_sample_V_1_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_10_load"/></StgValue>
</operation>

<operation id="903" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1480 %sample_sliding_window_buffer_samples_sample_V_1_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_9_addr"/></StgValue>
</operation>

<operation id="904" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1481 %sample_sliding_window_buffer_samples_sample_V_1_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_9_load"/></StgValue>
</operation>

<operation id="905" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1482 %sample_sliding_window_buffer_samples_sample_V_1_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_8_addr"/></StgValue>
</operation>

<operation id="906" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1483 %sample_sliding_window_buffer_samples_sample_V_1_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_8_load"/></StgValue>
</operation>

<operation id="907" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1484 %sample_sliding_window_buffer_samples_sample_V_1_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_7_addr"/></StgValue>
</operation>

<operation id="908" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1485 %sample_sliding_window_buffer_samples_sample_V_1_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_7_load"/></StgValue>
</operation>

<operation id="909" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1486 %sample_sliding_window_buffer_samples_sample_V_1_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_6_addr"/></StgValue>
</operation>

<operation id="910" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1487 %sample_sliding_window_buffer_samples_sample_V_1_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_6_load"/></StgValue>
</operation>

<operation id="911" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1488 %sample_sliding_window_buffer_samples_sample_V_1_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_5_addr"/></StgValue>
</operation>

<operation id="912" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1489 %sample_sliding_window_buffer_samples_sample_V_1_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_5_load"/></StgValue>
</operation>

<operation id="913" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1490 %sample_sliding_window_buffer_samples_sample_V_1_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_4_addr"/></StgValue>
</operation>

<operation id="914" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1491 %sample_sliding_window_buffer_samples_sample_V_1_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_4_load"/></StgValue>
</operation>

<operation id="915" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1492 %sample_sliding_window_buffer_samples_sample_V_1_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_3_addr"/></StgValue>
</operation>

<operation id="916" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1493 %sample_sliding_window_buffer_samples_sample_V_1_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_3_load"/></StgValue>
</operation>

<operation id="917" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1494 %sample_sliding_window_buffer_samples_sample_V_1_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_2_addr"/></StgValue>
</operation>

<operation id="918" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1495 %sample_sliding_window_buffer_samples_sample_V_1_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_2_load"/></StgValue>
</operation>

<operation id="919" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1496 %sample_sliding_window_buffer_samples_sample_V_1_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_1_addr"/></StgValue>
</operation>

<operation id="920" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1497 %sample_sliding_window_buffer_samples_sample_V_1_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_1_load"/></StgValue>
</operation>

<operation id="921" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1498 %sample_sliding_window_buffer_samples_sample_V_1_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_0_addr"/></StgValue>
</operation>

<operation id="922" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1499 %sample_sliding_window_buffer_samples_sample_V_1_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_0_load"/></StgValue>
</operation>

<operation id="923" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1500 %sample_sliding_window_buffer_samples_timestamp_V_0_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_11_addr"/></StgValue>
</operation>

<operation id="924" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1501 %sample_sliding_window_buffer_samples_timestamp_V_0_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_11_load"/></StgValue>
</operation>

<operation id="925" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1502 %sample_sliding_window_buffer_samples_timestamp_V_0_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_10_addr"/></StgValue>
</operation>

<operation id="926" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1503 %sample_sliding_window_buffer_samples_timestamp_V_0_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_10_load"/></StgValue>
</operation>

<operation id="927" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1504 %sample_sliding_window_buffer_samples_timestamp_V_0_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_9_addr"/></StgValue>
</operation>

<operation id="928" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1505 %sample_sliding_window_buffer_samples_timestamp_V_0_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_9_load"/></StgValue>
</operation>

<operation id="929" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1506 %sample_sliding_window_buffer_samples_timestamp_V_0_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_8_addr"/></StgValue>
</operation>

<operation id="930" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1507 %sample_sliding_window_buffer_samples_timestamp_V_0_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_8_load"/></StgValue>
</operation>

<operation id="931" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1508 %sample_sliding_window_buffer_samples_timestamp_V_0_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_7_addr"/></StgValue>
</operation>

<operation id="932" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1509 %sample_sliding_window_buffer_samples_timestamp_V_0_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_7_load"/></StgValue>
</operation>

<operation id="933" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1510 %sample_sliding_window_buffer_samples_timestamp_V_0_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_6_addr"/></StgValue>
</operation>

<operation id="934" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1511 %sample_sliding_window_buffer_samples_timestamp_V_0_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_6_load"/></StgValue>
</operation>

<operation id="935" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1512 %sample_sliding_window_buffer_samples_timestamp_V_0_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_5_addr"/></StgValue>
</operation>

<operation id="936" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1513 %sample_sliding_window_buffer_samples_timestamp_V_0_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_5_load"/></StgValue>
</operation>

<operation id="937" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1514 %sample_sliding_window_buffer_samples_timestamp_V_0_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_4_addr"/></StgValue>
</operation>

<operation id="938" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1515 %sample_sliding_window_buffer_samples_timestamp_V_0_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_4_load"/></StgValue>
</operation>

<operation id="939" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1516 %sample_sliding_window_buffer_samples_timestamp_V_0_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_3_addr"/></StgValue>
</operation>

<operation id="940" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1517 %sample_sliding_window_buffer_samples_timestamp_V_0_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_3_load"/></StgValue>
</operation>

<operation id="941" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1518 %sample_sliding_window_buffer_samples_timestamp_V_0_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_2_addr"/></StgValue>
</operation>

<operation id="942" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1519 %sample_sliding_window_buffer_samples_timestamp_V_0_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_2_load"/></StgValue>
</operation>

<operation id="943" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1520 %sample_sliding_window_buffer_samples_timestamp_V_0_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_1_addr"/></StgValue>
</operation>

<operation id="944" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1521 %sample_sliding_window_buffer_samples_timestamp_V_0_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_1_load"/></StgValue>
</operation>

<operation id="945" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1522 %sample_sliding_window_buffer_samples_timestamp_V_0_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_0_addr"/></StgValue>
</operation>

<operation id="946" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1523 %sample_sliding_window_buffer_samples_timestamp_V_0_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_0_load"/></StgValue>
</operation>

<operation id="947" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1524 %sample_sliding_window_buffer_samples_sample_V_0_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_11_addr"/></StgValue>
</operation>

<operation id="948" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1525 %sample_sliding_window_buffer_samples_sample_V_0_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_11_load"/></StgValue>
</operation>

<operation id="949" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1526 %sample_sliding_window_buffer_samples_sample_V_0_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_10_addr"/></StgValue>
</operation>

<operation id="950" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1527 %sample_sliding_window_buffer_samples_sample_V_0_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_10_load"/></StgValue>
</operation>

<operation id="951" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1528 %sample_sliding_window_buffer_samples_sample_V_0_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_9_addr"/></StgValue>
</operation>

<operation id="952" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1529 %sample_sliding_window_buffer_samples_sample_V_0_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_9_load"/></StgValue>
</operation>

<operation id="953" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1530 %sample_sliding_window_buffer_samples_sample_V_0_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_8_addr"/></StgValue>
</operation>

<operation id="954" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1531 %sample_sliding_window_buffer_samples_sample_V_0_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_8_load"/></StgValue>
</operation>

<operation id="955" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1532 %sample_sliding_window_buffer_samples_sample_V_0_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_7_addr"/></StgValue>
</operation>

<operation id="956" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1533 %sample_sliding_window_buffer_samples_sample_V_0_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_7_load"/></StgValue>
</operation>

<operation id="957" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1534 %sample_sliding_window_buffer_samples_sample_V_0_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_6_addr"/></StgValue>
</operation>

<operation id="958" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1535 %sample_sliding_window_buffer_samples_sample_V_0_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_6_load"/></StgValue>
</operation>

<operation id="959" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1536 %sample_sliding_window_buffer_samples_sample_V_0_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_5_addr"/></StgValue>
</operation>

<operation id="960" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1537 %sample_sliding_window_buffer_samples_sample_V_0_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_5_load"/></StgValue>
</operation>

<operation id="961" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1538 %sample_sliding_window_buffer_samples_sample_V_0_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_4_addr"/></StgValue>
</operation>

<operation id="962" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1539 %sample_sliding_window_buffer_samples_sample_V_0_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_4_load"/></StgValue>
</operation>

<operation id="963" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1540 %sample_sliding_window_buffer_samples_sample_V_0_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_3_addr"/></StgValue>
</operation>

<operation id="964" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1541 %sample_sliding_window_buffer_samples_sample_V_0_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_3_load"/></StgValue>
</operation>

<operation id="965" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1542 %sample_sliding_window_buffer_samples_sample_V_0_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_2_addr"/></StgValue>
</operation>

<operation id="966" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1543 %sample_sliding_window_buffer_samples_sample_V_0_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_2_load"/></StgValue>
</operation>

<operation id="967" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1544 %sample_sliding_window_buffer_samples_sample_V_0_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_1_addr"/></StgValue>
</operation>

<operation id="968" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1545 %sample_sliding_window_buffer_samples_sample_V_0_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_1_load"/></StgValue>
</operation>

<operation id="969" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1546 %sample_sliding_window_buffer_samples_sample_V_0_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_0_addr"/></StgValue>
</operation>

<operation id="970" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1547 %sample_sliding_window_buffer_samples_sample_V_0_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_0_load"/></StgValue>
</operation>

<operation id="971" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge12.loopexit:0 %ret_ln253 = ret i32 %n_samples_counter

]]></Node>
<StgValue><ssdm name="ret_ln253"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="972" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1356 %sample_sliding_window_buffer_samples_timestamp_V_3_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_11_addr"/></StgValue>
</operation>

<operation id="973" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1357 %sample_sliding_window_buffer_samples_timestamp_V_3_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_11_load"/></StgValue>
</operation>

<operation id="974" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1358 %sample_sliding_window_buffer_samples_timestamp_V_3_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_10_addr"/></StgValue>
</operation>

<operation id="975" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1359 %sample_sliding_window_buffer_samples_timestamp_V_3_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_10_load"/></StgValue>
</operation>

<operation id="976" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1360 %sample_sliding_window_buffer_samples_timestamp_V_3_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_9_addr"/></StgValue>
</operation>

<operation id="977" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1361 %sample_sliding_window_buffer_samples_timestamp_V_3_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_9_load"/></StgValue>
</operation>

<operation id="978" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1362 %sample_sliding_window_buffer_samples_timestamp_V_3_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_8_addr"/></StgValue>
</operation>

<operation id="979" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1363 %sample_sliding_window_buffer_samples_timestamp_V_3_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_8_load"/></StgValue>
</operation>

<operation id="980" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1364 %sample_sliding_window_buffer_samples_timestamp_V_3_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_7_addr"/></StgValue>
</operation>

<operation id="981" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1365 %sample_sliding_window_buffer_samples_timestamp_V_3_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_7_load"/></StgValue>
</operation>

<operation id="982" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1366 %sample_sliding_window_buffer_samples_timestamp_V_3_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_6_addr"/></StgValue>
</operation>

<operation id="983" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1367 %sample_sliding_window_buffer_samples_timestamp_V_3_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_6_load"/></StgValue>
</operation>

<operation id="984" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1368 %sample_sliding_window_buffer_samples_timestamp_V_3_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_5_addr"/></StgValue>
</operation>

<operation id="985" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1369 %sample_sliding_window_buffer_samples_timestamp_V_3_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_5_load"/></StgValue>
</operation>

<operation id="986" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1370 %sample_sliding_window_buffer_samples_timestamp_V_3_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_4_addr"/></StgValue>
</operation>

<operation id="987" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1371 %sample_sliding_window_buffer_samples_timestamp_V_3_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_4_load"/></StgValue>
</operation>

<operation id="988" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1372 %sample_sliding_window_buffer_samples_timestamp_V_3_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_3_addr"/></StgValue>
</operation>

<operation id="989" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1373 %sample_sliding_window_buffer_samples_timestamp_V_3_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_3_load"/></StgValue>
</operation>

<operation id="990" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1374 %sample_sliding_window_buffer_samples_timestamp_V_3_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_2_addr"/></StgValue>
</operation>

<operation id="991" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1375 %sample_sliding_window_buffer_samples_timestamp_V_3_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_2_load"/></StgValue>
</operation>

<operation id="992" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1376 %sample_sliding_window_buffer_samples_timestamp_V_3_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_1_addr"/></StgValue>
</operation>

<operation id="993" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1377 %sample_sliding_window_buffer_samples_timestamp_V_3_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_1_load"/></StgValue>
</operation>

<operation id="994" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1378 %sample_sliding_window_buffer_samples_timestamp_V_3_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_0_addr"/></StgValue>
</operation>

<operation id="995" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1379 %sample_sliding_window_buffer_samples_timestamp_V_3_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_0_load"/></StgValue>
</operation>

<operation id="996" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1380 %sample_sliding_window_buffer_samples_sample_V_3_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_11_addr"/></StgValue>
</operation>

<operation id="997" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1381 %sample_sliding_window_buffer_samples_sample_V_3_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_11_load"/></StgValue>
</operation>

<operation id="998" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1382 %sample_sliding_window_buffer_samples_sample_V_3_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_10_addr"/></StgValue>
</operation>

<operation id="999" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1383 %sample_sliding_window_buffer_samples_sample_V_3_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_10_load"/></StgValue>
</operation>

<operation id="1000" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1384 %sample_sliding_window_buffer_samples_sample_V_3_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_9_addr"/></StgValue>
</operation>

<operation id="1001" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1385 %sample_sliding_window_buffer_samples_sample_V_3_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_9_load"/></StgValue>
</operation>

<operation id="1002" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1386 %sample_sliding_window_buffer_samples_sample_V_3_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_8_addr"/></StgValue>
</operation>

<operation id="1003" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1387 %sample_sliding_window_buffer_samples_sample_V_3_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_8_load"/></StgValue>
</operation>

<operation id="1004" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1388 %sample_sliding_window_buffer_samples_sample_V_3_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_7_addr"/></StgValue>
</operation>

<operation id="1005" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1389 %sample_sliding_window_buffer_samples_sample_V_3_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_7_load"/></StgValue>
</operation>

<operation id="1006" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1390 %sample_sliding_window_buffer_samples_sample_V_3_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_6_addr"/></StgValue>
</operation>

<operation id="1007" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1391 %sample_sliding_window_buffer_samples_sample_V_3_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_6_load"/></StgValue>
</operation>

<operation id="1008" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1392 %sample_sliding_window_buffer_samples_sample_V_3_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_5_addr"/></StgValue>
</operation>

<operation id="1009" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1393 %sample_sliding_window_buffer_samples_sample_V_3_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_5_load"/></StgValue>
</operation>

<operation id="1010" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1394 %sample_sliding_window_buffer_samples_sample_V_3_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_4_addr"/></StgValue>
</operation>

<operation id="1011" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1395 %sample_sliding_window_buffer_samples_sample_V_3_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_4_load"/></StgValue>
</operation>

<operation id="1012" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1396 %sample_sliding_window_buffer_samples_sample_V_3_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_3_addr"/></StgValue>
</operation>

<operation id="1013" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1397 %sample_sliding_window_buffer_samples_sample_V_3_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_3_load"/></StgValue>
</operation>

<operation id="1014" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1398 %sample_sliding_window_buffer_samples_sample_V_3_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_2_addr"/></StgValue>
</operation>

<operation id="1015" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1399 %sample_sliding_window_buffer_samples_sample_V_3_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_2_load"/></StgValue>
</operation>

<operation id="1016" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1400 %sample_sliding_window_buffer_samples_sample_V_3_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_1_addr"/></StgValue>
</operation>

<operation id="1017" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1401 %sample_sliding_window_buffer_samples_sample_V_3_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_1_load"/></StgValue>
</operation>

<operation id="1018" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1402 %sample_sliding_window_buffer_samples_sample_V_3_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_0_addr"/></StgValue>
</operation>

<operation id="1019" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1403 %sample_sliding_window_buffer_samples_sample_V_3_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_0_load"/></StgValue>
</operation>

<operation id="1020" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1404 %sample_sliding_window_buffer_samples_timestamp_V_2_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_11_addr"/></StgValue>
</operation>

<operation id="1021" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1405 %sample_sliding_window_buffer_samples_timestamp_V_2_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_11_load"/></StgValue>
</operation>

<operation id="1022" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1406 %sample_sliding_window_buffer_samples_timestamp_V_2_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_10_addr"/></StgValue>
</operation>

<operation id="1023" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1407 %sample_sliding_window_buffer_samples_timestamp_V_2_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_10_load"/></StgValue>
</operation>

<operation id="1024" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1408 %sample_sliding_window_buffer_samples_timestamp_V_2_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_9_addr"/></StgValue>
</operation>

<operation id="1025" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1409 %sample_sliding_window_buffer_samples_timestamp_V_2_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_9_load"/></StgValue>
</operation>

<operation id="1026" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1410 %sample_sliding_window_buffer_samples_timestamp_V_2_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_8_addr"/></StgValue>
</operation>

<operation id="1027" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1411 %sample_sliding_window_buffer_samples_timestamp_V_2_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_8_load"/></StgValue>
</operation>

<operation id="1028" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1412 %sample_sliding_window_buffer_samples_timestamp_V_2_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_7_addr"/></StgValue>
</operation>

<operation id="1029" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1413 %sample_sliding_window_buffer_samples_timestamp_V_2_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_7_load"/></StgValue>
</operation>

<operation id="1030" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1414 %sample_sliding_window_buffer_samples_timestamp_V_2_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_6_addr"/></StgValue>
</operation>

<operation id="1031" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1415 %sample_sliding_window_buffer_samples_timestamp_V_2_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_6_load"/></StgValue>
</operation>

<operation id="1032" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1416 %sample_sliding_window_buffer_samples_timestamp_V_2_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_5_addr"/></StgValue>
</operation>

<operation id="1033" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1417 %sample_sliding_window_buffer_samples_timestamp_V_2_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_5_load"/></StgValue>
</operation>

<operation id="1034" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1418 %sample_sliding_window_buffer_samples_timestamp_V_2_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_4_addr"/></StgValue>
</operation>

<operation id="1035" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1419 %sample_sliding_window_buffer_samples_timestamp_V_2_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_4_load"/></StgValue>
</operation>

<operation id="1036" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1420 %sample_sliding_window_buffer_samples_timestamp_V_2_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_3_addr"/></StgValue>
</operation>

<operation id="1037" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1421 %sample_sliding_window_buffer_samples_timestamp_V_2_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_3_load"/></StgValue>
</operation>

<operation id="1038" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1422 %sample_sliding_window_buffer_samples_timestamp_V_2_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_2_addr"/></StgValue>
</operation>

<operation id="1039" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1423 %sample_sliding_window_buffer_samples_timestamp_V_2_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_2_load"/></StgValue>
</operation>

<operation id="1040" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1424 %sample_sliding_window_buffer_samples_timestamp_V_2_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_1_addr"/></StgValue>
</operation>

<operation id="1041" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1425 %sample_sliding_window_buffer_samples_timestamp_V_2_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_1_load"/></StgValue>
</operation>

<operation id="1042" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1426 %sample_sliding_window_buffer_samples_timestamp_V_2_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_0_addr"/></StgValue>
</operation>

<operation id="1043" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1427 %sample_sliding_window_buffer_samples_timestamp_V_2_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_0_load"/></StgValue>
</operation>

<operation id="1044" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1428 %sample_sliding_window_buffer_samples_sample_V_2_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_11_addr"/></StgValue>
</operation>

<operation id="1045" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1429 %sample_sliding_window_buffer_samples_sample_V_2_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_11_load"/></StgValue>
</operation>

<operation id="1046" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1430 %sample_sliding_window_buffer_samples_sample_V_2_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_10_addr"/></StgValue>
</operation>

<operation id="1047" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1431 %sample_sliding_window_buffer_samples_sample_V_2_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_10_load"/></StgValue>
</operation>

<operation id="1048" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1432 %sample_sliding_window_buffer_samples_sample_V_2_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_9_addr"/></StgValue>
</operation>

<operation id="1049" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1433 %sample_sliding_window_buffer_samples_sample_V_2_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_9_load"/></StgValue>
</operation>

<operation id="1050" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1434 %sample_sliding_window_buffer_samples_sample_V_2_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_8_addr"/></StgValue>
</operation>

<operation id="1051" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1435 %sample_sliding_window_buffer_samples_sample_V_2_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_8_load"/></StgValue>
</operation>

<operation id="1052" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1436 %sample_sliding_window_buffer_samples_sample_V_2_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_7_addr"/></StgValue>
</operation>

<operation id="1053" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1437 %sample_sliding_window_buffer_samples_sample_V_2_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_7_load"/></StgValue>
</operation>

<operation id="1054" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1438 %sample_sliding_window_buffer_samples_sample_V_2_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_6_addr"/></StgValue>
</operation>

<operation id="1055" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1439 %sample_sliding_window_buffer_samples_sample_V_2_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_6_load"/></StgValue>
</operation>

<operation id="1056" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1440 %sample_sliding_window_buffer_samples_sample_V_2_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_5_addr"/></StgValue>
</operation>

<operation id="1057" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1441 %sample_sliding_window_buffer_samples_sample_V_2_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_5_load"/></StgValue>
</operation>

<operation id="1058" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1442 %sample_sliding_window_buffer_samples_sample_V_2_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_4_addr"/></StgValue>
</operation>

<operation id="1059" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1443 %sample_sliding_window_buffer_samples_sample_V_2_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_4_load"/></StgValue>
</operation>

<operation id="1060" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1444 %sample_sliding_window_buffer_samples_sample_V_2_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_3_addr"/></StgValue>
</operation>

<operation id="1061" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1445 %sample_sliding_window_buffer_samples_sample_V_2_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_3_load"/></StgValue>
</operation>

<operation id="1062" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1446 %sample_sliding_window_buffer_samples_sample_V_2_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_2_addr"/></StgValue>
</operation>

<operation id="1063" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1447 %sample_sliding_window_buffer_samples_sample_V_2_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_2_load"/></StgValue>
</operation>

<operation id="1064" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1448 %sample_sliding_window_buffer_samples_sample_V_2_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_1_addr"/></StgValue>
</operation>

<operation id="1065" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1449 %sample_sliding_window_buffer_samples_sample_V_2_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_1_load"/></StgValue>
</operation>

<operation id="1066" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1450 %sample_sliding_window_buffer_samples_sample_V_2_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_0_addr"/></StgValue>
</operation>

<operation id="1067" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1451 %sample_sliding_window_buffer_samples_sample_V_2_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_0_load"/></StgValue>
</operation>

<operation id="1068" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1453 %sample_sliding_window_buffer_samples_timestamp_V_1_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_11_load"/></StgValue>
</operation>

<operation id="1069" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1455 %sample_sliding_window_buffer_samples_timestamp_V_1_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_10_load"/></StgValue>
</operation>

<operation id="1070" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1457 %sample_sliding_window_buffer_samples_timestamp_V_1_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_9_load"/></StgValue>
</operation>

<operation id="1071" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1459 %sample_sliding_window_buffer_samples_timestamp_V_1_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_8_load"/></StgValue>
</operation>

<operation id="1072" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1461 %sample_sliding_window_buffer_samples_timestamp_V_1_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_7_load"/></StgValue>
</operation>

<operation id="1073" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1463 %sample_sliding_window_buffer_samples_timestamp_V_1_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_6_load"/></StgValue>
</operation>

<operation id="1074" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1465 %sample_sliding_window_buffer_samples_timestamp_V_1_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_5_load"/></StgValue>
</operation>

<operation id="1075" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1467 %sample_sliding_window_buffer_samples_timestamp_V_1_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_4_load"/></StgValue>
</operation>

<operation id="1076" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1469 %sample_sliding_window_buffer_samples_timestamp_V_1_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_3_load"/></StgValue>
</operation>

<operation id="1077" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1471 %sample_sliding_window_buffer_samples_timestamp_V_1_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_2_load"/></StgValue>
</operation>

<operation id="1078" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1473 %sample_sliding_window_buffer_samples_timestamp_V_1_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_1_load"/></StgValue>
</operation>

<operation id="1079" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1475 %sample_sliding_window_buffer_samples_timestamp_V_1_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_0_load"/></StgValue>
</operation>

<operation id="1080" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1477 %sample_sliding_window_buffer_samples_sample_V_1_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_11_load"/></StgValue>
</operation>

<operation id="1081" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1479 %sample_sliding_window_buffer_samples_sample_V_1_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_10_load"/></StgValue>
</operation>

<operation id="1082" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1481 %sample_sliding_window_buffer_samples_sample_V_1_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_9_load"/></StgValue>
</operation>

<operation id="1083" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1483 %sample_sliding_window_buffer_samples_sample_V_1_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_8_load"/></StgValue>
</operation>

<operation id="1084" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1485 %sample_sliding_window_buffer_samples_sample_V_1_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_7_load"/></StgValue>
</operation>

<operation id="1085" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1487 %sample_sliding_window_buffer_samples_sample_V_1_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_6_load"/></StgValue>
</operation>

<operation id="1086" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1489 %sample_sliding_window_buffer_samples_sample_V_1_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_5_load"/></StgValue>
</operation>

<operation id="1087" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1491 %sample_sliding_window_buffer_samples_sample_V_1_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_4_load"/></StgValue>
</operation>

<operation id="1088" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1493 %sample_sliding_window_buffer_samples_sample_V_1_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_3_load"/></StgValue>
</operation>

<operation id="1089" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1495 %sample_sliding_window_buffer_samples_sample_V_1_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_2_load"/></StgValue>
</operation>

<operation id="1090" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1497 %sample_sliding_window_buffer_samples_sample_V_1_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_1_load"/></StgValue>
</operation>

<operation id="1091" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1499 %sample_sliding_window_buffer_samples_sample_V_1_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_0_load"/></StgValue>
</operation>

<operation id="1092" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1501 %sample_sliding_window_buffer_samples_timestamp_V_0_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_11_load"/></StgValue>
</operation>

<operation id="1093" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1503 %sample_sliding_window_buffer_samples_timestamp_V_0_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_10_load"/></StgValue>
</operation>

<operation id="1094" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1505 %sample_sliding_window_buffer_samples_timestamp_V_0_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_9_load"/></StgValue>
</operation>

<operation id="1095" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1507 %sample_sliding_window_buffer_samples_timestamp_V_0_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_8_load"/></StgValue>
</operation>

<operation id="1096" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1509 %sample_sliding_window_buffer_samples_timestamp_V_0_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_7_load"/></StgValue>
</operation>

<operation id="1097" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1511 %sample_sliding_window_buffer_samples_timestamp_V_0_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_6_load"/></StgValue>
</operation>

<operation id="1098" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1513 %sample_sliding_window_buffer_samples_timestamp_V_0_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_5_load"/></StgValue>
</operation>

<operation id="1099" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1515 %sample_sliding_window_buffer_samples_timestamp_V_0_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_4_load"/></StgValue>
</operation>

<operation id="1100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1517 %sample_sliding_window_buffer_samples_timestamp_V_0_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_3_load"/></StgValue>
</operation>

<operation id="1101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1519 %sample_sliding_window_buffer_samples_timestamp_V_0_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_2_load"/></StgValue>
</operation>

<operation id="1102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1521 %sample_sliding_window_buffer_samples_timestamp_V_0_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_1_load"/></StgValue>
</operation>

<operation id="1103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1523 %sample_sliding_window_buffer_samples_timestamp_V_0_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_0_load"/></StgValue>
</operation>

<operation id="1104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1525 %sample_sliding_window_buffer_samples_sample_V_0_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_11_load"/></StgValue>
</operation>

<operation id="1105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1527 %sample_sliding_window_buffer_samples_sample_V_0_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_10_load"/></StgValue>
</operation>

<operation id="1106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1529 %sample_sliding_window_buffer_samples_sample_V_0_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_9_load"/></StgValue>
</operation>

<operation id="1107" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1531 %sample_sliding_window_buffer_samples_sample_V_0_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_8_load"/></StgValue>
</operation>

<operation id="1108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1533 %sample_sliding_window_buffer_samples_sample_V_0_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_7_load"/></StgValue>
</operation>

<operation id="1109" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1535 %sample_sliding_window_buffer_samples_sample_V_0_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_6_load"/></StgValue>
</operation>

<operation id="1110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1537 %sample_sliding_window_buffer_samples_sample_V_0_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_5_load"/></StgValue>
</operation>

<operation id="1111" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1539 %sample_sliding_window_buffer_samples_sample_V_0_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_4_load"/></StgValue>
</operation>

<operation id="1112" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1541 %sample_sliding_window_buffer_samples_sample_V_0_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_3_load"/></StgValue>
</operation>

<operation id="1113" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1543 %sample_sliding_window_buffer_samples_sample_V_0_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_2_load"/></StgValue>
</operation>

<operation id="1114" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1545 %sample_sliding_window_buffer_samples_sample_V_0_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_1_load"/></StgValue>
</operation>

<operation id="1115" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1547 %sample_sliding_window_buffer_samples_sample_V_0_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_0_load"/></StgValue>
</operation>

<operation id="1116" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1548 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_0_load, i5 %period_samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1117" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1549 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_1_load, i5 %period_samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1118" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1550 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_2_load, i5 %period_samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1119" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1551 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_3_load, i5 %period_samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1120" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1552 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_4_load, i5 %period_samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1121" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1553 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_5_load, i5 %period_samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1122" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1554 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_6_load, i5 %period_samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1123" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1555 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_7_load, i5 %period_samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1124" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1556 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_8_load, i5 %period_samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1125" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1557 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_9_load, i5 %period_samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1126" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1558 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_10_load, i5 %period_samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1127" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1559 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_11_load, i5 %period_samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1128" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1560 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_0_load, i5 %period_samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1129" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1561 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_1_load, i5 %period_samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1130" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1562 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_2_load, i5 %period_samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1131" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1563 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_3_load, i5 %period_samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1132" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1564 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_4_load, i5 %period_samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1133" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1565 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_5_load, i5 %period_samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1134" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1566 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_6_load, i5 %period_samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1135" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1567 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_7_load, i5 %period_samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1136" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1568 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_8_load, i5 %period_samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1137" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1569 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_9_load, i5 %period_samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1138" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1570 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_10_load, i5 %period_samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1139" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1571 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_11_load, i5 %period_samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1140" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1572 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_0_load, i5 %period_samples_0_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1141" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1573 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_1_load, i5 %period_samples_1_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1142" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1574 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_2_load, i5 %period_samples_2_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1143" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1575 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_3_load, i5 %period_samples_3_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1144" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1576 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_4_load, i5 %period_samples_4_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1145" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1577 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_5_load, i5 %period_samples_5_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1146" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1578 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_6_load, i5 %period_samples_6_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1147" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1579 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_7_load, i5 %period_samples_7_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1148" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1580 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_8_load, i5 %period_samples_8_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1149" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1581 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_9_load, i5 %period_samples_9_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1150" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1582 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_10_load, i5 %period_samples_10_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1151" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1583 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_11_load, i5 %period_samples_11_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1152" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1584 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_0_load, i5 %period_samples_0_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1153" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1585 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_1_load, i5 %period_samples_1_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1154" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1586 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_2_load, i5 %period_samples_2_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1155" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1587 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_3_load, i5 %period_samples_3_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1156" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1588 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_4_load, i5 %period_samples_4_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1157" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1589 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_5_load, i5 %period_samples_5_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1158" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1590 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_6_load, i5 %period_samples_6_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1159" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1591 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_7_load, i5 %period_samples_7_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1160" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1592 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_8_load, i5 %period_samples_8_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1161" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1593 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_9_load, i5 %period_samples_9_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1162" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1594 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_10_load, i5 %period_samples_10_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1163" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1595 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_11_load, i5 %period_samples_11_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1260 %sample_sliding_window_buffer_samples_timestamp_V_5_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_11_addr"/></StgValue>
</operation>

<operation id="1165" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1261 %sample_sliding_window_buffer_samples_timestamp_V_5_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_11_load"/></StgValue>
</operation>

<operation id="1166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1262 %sample_sliding_window_buffer_samples_timestamp_V_5_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_10_addr"/></StgValue>
</operation>

<operation id="1167" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1263 %sample_sliding_window_buffer_samples_timestamp_V_5_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_10_load"/></StgValue>
</operation>

<operation id="1168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1264 %sample_sliding_window_buffer_samples_timestamp_V_5_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_9_addr"/></StgValue>
</operation>

<operation id="1169" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1265 %sample_sliding_window_buffer_samples_timestamp_V_5_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_9_load"/></StgValue>
</operation>

<operation id="1170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1266 %sample_sliding_window_buffer_samples_timestamp_V_5_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_8_addr"/></StgValue>
</operation>

<operation id="1171" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1267 %sample_sliding_window_buffer_samples_timestamp_V_5_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_8_load"/></StgValue>
</operation>

<operation id="1172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1268 %sample_sliding_window_buffer_samples_timestamp_V_5_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_7_addr"/></StgValue>
</operation>

<operation id="1173" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1269 %sample_sliding_window_buffer_samples_timestamp_V_5_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_7_load"/></StgValue>
</operation>

<operation id="1174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1270 %sample_sliding_window_buffer_samples_timestamp_V_5_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_6_addr"/></StgValue>
</operation>

<operation id="1175" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1271 %sample_sliding_window_buffer_samples_timestamp_V_5_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_6_load"/></StgValue>
</operation>

<operation id="1176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1272 %sample_sliding_window_buffer_samples_timestamp_V_5_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_5_addr"/></StgValue>
</operation>

<operation id="1177" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1273 %sample_sliding_window_buffer_samples_timestamp_V_5_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_5_load"/></StgValue>
</operation>

<operation id="1178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1274 %sample_sliding_window_buffer_samples_timestamp_V_5_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_4_addr"/></StgValue>
</operation>

<operation id="1179" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1275 %sample_sliding_window_buffer_samples_timestamp_V_5_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_4_load"/></StgValue>
</operation>

<operation id="1180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1276 %sample_sliding_window_buffer_samples_timestamp_V_5_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_3_addr"/></StgValue>
</operation>

<operation id="1181" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1277 %sample_sliding_window_buffer_samples_timestamp_V_5_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_3_load"/></StgValue>
</operation>

<operation id="1182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1278 %sample_sliding_window_buffer_samples_timestamp_V_5_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_2_addr"/></StgValue>
</operation>

<operation id="1183" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1279 %sample_sliding_window_buffer_samples_timestamp_V_5_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_2_load"/></StgValue>
</operation>

<operation id="1184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1280 %sample_sliding_window_buffer_samples_timestamp_V_5_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_1_addr"/></StgValue>
</operation>

<operation id="1185" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1281 %sample_sliding_window_buffer_samples_timestamp_V_5_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_1_load"/></StgValue>
</operation>

<operation id="1186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1282 %sample_sliding_window_buffer_samples_timestamp_V_5_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_0_addr"/></StgValue>
</operation>

<operation id="1187" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1283 %sample_sliding_window_buffer_samples_timestamp_V_5_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_0_load"/></StgValue>
</operation>

<operation id="1188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1284 %sample_sliding_window_buffer_samples_sample_V_5_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_11_addr"/></StgValue>
</operation>

<operation id="1189" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1285 %sample_sliding_window_buffer_samples_sample_V_5_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_11_load"/></StgValue>
</operation>

<operation id="1190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1286 %sample_sliding_window_buffer_samples_sample_V_5_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_10_addr"/></StgValue>
</operation>

<operation id="1191" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1287 %sample_sliding_window_buffer_samples_sample_V_5_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_10_load"/></StgValue>
</operation>

<operation id="1192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1288 %sample_sliding_window_buffer_samples_sample_V_5_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_9_addr"/></StgValue>
</operation>

<operation id="1193" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1289 %sample_sliding_window_buffer_samples_sample_V_5_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_9_load"/></StgValue>
</operation>

<operation id="1194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1290 %sample_sliding_window_buffer_samples_sample_V_5_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_8_addr"/></StgValue>
</operation>

<operation id="1195" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1291 %sample_sliding_window_buffer_samples_sample_V_5_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_8_load"/></StgValue>
</operation>

<operation id="1196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1292 %sample_sliding_window_buffer_samples_sample_V_5_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_7_addr"/></StgValue>
</operation>

<operation id="1197" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1293 %sample_sliding_window_buffer_samples_sample_V_5_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_7_load"/></StgValue>
</operation>

<operation id="1198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1294 %sample_sliding_window_buffer_samples_sample_V_5_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_6_addr"/></StgValue>
</operation>

<operation id="1199" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1295 %sample_sliding_window_buffer_samples_sample_V_5_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_6_load"/></StgValue>
</operation>

<operation id="1200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1296 %sample_sliding_window_buffer_samples_sample_V_5_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_5_addr"/></StgValue>
</operation>

<operation id="1201" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1297 %sample_sliding_window_buffer_samples_sample_V_5_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_5_load"/></StgValue>
</operation>

<operation id="1202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1298 %sample_sliding_window_buffer_samples_sample_V_5_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_4_addr"/></StgValue>
</operation>

<operation id="1203" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1299 %sample_sliding_window_buffer_samples_sample_V_5_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_4_load"/></StgValue>
</operation>

<operation id="1204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1300 %sample_sliding_window_buffer_samples_sample_V_5_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_3_addr"/></StgValue>
</operation>

<operation id="1205" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1301 %sample_sliding_window_buffer_samples_sample_V_5_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_3_load"/></StgValue>
</operation>

<operation id="1206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1302 %sample_sliding_window_buffer_samples_sample_V_5_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_2_addr"/></StgValue>
</operation>

<operation id="1207" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1303 %sample_sliding_window_buffer_samples_sample_V_5_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_2_load"/></StgValue>
</operation>

<operation id="1208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1304 %sample_sliding_window_buffer_samples_sample_V_5_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_1_addr"/></StgValue>
</operation>

<operation id="1209" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1305 %sample_sliding_window_buffer_samples_sample_V_5_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_1_load"/></StgValue>
</operation>

<operation id="1210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1306 %sample_sliding_window_buffer_samples_sample_V_5_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_0_addr"/></StgValue>
</operation>

<operation id="1211" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1307 %sample_sliding_window_buffer_samples_sample_V_5_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_0_load"/></StgValue>
</operation>

<operation id="1212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1308 %sample_sliding_window_buffer_samples_timestamp_V_4_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_11_addr"/></StgValue>
</operation>

<operation id="1213" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1309 %sample_sliding_window_buffer_samples_timestamp_V_4_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_11_load"/></StgValue>
</operation>

<operation id="1214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1310 %sample_sliding_window_buffer_samples_timestamp_V_4_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_10_addr"/></StgValue>
</operation>

<operation id="1215" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1311 %sample_sliding_window_buffer_samples_timestamp_V_4_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_10_load"/></StgValue>
</operation>

<operation id="1216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1312 %sample_sliding_window_buffer_samples_timestamp_V_4_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_9_addr"/></StgValue>
</operation>

<operation id="1217" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1313 %sample_sliding_window_buffer_samples_timestamp_V_4_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_9_load"/></StgValue>
</operation>

<operation id="1218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1314 %sample_sliding_window_buffer_samples_timestamp_V_4_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_8_addr"/></StgValue>
</operation>

<operation id="1219" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1315 %sample_sliding_window_buffer_samples_timestamp_V_4_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_8_load"/></StgValue>
</operation>

<operation id="1220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1316 %sample_sliding_window_buffer_samples_timestamp_V_4_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_7_addr"/></StgValue>
</operation>

<operation id="1221" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1317 %sample_sliding_window_buffer_samples_timestamp_V_4_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_7_load"/></StgValue>
</operation>

<operation id="1222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1318 %sample_sliding_window_buffer_samples_timestamp_V_4_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_6_addr"/></StgValue>
</operation>

<operation id="1223" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1319 %sample_sliding_window_buffer_samples_timestamp_V_4_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_6_load"/></StgValue>
</operation>

<operation id="1224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1320 %sample_sliding_window_buffer_samples_timestamp_V_4_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_5_addr"/></StgValue>
</operation>

<operation id="1225" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1321 %sample_sliding_window_buffer_samples_timestamp_V_4_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_5_load"/></StgValue>
</operation>

<operation id="1226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1322 %sample_sliding_window_buffer_samples_timestamp_V_4_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_4_addr"/></StgValue>
</operation>

<operation id="1227" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1323 %sample_sliding_window_buffer_samples_timestamp_V_4_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_4_load"/></StgValue>
</operation>

<operation id="1228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1324 %sample_sliding_window_buffer_samples_timestamp_V_4_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_3_addr"/></StgValue>
</operation>

<operation id="1229" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1325 %sample_sliding_window_buffer_samples_timestamp_V_4_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_3_load"/></StgValue>
</operation>

<operation id="1230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1326 %sample_sliding_window_buffer_samples_timestamp_V_4_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_2_addr"/></StgValue>
</operation>

<operation id="1231" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1327 %sample_sliding_window_buffer_samples_timestamp_V_4_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_2_load"/></StgValue>
</operation>

<operation id="1232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1328 %sample_sliding_window_buffer_samples_timestamp_V_4_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_1_addr"/></StgValue>
</operation>

<operation id="1233" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1329 %sample_sliding_window_buffer_samples_timestamp_V_4_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_1_load"/></StgValue>
</operation>

<operation id="1234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1330 %sample_sliding_window_buffer_samples_timestamp_V_4_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_0_addr"/></StgValue>
</operation>

<operation id="1235" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1331 %sample_sliding_window_buffer_samples_timestamp_V_4_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_0_load"/></StgValue>
</operation>

<operation id="1236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1332 %sample_sliding_window_buffer_samples_sample_V_4_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_11_addr"/></StgValue>
</operation>

<operation id="1237" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1333 %sample_sliding_window_buffer_samples_sample_V_4_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_11_load"/></StgValue>
</operation>

<operation id="1238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1334 %sample_sliding_window_buffer_samples_sample_V_4_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_10_addr"/></StgValue>
</operation>

<operation id="1239" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1335 %sample_sliding_window_buffer_samples_sample_V_4_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_10_load"/></StgValue>
</operation>

<operation id="1240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1336 %sample_sliding_window_buffer_samples_sample_V_4_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_9_addr"/></StgValue>
</operation>

<operation id="1241" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1337 %sample_sliding_window_buffer_samples_sample_V_4_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_9_load"/></StgValue>
</operation>

<operation id="1242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1338 %sample_sliding_window_buffer_samples_sample_V_4_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_8_addr"/></StgValue>
</operation>

<operation id="1243" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1339 %sample_sliding_window_buffer_samples_sample_V_4_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_8_load"/></StgValue>
</operation>

<operation id="1244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1340 %sample_sliding_window_buffer_samples_sample_V_4_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_7_addr"/></StgValue>
</operation>

<operation id="1245" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1341 %sample_sliding_window_buffer_samples_sample_V_4_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_7_load"/></StgValue>
</operation>

<operation id="1246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1342 %sample_sliding_window_buffer_samples_sample_V_4_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_6_addr"/></StgValue>
</operation>

<operation id="1247" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1343 %sample_sliding_window_buffer_samples_sample_V_4_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_6_load"/></StgValue>
</operation>

<operation id="1248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1344 %sample_sliding_window_buffer_samples_sample_V_4_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_5_addr"/></StgValue>
</operation>

<operation id="1249" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1345 %sample_sliding_window_buffer_samples_sample_V_4_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_5_load"/></StgValue>
</operation>

<operation id="1250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1346 %sample_sliding_window_buffer_samples_sample_V_4_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_4_addr"/></StgValue>
</operation>

<operation id="1251" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1347 %sample_sliding_window_buffer_samples_sample_V_4_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_4_load"/></StgValue>
</operation>

<operation id="1252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1348 %sample_sliding_window_buffer_samples_sample_V_4_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_3_addr"/></StgValue>
</operation>

<operation id="1253" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1349 %sample_sliding_window_buffer_samples_sample_V_4_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_3_load"/></StgValue>
</operation>

<operation id="1254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1350 %sample_sliding_window_buffer_samples_sample_V_4_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_2_addr"/></StgValue>
</operation>

<operation id="1255" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1351 %sample_sliding_window_buffer_samples_sample_V_4_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_2_load"/></StgValue>
</operation>

<operation id="1256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1352 %sample_sliding_window_buffer_samples_sample_V_4_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_1_addr"/></StgValue>
</operation>

<operation id="1257" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1353 %sample_sliding_window_buffer_samples_sample_V_4_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_1_load"/></StgValue>
</operation>

<operation id="1258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1354 %sample_sliding_window_buffer_samples_sample_V_4_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_0_addr"/></StgValue>
</operation>

<operation id="1259" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1355 %sample_sliding_window_buffer_samples_sample_V_4_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_0_load"/></StgValue>
</operation>

<operation id="1260" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1357 %sample_sliding_window_buffer_samples_timestamp_V_3_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_11_load"/></StgValue>
</operation>

<operation id="1261" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1359 %sample_sliding_window_buffer_samples_timestamp_V_3_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_10_load"/></StgValue>
</operation>

<operation id="1262" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1361 %sample_sliding_window_buffer_samples_timestamp_V_3_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_9_load"/></StgValue>
</operation>

<operation id="1263" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1363 %sample_sliding_window_buffer_samples_timestamp_V_3_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_8_load"/></StgValue>
</operation>

<operation id="1264" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1365 %sample_sliding_window_buffer_samples_timestamp_V_3_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_7_load"/></StgValue>
</operation>

<operation id="1265" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1367 %sample_sliding_window_buffer_samples_timestamp_V_3_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_6_load"/></StgValue>
</operation>

<operation id="1266" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1369 %sample_sliding_window_buffer_samples_timestamp_V_3_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_5_load"/></StgValue>
</operation>

<operation id="1267" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1371 %sample_sliding_window_buffer_samples_timestamp_V_3_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_4_load"/></StgValue>
</operation>

<operation id="1268" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1373 %sample_sliding_window_buffer_samples_timestamp_V_3_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_3_load"/></StgValue>
</operation>

<operation id="1269" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1375 %sample_sliding_window_buffer_samples_timestamp_V_3_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_2_load"/></StgValue>
</operation>

<operation id="1270" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1377 %sample_sliding_window_buffer_samples_timestamp_V_3_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_1_load"/></StgValue>
</operation>

<operation id="1271" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1379 %sample_sliding_window_buffer_samples_timestamp_V_3_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_0_load"/></StgValue>
</operation>

<operation id="1272" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1381 %sample_sliding_window_buffer_samples_sample_V_3_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_11_load"/></StgValue>
</operation>

<operation id="1273" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1383 %sample_sliding_window_buffer_samples_sample_V_3_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_10_load"/></StgValue>
</operation>

<operation id="1274" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1385 %sample_sliding_window_buffer_samples_sample_V_3_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_9_load"/></StgValue>
</operation>

<operation id="1275" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1387 %sample_sliding_window_buffer_samples_sample_V_3_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_8_load"/></StgValue>
</operation>

<operation id="1276" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1389 %sample_sliding_window_buffer_samples_sample_V_3_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_7_load"/></StgValue>
</operation>

<operation id="1277" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1391 %sample_sliding_window_buffer_samples_sample_V_3_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_6_load"/></StgValue>
</operation>

<operation id="1278" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1393 %sample_sliding_window_buffer_samples_sample_V_3_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_5_load"/></StgValue>
</operation>

<operation id="1279" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1395 %sample_sliding_window_buffer_samples_sample_V_3_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_4_load"/></StgValue>
</operation>

<operation id="1280" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1397 %sample_sliding_window_buffer_samples_sample_V_3_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_3_load"/></StgValue>
</operation>

<operation id="1281" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1399 %sample_sliding_window_buffer_samples_sample_V_3_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_2_load"/></StgValue>
</operation>

<operation id="1282" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1401 %sample_sliding_window_buffer_samples_sample_V_3_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_1_load"/></StgValue>
</operation>

<operation id="1283" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1403 %sample_sliding_window_buffer_samples_sample_V_3_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_0_load"/></StgValue>
</operation>

<operation id="1284" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1405 %sample_sliding_window_buffer_samples_timestamp_V_2_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_11_load"/></StgValue>
</operation>

<operation id="1285" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1407 %sample_sliding_window_buffer_samples_timestamp_V_2_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_10_load"/></StgValue>
</operation>

<operation id="1286" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1409 %sample_sliding_window_buffer_samples_timestamp_V_2_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_9_load"/></StgValue>
</operation>

<operation id="1287" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1411 %sample_sliding_window_buffer_samples_timestamp_V_2_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_8_load"/></StgValue>
</operation>

<operation id="1288" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1413 %sample_sliding_window_buffer_samples_timestamp_V_2_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_7_load"/></StgValue>
</operation>

<operation id="1289" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1415 %sample_sliding_window_buffer_samples_timestamp_V_2_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_6_load"/></StgValue>
</operation>

<operation id="1290" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1417 %sample_sliding_window_buffer_samples_timestamp_V_2_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_5_load"/></StgValue>
</operation>

<operation id="1291" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1419 %sample_sliding_window_buffer_samples_timestamp_V_2_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_4_load"/></StgValue>
</operation>

<operation id="1292" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1421 %sample_sliding_window_buffer_samples_timestamp_V_2_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_3_load"/></StgValue>
</operation>

<operation id="1293" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1423 %sample_sliding_window_buffer_samples_timestamp_V_2_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_2_load"/></StgValue>
</operation>

<operation id="1294" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1425 %sample_sliding_window_buffer_samples_timestamp_V_2_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_1_load"/></StgValue>
</operation>

<operation id="1295" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1427 %sample_sliding_window_buffer_samples_timestamp_V_2_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_0_load"/></StgValue>
</operation>

<operation id="1296" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1429 %sample_sliding_window_buffer_samples_sample_V_2_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_11_load"/></StgValue>
</operation>

<operation id="1297" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1431 %sample_sliding_window_buffer_samples_sample_V_2_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_10_load"/></StgValue>
</operation>

<operation id="1298" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1433 %sample_sliding_window_buffer_samples_sample_V_2_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_9_load"/></StgValue>
</operation>

<operation id="1299" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1435 %sample_sliding_window_buffer_samples_sample_V_2_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_8_load"/></StgValue>
</operation>

<operation id="1300" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1437 %sample_sliding_window_buffer_samples_sample_V_2_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_7_load"/></StgValue>
</operation>

<operation id="1301" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1439 %sample_sliding_window_buffer_samples_sample_V_2_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_6_load"/></StgValue>
</operation>

<operation id="1302" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1441 %sample_sliding_window_buffer_samples_sample_V_2_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_5_load"/></StgValue>
</operation>

<operation id="1303" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1443 %sample_sliding_window_buffer_samples_sample_V_2_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_4_load"/></StgValue>
</operation>

<operation id="1304" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1445 %sample_sliding_window_buffer_samples_sample_V_2_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_3_load"/></StgValue>
</operation>

<operation id="1305" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1447 %sample_sliding_window_buffer_samples_sample_V_2_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_2_load"/></StgValue>
</operation>

<operation id="1306" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1449 %sample_sliding_window_buffer_samples_sample_V_2_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_1_load"/></StgValue>
</operation>

<operation id="1307" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1451 %sample_sliding_window_buffer_samples_sample_V_2_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_0_load"/></StgValue>
</operation>

<operation id="1308" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1596 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_0_load, i5 %period_samples_0_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1309" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1597 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_1_load, i5 %period_samples_1_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1310" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1598 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_2_load, i5 %period_samples_2_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1311" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1599 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_3_load, i5 %period_samples_3_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1312" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1600 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_4_load, i5 %period_samples_4_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1313" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1601 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_5_load, i5 %period_samples_5_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1314" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1602 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_6_load, i5 %period_samples_6_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1315" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1603 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_7_load, i5 %period_samples_7_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1316" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1604 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_8_load, i5 %period_samples_8_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1317" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1605 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_9_load, i5 %period_samples_9_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1318" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1606 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_10_load, i5 %period_samples_10_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1319" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1607 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_11_load, i5 %period_samples_11_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1320" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1608 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_0_load, i5 %period_samples_0_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1321" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1609 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_1_load, i5 %period_samples_1_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1322" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1610 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_2_load, i5 %period_samples_2_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1323" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1611 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_3_load, i5 %period_samples_3_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1324" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1612 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_4_load, i5 %period_samples_4_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1325" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1613 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_5_load, i5 %period_samples_5_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1326" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1614 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_6_load, i5 %period_samples_6_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1327" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1615 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_7_load, i5 %period_samples_7_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1328" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1616 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_8_load, i5 %period_samples_8_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1329" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1617 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_9_load, i5 %period_samples_9_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1330" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1618 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_10_load, i5 %period_samples_10_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1331" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1619 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_11_load, i5 %period_samples_11_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1332" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1620 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_0_load, i5 %period_samples_0_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1333" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1621 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_1_load, i5 %period_samples_1_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1334" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1622 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_2_load, i5 %period_samples_2_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1335" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1623 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_3_load, i5 %period_samples_3_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1336" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1624 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_4_load, i5 %period_samples_4_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1337" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1625 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_5_load, i5 %period_samples_5_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1338" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1626 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_6_load, i5 %period_samples_6_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1339" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1627 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_7_load, i5 %period_samples_7_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1340" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1628 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_8_load, i5 %period_samples_8_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1341" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1629 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_9_load, i5 %period_samples_9_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1342" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1630 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_10_load, i5 %period_samples_10_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1343" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1631 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_11_load, i5 %period_samples_11_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1344" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1632 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_0_load, i5 %period_samples_0_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1345" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1633 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_1_load, i5 %period_samples_1_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1346" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1634 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_2_load, i5 %period_samples_2_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1347" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1635 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_3_load, i5 %period_samples_3_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1348" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1636 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_4_load, i5 %period_samples_4_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1349" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1637 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_5_load, i5 %period_samples_5_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1350" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1638 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_6_load, i5 %period_samples_6_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1351" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1639 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_7_load, i5 %period_samples_7_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1352" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1640 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_8_load, i5 %period_samples_8_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1353" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1641 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_9_load, i5 %period_samples_9_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1354" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1642 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_10_load, i5 %period_samples_10_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1355" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1643 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_11_load, i5 %period_samples_11_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1164 %sample_sliding_window_buffer_samples_timestamp_V_7_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_11_addr"/></StgValue>
</operation>

<operation id="1357" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1165 %sample_sliding_window_buffer_samples_timestamp_V_7_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_11_load"/></StgValue>
</operation>

<operation id="1358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1166 %sample_sliding_window_buffer_samples_timestamp_V_7_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_10_addr"/></StgValue>
</operation>

<operation id="1359" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1167 %sample_sliding_window_buffer_samples_timestamp_V_7_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_10_load"/></StgValue>
</operation>

<operation id="1360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1168 %sample_sliding_window_buffer_samples_timestamp_V_7_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_9_addr"/></StgValue>
</operation>

<operation id="1361" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1169 %sample_sliding_window_buffer_samples_timestamp_V_7_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_9_load"/></StgValue>
</operation>

<operation id="1362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1170 %sample_sliding_window_buffer_samples_timestamp_V_7_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_8_addr"/></StgValue>
</operation>

<operation id="1363" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1171 %sample_sliding_window_buffer_samples_timestamp_V_7_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_8_load"/></StgValue>
</operation>

<operation id="1364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1172 %sample_sliding_window_buffer_samples_timestamp_V_7_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_7_addr"/></StgValue>
</operation>

<operation id="1365" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1173 %sample_sliding_window_buffer_samples_timestamp_V_7_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_7_load"/></StgValue>
</operation>

<operation id="1366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1174 %sample_sliding_window_buffer_samples_timestamp_V_7_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_6_addr"/></StgValue>
</operation>

<operation id="1367" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1175 %sample_sliding_window_buffer_samples_timestamp_V_7_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_6_load"/></StgValue>
</operation>

<operation id="1368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1176 %sample_sliding_window_buffer_samples_timestamp_V_7_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_5_addr"/></StgValue>
</operation>

<operation id="1369" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1177 %sample_sliding_window_buffer_samples_timestamp_V_7_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_5_load"/></StgValue>
</operation>

<operation id="1370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1178 %sample_sliding_window_buffer_samples_timestamp_V_7_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_4_addr"/></StgValue>
</operation>

<operation id="1371" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1179 %sample_sliding_window_buffer_samples_timestamp_V_7_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_4_load"/></StgValue>
</operation>

<operation id="1372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1180 %sample_sliding_window_buffer_samples_timestamp_V_7_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_3_addr"/></StgValue>
</operation>

<operation id="1373" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1181 %sample_sliding_window_buffer_samples_timestamp_V_7_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_3_load"/></StgValue>
</operation>

<operation id="1374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1182 %sample_sliding_window_buffer_samples_timestamp_V_7_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_2_addr"/></StgValue>
</operation>

<operation id="1375" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1183 %sample_sliding_window_buffer_samples_timestamp_V_7_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_2_load"/></StgValue>
</operation>

<operation id="1376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1184 %sample_sliding_window_buffer_samples_timestamp_V_7_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_1_addr"/></StgValue>
</operation>

<operation id="1377" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1185 %sample_sliding_window_buffer_samples_timestamp_V_7_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_1_load"/></StgValue>
</operation>

<operation id="1378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1186 %sample_sliding_window_buffer_samples_timestamp_V_7_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_0_addr"/></StgValue>
</operation>

<operation id="1379" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1187 %sample_sliding_window_buffer_samples_timestamp_V_7_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_0_load"/></StgValue>
</operation>

<operation id="1380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1188 %sample_sliding_window_buffer_samples_sample_V_7_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_11_addr"/></StgValue>
</operation>

<operation id="1381" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1189 %sample_sliding_window_buffer_samples_sample_V_7_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_11_load"/></StgValue>
</operation>

<operation id="1382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1190 %sample_sliding_window_buffer_samples_sample_V_7_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_10_addr"/></StgValue>
</operation>

<operation id="1383" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1191 %sample_sliding_window_buffer_samples_sample_V_7_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_10_load"/></StgValue>
</operation>

<operation id="1384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1192 %sample_sliding_window_buffer_samples_sample_V_7_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_9_addr"/></StgValue>
</operation>

<operation id="1385" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1193 %sample_sliding_window_buffer_samples_sample_V_7_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_9_load"/></StgValue>
</operation>

<operation id="1386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1194 %sample_sliding_window_buffer_samples_sample_V_7_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_8_addr"/></StgValue>
</operation>

<operation id="1387" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1195 %sample_sliding_window_buffer_samples_sample_V_7_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_8_load"/></StgValue>
</operation>

<operation id="1388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1196 %sample_sliding_window_buffer_samples_sample_V_7_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_7_addr"/></StgValue>
</operation>

<operation id="1389" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1197 %sample_sliding_window_buffer_samples_sample_V_7_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_7_load"/></StgValue>
</operation>

<operation id="1390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1198 %sample_sliding_window_buffer_samples_sample_V_7_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_6_addr"/></StgValue>
</operation>

<operation id="1391" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1199 %sample_sliding_window_buffer_samples_sample_V_7_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_6_load"/></StgValue>
</operation>

<operation id="1392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1200 %sample_sliding_window_buffer_samples_sample_V_7_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_5_addr"/></StgValue>
</operation>

<operation id="1393" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1201 %sample_sliding_window_buffer_samples_sample_V_7_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_5_load"/></StgValue>
</operation>

<operation id="1394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1202 %sample_sliding_window_buffer_samples_sample_V_7_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_4_addr"/></StgValue>
</operation>

<operation id="1395" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1203 %sample_sliding_window_buffer_samples_sample_V_7_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_4_load"/></StgValue>
</operation>

<operation id="1396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1204 %sample_sliding_window_buffer_samples_sample_V_7_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_3_addr"/></StgValue>
</operation>

<operation id="1397" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1205 %sample_sliding_window_buffer_samples_sample_V_7_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_3_load"/></StgValue>
</operation>

<operation id="1398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1206 %sample_sliding_window_buffer_samples_sample_V_7_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_2_addr"/></StgValue>
</operation>

<operation id="1399" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1207 %sample_sliding_window_buffer_samples_sample_V_7_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_2_load"/></StgValue>
</operation>

<operation id="1400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1208 %sample_sliding_window_buffer_samples_sample_V_7_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_1_addr"/></StgValue>
</operation>

<operation id="1401" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1209 %sample_sliding_window_buffer_samples_sample_V_7_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_1_load"/></StgValue>
</operation>

<operation id="1402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1210 %sample_sliding_window_buffer_samples_sample_V_7_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_0_addr"/></StgValue>
</operation>

<operation id="1403" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1211 %sample_sliding_window_buffer_samples_sample_V_7_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_0_load"/></StgValue>
</operation>

<operation id="1404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1212 %sample_sliding_window_buffer_samples_timestamp_V_6_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_11_addr"/></StgValue>
</operation>

<operation id="1405" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1213 %sample_sliding_window_buffer_samples_timestamp_V_6_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_11_load"/></StgValue>
</operation>

<operation id="1406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1214 %sample_sliding_window_buffer_samples_timestamp_V_6_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_10_addr"/></StgValue>
</operation>

<operation id="1407" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1215 %sample_sliding_window_buffer_samples_timestamp_V_6_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_10_load"/></StgValue>
</operation>

<operation id="1408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1216 %sample_sliding_window_buffer_samples_timestamp_V_6_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_9_addr"/></StgValue>
</operation>

<operation id="1409" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1217 %sample_sliding_window_buffer_samples_timestamp_V_6_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_9_load"/></StgValue>
</operation>

<operation id="1410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1218 %sample_sliding_window_buffer_samples_timestamp_V_6_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_8_addr"/></StgValue>
</operation>

<operation id="1411" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1219 %sample_sliding_window_buffer_samples_timestamp_V_6_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_8_load"/></StgValue>
</operation>

<operation id="1412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1220 %sample_sliding_window_buffer_samples_timestamp_V_6_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_7_addr"/></StgValue>
</operation>

<operation id="1413" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1221 %sample_sliding_window_buffer_samples_timestamp_V_6_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_7_load"/></StgValue>
</operation>

<operation id="1414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1222 %sample_sliding_window_buffer_samples_timestamp_V_6_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_6_addr"/></StgValue>
</operation>

<operation id="1415" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1223 %sample_sliding_window_buffer_samples_timestamp_V_6_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_6_load"/></StgValue>
</operation>

<operation id="1416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1224 %sample_sliding_window_buffer_samples_timestamp_V_6_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_5_addr"/></StgValue>
</operation>

<operation id="1417" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1225 %sample_sliding_window_buffer_samples_timestamp_V_6_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_5_load"/></StgValue>
</operation>

<operation id="1418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1226 %sample_sliding_window_buffer_samples_timestamp_V_6_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_4_addr"/></StgValue>
</operation>

<operation id="1419" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1227 %sample_sliding_window_buffer_samples_timestamp_V_6_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_4_load"/></StgValue>
</operation>

<operation id="1420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1228 %sample_sliding_window_buffer_samples_timestamp_V_6_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_3_addr"/></StgValue>
</operation>

<operation id="1421" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1229 %sample_sliding_window_buffer_samples_timestamp_V_6_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_3_load"/></StgValue>
</operation>

<operation id="1422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1230 %sample_sliding_window_buffer_samples_timestamp_V_6_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_2_addr"/></StgValue>
</operation>

<operation id="1423" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1231 %sample_sliding_window_buffer_samples_timestamp_V_6_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_2_load"/></StgValue>
</operation>

<operation id="1424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1232 %sample_sliding_window_buffer_samples_timestamp_V_6_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_1_addr"/></StgValue>
</operation>

<operation id="1425" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1233 %sample_sliding_window_buffer_samples_timestamp_V_6_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_1_load"/></StgValue>
</operation>

<operation id="1426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1234 %sample_sliding_window_buffer_samples_timestamp_V_6_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_0_addr"/></StgValue>
</operation>

<operation id="1427" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1235 %sample_sliding_window_buffer_samples_timestamp_V_6_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_0_load"/></StgValue>
</operation>

<operation id="1428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1236 %sample_sliding_window_buffer_samples_sample_V_6_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_11_addr"/></StgValue>
</operation>

<operation id="1429" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1237 %sample_sliding_window_buffer_samples_sample_V_6_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_11_load"/></StgValue>
</operation>

<operation id="1430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1238 %sample_sliding_window_buffer_samples_sample_V_6_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_10_addr"/></StgValue>
</operation>

<operation id="1431" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1239 %sample_sliding_window_buffer_samples_sample_V_6_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_10_load"/></StgValue>
</operation>

<operation id="1432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1240 %sample_sliding_window_buffer_samples_sample_V_6_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_9_addr"/></StgValue>
</operation>

<operation id="1433" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1241 %sample_sliding_window_buffer_samples_sample_V_6_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_9_load"/></StgValue>
</operation>

<operation id="1434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1242 %sample_sliding_window_buffer_samples_sample_V_6_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_8_addr"/></StgValue>
</operation>

<operation id="1435" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1243 %sample_sliding_window_buffer_samples_sample_V_6_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_8_load"/></StgValue>
</operation>

<operation id="1436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1244 %sample_sliding_window_buffer_samples_sample_V_6_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_7_addr"/></StgValue>
</operation>

<operation id="1437" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1245 %sample_sliding_window_buffer_samples_sample_V_6_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_7_load"/></StgValue>
</operation>

<operation id="1438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1246 %sample_sliding_window_buffer_samples_sample_V_6_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_6_addr"/></StgValue>
</operation>

<operation id="1439" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1247 %sample_sliding_window_buffer_samples_sample_V_6_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_6_load"/></StgValue>
</operation>

<operation id="1440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1248 %sample_sliding_window_buffer_samples_sample_V_6_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_5_addr"/></StgValue>
</operation>

<operation id="1441" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1249 %sample_sliding_window_buffer_samples_sample_V_6_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_5_load"/></StgValue>
</operation>

<operation id="1442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1250 %sample_sliding_window_buffer_samples_sample_V_6_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_4_addr"/></StgValue>
</operation>

<operation id="1443" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1251 %sample_sliding_window_buffer_samples_sample_V_6_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_4_load"/></StgValue>
</operation>

<operation id="1444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1252 %sample_sliding_window_buffer_samples_sample_V_6_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_3_addr"/></StgValue>
</operation>

<operation id="1445" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1253 %sample_sliding_window_buffer_samples_sample_V_6_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_3_load"/></StgValue>
</operation>

<operation id="1446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1254 %sample_sliding_window_buffer_samples_sample_V_6_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_2_addr"/></StgValue>
</operation>

<operation id="1447" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1255 %sample_sliding_window_buffer_samples_sample_V_6_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_2_load"/></StgValue>
</operation>

<operation id="1448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1256 %sample_sliding_window_buffer_samples_sample_V_6_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_1_addr"/></StgValue>
</operation>

<operation id="1449" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1257 %sample_sliding_window_buffer_samples_sample_V_6_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_1_load"/></StgValue>
</operation>

<operation id="1450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1258 %sample_sliding_window_buffer_samples_sample_V_6_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_0_addr"/></StgValue>
</operation>

<operation id="1451" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1259 %sample_sliding_window_buffer_samples_sample_V_6_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_0_load"/></StgValue>
</operation>

<operation id="1452" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1261 %sample_sliding_window_buffer_samples_timestamp_V_5_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_11_load"/></StgValue>
</operation>

<operation id="1453" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1263 %sample_sliding_window_buffer_samples_timestamp_V_5_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_10_load"/></StgValue>
</operation>

<operation id="1454" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1265 %sample_sliding_window_buffer_samples_timestamp_V_5_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_9_load"/></StgValue>
</operation>

<operation id="1455" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1267 %sample_sliding_window_buffer_samples_timestamp_V_5_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_8_load"/></StgValue>
</operation>

<operation id="1456" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1269 %sample_sliding_window_buffer_samples_timestamp_V_5_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_7_load"/></StgValue>
</operation>

<operation id="1457" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1271 %sample_sliding_window_buffer_samples_timestamp_V_5_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_6_load"/></StgValue>
</operation>

<operation id="1458" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1273 %sample_sliding_window_buffer_samples_timestamp_V_5_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_5_load"/></StgValue>
</operation>

<operation id="1459" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1275 %sample_sliding_window_buffer_samples_timestamp_V_5_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_4_load"/></StgValue>
</operation>

<operation id="1460" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1277 %sample_sliding_window_buffer_samples_timestamp_V_5_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_3_load"/></StgValue>
</operation>

<operation id="1461" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1279 %sample_sliding_window_buffer_samples_timestamp_V_5_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_2_load"/></StgValue>
</operation>

<operation id="1462" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1281 %sample_sliding_window_buffer_samples_timestamp_V_5_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_1_load"/></StgValue>
</operation>

<operation id="1463" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1283 %sample_sliding_window_buffer_samples_timestamp_V_5_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_0_load"/></StgValue>
</operation>

<operation id="1464" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1285 %sample_sliding_window_buffer_samples_sample_V_5_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_11_load"/></StgValue>
</operation>

<operation id="1465" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1287 %sample_sliding_window_buffer_samples_sample_V_5_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_10_load"/></StgValue>
</operation>

<operation id="1466" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1289 %sample_sliding_window_buffer_samples_sample_V_5_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_9_load"/></StgValue>
</operation>

<operation id="1467" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1291 %sample_sliding_window_buffer_samples_sample_V_5_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_8_load"/></StgValue>
</operation>

<operation id="1468" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1293 %sample_sliding_window_buffer_samples_sample_V_5_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_7_load"/></StgValue>
</operation>

<operation id="1469" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1295 %sample_sliding_window_buffer_samples_sample_V_5_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_6_load"/></StgValue>
</operation>

<operation id="1470" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1297 %sample_sliding_window_buffer_samples_sample_V_5_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_5_load"/></StgValue>
</operation>

<operation id="1471" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1299 %sample_sliding_window_buffer_samples_sample_V_5_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_4_load"/></StgValue>
</operation>

<operation id="1472" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1301 %sample_sliding_window_buffer_samples_sample_V_5_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_3_load"/></StgValue>
</operation>

<operation id="1473" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1303 %sample_sliding_window_buffer_samples_sample_V_5_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_2_load"/></StgValue>
</operation>

<operation id="1474" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1305 %sample_sliding_window_buffer_samples_sample_V_5_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_1_load"/></StgValue>
</operation>

<operation id="1475" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1307 %sample_sliding_window_buffer_samples_sample_V_5_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_0_load"/></StgValue>
</operation>

<operation id="1476" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1309 %sample_sliding_window_buffer_samples_timestamp_V_4_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_11_load"/></StgValue>
</operation>

<operation id="1477" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1311 %sample_sliding_window_buffer_samples_timestamp_V_4_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_10_load"/></StgValue>
</operation>

<operation id="1478" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1313 %sample_sliding_window_buffer_samples_timestamp_V_4_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_9_load"/></StgValue>
</operation>

<operation id="1479" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1315 %sample_sliding_window_buffer_samples_timestamp_V_4_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_8_load"/></StgValue>
</operation>

<operation id="1480" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1317 %sample_sliding_window_buffer_samples_timestamp_V_4_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_7_load"/></StgValue>
</operation>

<operation id="1481" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1319 %sample_sliding_window_buffer_samples_timestamp_V_4_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_6_load"/></StgValue>
</operation>

<operation id="1482" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1321 %sample_sliding_window_buffer_samples_timestamp_V_4_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_5_load"/></StgValue>
</operation>

<operation id="1483" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1323 %sample_sliding_window_buffer_samples_timestamp_V_4_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_4_load"/></StgValue>
</operation>

<operation id="1484" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1325 %sample_sliding_window_buffer_samples_timestamp_V_4_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_3_load"/></StgValue>
</operation>

<operation id="1485" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1327 %sample_sliding_window_buffer_samples_timestamp_V_4_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_2_load"/></StgValue>
</operation>

<operation id="1486" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1329 %sample_sliding_window_buffer_samples_timestamp_V_4_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_1_load"/></StgValue>
</operation>

<operation id="1487" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1331 %sample_sliding_window_buffer_samples_timestamp_V_4_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_0_load"/></StgValue>
</operation>

<operation id="1488" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1333 %sample_sliding_window_buffer_samples_sample_V_4_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_11_load"/></StgValue>
</operation>

<operation id="1489" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1335 %sample_sliding_window_buffer_samples_sample_V_4_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_10_load"/></StgValue>
</operation>

<operation id="1490" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1337 %sample_sliding_window_buffer_samples_sample_V_4_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_9_load"/></StgValue>
</operation>

<operation id="1491" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1339 %sample_sliding_window_buffer_samples_sample_V_4_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_8_load"/></StgValue>
</operation>

<operation id="1492" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1341 %sample_sliding_window_buffer_samples_sample_V_4_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_7_load"/></StgValue>
</operation>

<operation id="1493" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1343 %sample_sliding_window_buffer_samples_sample_V_4_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_6_load"/></StgValue>
</operation>

<operation id="1494" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1345 %sample_sliding_window_buffer_samples_sample_V_4_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_5_load"/></StgValue>
</operation>

<operation id="1495" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1347 %sample_sliding_window_buffer_samples_sample_V_4_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_4_load"/></StgValue>
</operation>

<operation id="1496" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1349 %sample_sliding_window_buffer_samples_sample_V_4_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_3_load"/></StgValue>
</operation>

<operation id="1497" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1351 %sample_sliding_window_buffer_samples_sample_V_4_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_2_load"/></StgValue>
</operation>

<operation id="1498" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1353 %sample_sliding_window_buffer_samples_sample_V_4_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_1_load"/></StgValue>
</operation>

<operation id="1499" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1355 %sample_sliding_window_buffer_samples_sample_V_4_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_0_load"/></StgValue>
</operation>

<operation id="1500" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1644 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_0_load, i5 %period_samples_0_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1501" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1645 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_1_load, i5 %period_samples_1_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1502" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1646 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_2_load, i5 %period_samples_2_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1503" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1647 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_3_load, i5 %period_samples_3_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1504" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1648 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_4_load, i5 %period_samples_4_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1505" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1649 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_5_load, i5 %period_samples_5_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1506" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1650 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_6_load, i5 %period_samples_6_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1507" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1651 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_7_load, i5 %period_samples_7_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1508" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1652 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_8_load, i5 %period_samples_8_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1509" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1653 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_9_load, i5 %period_samples_9_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1510" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1654 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_10_load, i5 %period_samples_10_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1511" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1655 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_11_load, i5 %period_samples_11_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1512" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1656 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_0_load, i5 %period_samples_0_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1513" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1657 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_1_load, i5 %period_samples_1_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1514" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1658 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_2_load, i5 %period_samples_2_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1515" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1659 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_3_load, i5 %period_samples_3_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1516" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1660 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_4_load, i5 %period_samples_4_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1517" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1661 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_5_load, i5 %period_samples_5_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1518" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1662 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_6_load, i5 %period_samples_6_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1519" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1663 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_7_load, i5 %period_samples_7_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1520" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1664 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_8_load, i5 %period_samples_8_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1521" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1665 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_9_load, i5 %period_samples_9_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1522" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1666 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_10_load, i5 %period_samples_10_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1523" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1667 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_11_load, i5 %period_samples_11_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1524" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1668 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_0_load, i5 %period_samples_0_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1525" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1669 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_1_load, i5 %period_samples_1_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1526" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1670 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_2_load, i5 %period_samples_2_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1527" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1671 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_3_load, i5 %period_samples_3_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1528" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1672 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_4_load, i5 %period_samples_4_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1529" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1673 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_5_load, i5 %period_samples_5_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1530" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1674 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_6_load, i5 %period_samples_6_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1531" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1675 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_7_load, i5 %period_samples_7_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1532" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1676 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_8_load, i5 %period_samples_8_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1533" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1677 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_9_load, i5 %period_samples_9_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1534" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1678 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_10_load, i5 %period_samples_10_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1535" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1679 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_11_load, i5 %period_samples_11_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1536" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1680 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_0_load, i5 %period_samples_0_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1537" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1681 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_1_load, i5 %period_samples_1_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1538" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1682 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_2_load, i5 %period_samples_2_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1539" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1683 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_3_load, i5 %period_samples_3_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1540" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1684 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_4_load, i5 %period_samples_4_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1541" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1685 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_5_load, i5 %period_samples_5_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1542" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1686 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_6_load, i5 %period_samples_6_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1543" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1687 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_7_load, i5 %period_samples_7_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1544" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1688 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_8_load, i5 %period_samples_8_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1545" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1689 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_9_load, i5 %period_samples_9_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1546" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1690 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_10_load, i5 %period_samples_10_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1547" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1691 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_11_load, i5 %period_samples_11_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1068 %sample_sliding_window_buffer_samples_timestamp_V_9_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_11_addr"/></StgValue>
</operation>

<operation id="1549" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1069 %sample_sliding_window_buffer_samples_timestamp_V_9_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_11_load"/></StgValue>
</operation>

<operation id="1550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1070 %sample_sliding_window_buffer_samples_timestamp_V_9_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_10_addr"/></StgValue>
</operation>

<operation id="1551" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1071 %sample_sliding_window_buffer_samples_timestamp_V_9_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_10_load"/></StgValue>
</operation>

<operation id="1552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1072 %sample_sliding_window_buffer_samples_timestamp_V_9_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_9_addr"/></StgValue>
</operation>

<operation id="1553" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1073 %sample_sliding_window_buffer_samples_timestamp_V_9_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_9_load"/></StgValue>
</operation>

<operation id="1554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1074 %sample_sliding_window_buffer_samples_timestamp_V_9_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_8_addr"/></StgValue>
</operation>

<operation id="1555" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1075 %sample_sliding_window_buffer_samples_timestamp_V_9_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_8_load"/></StgValue>
</operation>

<operation id="1556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1076 %sample_sliding_window_buffer_samples_timestamp_V_9_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_7_addr"/></StgValue>
</operation>

<operation id="1557" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1077 %sample_sliding_window_buffer_samples_timestamp_V_9_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_7_load"/></StgValue>
</operation>

<operation id="1558" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1078 %sample_sliding_window_buffer_samples_timestamp_V_9_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_6_addr"/></StgValue>
</operation>

<operation id="1559" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1079 %sample_sliding_window_buffer_samples_timestamp_V_9_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_6_load"/></StgValue>
</operation>

<operation id="1560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1080 %sample_sliding_window_buffer_samples_timestamp_V_9_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_5_addr"/></StgValue>
</operation>

<operation id="1561" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1081 %sample_sliding_window_buffer_samples_timestamp_V_9_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_5_load"/></StgValue>
</operation>

<operation id="1562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1082 %sample_sliding_window_buffer_samples_timestamp_V_9_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_4_addr"/></StgValue>
</operation>

<operation id="1563" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1083 %sample_sliding_window_buffer_samples_timestamp_V_9_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_4_load"/></StgValue>
</operation>

<operation id="1564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1084 %sample_sliding_window_buffer_samples_timestamp_V_9_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_3_addr"/></StgValue>
</operation>

<operation id="1565" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1085 %sample_sliding_window_buffer_samples_timestamp_V_9_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_3_load"/></StgValue>
</operation>

<operation id="1566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1086 %sample_sliding_window_buffer_samples_timestamp_V_9_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_2_addr"/></StgValue>
</operation>

<operation id="1567" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1087 %sample_sliding_window_buffer_samples_timestamp_V_9_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_2_load"/></StgValue>
</operation>

<operation id="1568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1088 %sample_sliding_window_buffer_samples_timestamp_V_9_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_1_addr"/></StgValue>
</operation>

<operation id="1569" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1089 %sample_sliding_window_buffer_samples_timestamp_V_9_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_1_load"/></StgValue>
</operation>

<operation id="1570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1090 %sample_sliding_window_buffer_samples_timestamp_V_9_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_0_addr"/></StgValue>
</operation>

<operation id="1571" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1091 %sample_sliding_window_buffer_samples_timestamp_V_9_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_0_load"/></StgValue>
</operation>

<operation id="1572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1092 %sample_sliding_window_buffer_samples_sample_V_9_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_11_addr"/></StgValue>
</operation>

<operation id="1573" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1093 %sample_sliding_window_buffer_samples_sample_V_9_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_11_load"/></StgValue>
</operation>

<operation id="1574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1094 %sample_sliding_window_buffer_samples_sample_V_9_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_10_addr"/></StgValue>
</operation>

<operation id="1575" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1095 %sample_sliding_window_buffer_samples_sample_V_9_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_10_load"/></StgValue>
</operation>

<operation id="1576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1096 %sample_sliding_window_buffer_samples_sample_V_9_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_9_addr"/></StgValue>
</operation>

<operation id="1577" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1097 %sample_sliding_window_buffer_samples_sample_V_9_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_9_load"/></StgValue>
</operation>

<operation id="1578" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1098 %sample_sliding_window_buffer_samples_sample_V_9_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_8_addr"/></StgValue>
</operation>

<operation id="1579" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1099 %sample_sliding_window_buffer_samples_sample_V_9_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_8_load"/></StgValue>
</operation>

<operation id="1580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1100 %sample_sliding_window_buffer_samples_sample_V_9_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_7_addr"/></StgValue>
</operation>

<operation id="1581" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1101 %sample_sliding_window_buffer_samples_sample_V_9_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_7_load"/></StgValue>
</operation>

<operation id="1582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1102 %sample_sliding_window_buffer_samples_sample_V_9_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_6_addr"/></StgValue>
</operation>

<operation id="1583" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1103 %sample_sliding_window_buffer_samples_sample_V_9_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_6_load"/></StgValue>
</operation>

<operation id="1584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1104 %sample_sliding_window_buffer_samples_sample_V_9_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_5_addr"/></StgValue>
</operation>

<operation id="1585" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1105 %sample_sliding_window_buffer_samples_sample_V_9_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_5_load"/></StgValue>
</operation>

<operation id="1586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1106 %sample_sliding_window_buffer_samples_sample_V_9_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_4_addr"/></StgValue>
</operation>

<operation id="1587" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1107 %sample_sliding_window_buffer_samples_sample_V_9_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_4_load"/></StgValue>
</operation>

<operation id="1588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1108 %sample_sliding_window_buffer_samples_sample_V_9_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_3_addr"/></StgValue>
</operation>

<operation id="1589" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1109 %sample_sliding_window_buffer_samples_sample_V_9_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_3_load"/></StgValue>
</operation>

<operation id="1590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1110 %sample_sliding_window_buffer_samples_sample_V_9_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_2_addr"/></StgValue>
</operation>

<operation id="1591" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1111 %sample_sliding_window_buffer_samples_sample_V_9_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_2_load"/></StgValue>
</operation>

<operation id="1592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1112 %sample_sliding_window_buffer_samples_sample_V_9_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_1_addr"/></StgValue>
</operation>

<operation id="1593" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1113 %sample_sliding_window_buffer_samples_sample_V_9_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_1_load"/></StgValue>
</operation>

<operation id="1594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1114 %sample_sliding_window_buffer_samples_sample_V_9_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_0_addr"/></StgValue>
</operation>

<operation id="1595" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1115 %sample_sliding_window_buffer_samples_sample_V_9_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_0_load"/></StgValue>
</operation>

<operation id="1596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1116 %sample_sliding_window_buffer_samples_timestamp_V_8_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_11_addr"/></StgValue>
</operation>

<operation id="1597" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1117 %sample_sliding_window_buffer_samples_timestamp_V_8_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_11_load"/></StgValue>
</operation>

<operation id="1598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1118 %sample_sliding_window_buffer_samples_timestamp_V_8_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_10_addr"/></StgValue>
</operation>

<operation id="1599" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1119 %sample_sliding_window_buffer_samples_timestamp_V_8_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_10_load"/></StgValue>
</operation>

<operation id="1600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1120 %sample_sliding_window_buffer_samples_timestamp_V_8_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_9_addr"/></StgValue>
</operation>

<operation id="1601" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1121 %sample_sliding_window_buffer_samples_timestamp_V_8_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_9_load"/></StgValue>
</operation>

<operation id="1602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1122 %sample_sliding_window_buffer_samples_timestamp_V_8_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_8_addr"/></StgValue>
</operation>

<operation id="1603" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1123 %sample_sliding_window_buffer_samples_timestamp_V_8_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_8_load"/></StgValue>
</operation>

<operation id="1604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1124 %sample_sliding_window_buffer_samples_timestamp_V_8_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_7_addr"/></StgValue>
</operation>

<operation id="1605" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1125 %sample_sliding_window_buffer_samples_timestamp_V_8_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_7_load"/></StgValue>
</operation>

<operation id="1606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1126 %sample_sliding_window_buffer_samples_timestamp_V_8_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_6_addr"/></StgValue>
</operation>

<operation id="1607" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1127 %sample_sliding_window_buffer_samples_timestamp_V_8_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_6_load"/></StgValue>
</operation>

<operation id="1608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1128 %sample_sliding_window_buffer_samples_timestamp_V_8_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_5_addr"/></StgValue>
</operation>

<operation id="1609" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1129 %sample_sliding_window_buffer_samples_timestamp_V_8_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_5_load"/></StgValue>
</operation>

<operation id="1610" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1130 %sample_sliding_window_buffer_samples_timestamp_V_8_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_4_addr"/></StgValue>
</operation>

<operation id="1611" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1131 %sample_sliding_window_buffer_samples_timestamp_V_8_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_4_load"/></StgValue>
</operation>

<operation id="1612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1132 %sample_sliding_window_buffer_samples_timestamp_V_8_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_3_addr"/></StgValue>
</operation>

<operation id="1613" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1133 %sample_sliding_window_buffer_samples_timestamp_V_8_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_3_load"/></StgValue>
</operation>

<operation id="1614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1134 %sample_sliding_window_buffer_samples_timestamp_V_8_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_2_addr"/></StgValue>
</operation>

<operation id="1615" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1135 %sample_sliding_window_buffer_samples_timestamp_V_8_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_2_load"/></StgValue>
</operation>

<operation id="1616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1136 %sample_sliding_window_buffer_samples_timestamp_V_8_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_1_addr"/></StgValue>
</operation>

<operation id="1617" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1137 %sample_sliding_window_buffer_samples_timestamp_V_8_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_1_load"/></StgValue>
</operation>

<operation id="1618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1138 %sample_sliding_window_buffer_samples_timestamp_V_8_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_0_addr"/></StgValue>
</operation>

<operation id="1619" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1139 %sample_sliding_window_buffer_samples_timestamp_V_8_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_0_load"/></StgValue>
</operation>

<operation id="1620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1140 %sample_sliding_window_buffer_samples_sample_V_8_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_11_addr"/></StgValue>
</operation>

<operation id="1621" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1141 %sample_sliding_window_buffer_samples_sample_V_8_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_11_load"/></StgValue>
</operation>

<operation id="1622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1142 %sample_sliding_window_buffer_samples_sample_V_8_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_10_addr"/></StgValue>
</operation>

<operation id="1623" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1143 %sample_sliding_window_buffer_samples_sample_V_8_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_10_load"/></StgValue>
</operation>

<operation id="1624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1144 %sample_sliding_window_buffer_samples_sample_V_8_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_9_addr"/></StgValue>
</operation>

<operation id="1625" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1145 %sample_sliding_window_buffer_samples_sample_V_8_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_9_load"/></StgValue>
</operation>

<operation id="1626" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1146 %sample_sliding_window_buffer_samples_sample_V_8_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_8_addr"/></StgValue>
</operation>

<operation id="1627" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1147 %sample_sliding_window_buffer_samples_sample_V_8_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_8_load"/></StgValue>
</operation>

<operation id="1628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1148 %sample_sliding_window_buffer_samples_sample_V_8_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_7_addr"/></StgValue>
</operation>

<operation id="1629" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1149 %sample_sliding_window_buffer_samples_sample_V_8_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_7_load"/></StgValue>
</operation>

<operation id="1630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1150 %sample_sliding_window_buffer_samples_sample_V_8_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_6_addr"/></StgValue>
</operation>

<operation id="1631" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1151 %sample_sliding_window_buffer_samples_sample_V_8_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_6_load"/></StgValue>
</operation>

<operation id="1632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1152 %sample_sliding_window_buffer_samples_sample_V_8_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_5_addr"/></StgValue>
</operation>

<operation id="1633" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1153 %sample_sliding_window_buffer_samples_sample_V_8_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_5_load"/></StgValue>
</operation>

<operation id="1634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1154 %sample_sliding_window_buffer_samples_sample_V_8_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_4_addr"/></StgValue>
</operation>

<operation id="1635" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1155 %sample_sliding_window_buffer_samples_sample_V_8_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_4_load"/></StgValue>
</operation>

<operation id="1636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1156 %sample_sliding_window_buffer_samples_sample_V_8_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_3_addr"/></StgValue>
</operation>

<operation id="1637" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1157 %sample_sliding_window_buffer_samples_sample_V_8_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_3_load"/></StgValue>
</operation>

<operation id="1638" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1158 %sample_sliding_window_buffer_samples_sample_V_8_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_2_addr"/></StgValue>
</operation>

<operation id="1639" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1159 %sample_sliding_window_buffer_samples_sample_V_8_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_2_load"/></StgValue>
</operation>

<operation id="1640" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1160 %sample_sliding_window_buffer_samples_sample_V_8_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_1_addr"/></StgValue>
</operation>

<operation id="1641" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1161 %sample_sliding_window_buffer_samples_sample_V_8_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_1_load"/></StgValue>
</operation>

<operation id="1642" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1162 %sample_sliding_window_buffer_samples_sample_V_8_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_0_addr"/></StgValue>
</operation>

<operation id="1643" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1163 %sample_sliding_window_buffer_samples_sample_V_8_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_0_load"/></StgValue>
</operation>

<operation id="1644" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1165 %sample_sliding_window_buffer_samples_timestamp_V_7_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_11_load"/></StgValue>
</operation>

<operation id="1645" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1167 %sample_sliding_window_buffer_samples_timestamp_V_7_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_10_load"/></StgValue>
</operation>

<operation id="1646" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1169 %sample_sliding_window_buffer_samples_timestamp_V_7_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_9_load"/></StgValue>
</operation>

<operation id="1647" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1171 %sample_sliding_window_buffer_samples_timestamp_V_7_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_8_load"/></StgValue>
</operation>

<operation id="1648" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1173 %sample_sliding_window_buffer_samples_timestamp_V_7_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_7_load"/></StgValue>
</operation>

<operation id="1649" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1175 %sample_sliding_window_buffer_samples_timestamp_V_7_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_6_load"/></StgValue>
</operation>

<operation id="1650" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1177 %sample_sliding_window_buffer_samples_timestamp_V_7_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_5_load"/></StgValue>
</operation>

<operation id="1651" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1179 %sample_sliding_window_buffer_samples_timestamp_V_7_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_4_load"/></StgValue>
</operation>

<operation id="1652" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1181 %sample_sliding_window_buffer_samples_timestamp_V_7_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_3_load"/></StgValue>
</operation>

<operation id="1653" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1183 %sample_sliding_window_buffer_samples_timestamp_V_7_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_2_load"/></StgValue>
</operation>

<operation id="1654" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1185 %sample_sliding_window_buffer_samples_timestamp_V_7_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_1_load"/></StgValue>
</operation>

<operation id="1655" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1187 %sample_sliding_window_buffer_samples_timestamp_V_7_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_0_load"/></StgValue>
</operation>

<operation id="1656" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1189 %sample_sliding_window_buffer_samples_sample_V_7_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_11_load"/></StgValue>
</operation>

<operation id="1657" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1191 %sample_sliding_window_buffer_samples_sample_V_7_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_10_load"/></StgValue>
</operation>

<operation id="1658" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1193 %sample_sliding_window_buffer_samples_sample_V_7_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_9_load"/></StgValue>
</operation>

<operation id="1659" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1195 %sample_sliding_window_buffer_samples_sample_V_7_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_8_load"/></StgValue>
</operation>

<operation id="1660" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1197 %sample_sliding_window_buffer_samples_sample_V_7_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_7_load"/></StgValue>
</operation>

<operation id="1661" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1199 %sample_sliding_window_buffer_samples_sample_V_7_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_6_load"/></StgValue>
</operation>

<operation id="1662" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1201 %sample_sliding_window_buffer_samples_sample_V_7_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_5_load"/></StgValue>
</operation>

<operation id="1663" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1203 %sample_sliding_window_buffer_samples_sample_V_7_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_4_load"/></StgValue>
</operation>

<operation id="1664" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1205 %sample_sliding_window_buffer_samples_sample_V_7_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_3_load"/></StgValue>
</operation>

<operation id="1665" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1207 %sample_sliding_window_buffer_samples_sample_V_7_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_2_load"/></StgValue>
</operation>

<operation id="1666" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1209 %sample_sliding_window_buffer_samples_sample_V_7_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_1_load"/></StgValue>
</operation>

<operation id="1667" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1211 %sample_sliding_window_buffer_samples_sample_V_7_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_0_load"/></StgValue>
</operation>

<operation id="1668" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1213 %sample_sliding_window_buffer_samples_timestamp_V_6_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_11_load"/></StgValue>
</operation>

<operation id="1669" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1215 %sample_sliding_window_buffer_samples_timestamp_V_6_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_10_load"/></StgValue>
</operation>

<operation id="1670" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1217 %sample_sliding_window_buffer_samples_timestamp_V_6_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_9_load"/></StgValue>
</operation>

<operation id="1671" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1219 %sample_sliding_window_buffer_samples_timestamp_V_6_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_8_load"/></StgValue>
</operation>

<operation id="1672" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1221 %sample_sliding_window_buffer_samples_timestamp_V_6_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_7_load"/></StgValue>
</operation>

<operation id="1673" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1223 %sample_sliding_window_buffer_samples_timestamp_V_6_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_6_load"/></StgValue>
</operation>

<operation id="1674" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1225 %sample_sliding_window_buffer_samples_timestamp_V_6_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_5_load"/></StgValue>
</operation>

<operation id="1675" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1227 %sample_sliding_window_buffer_samples_timestamp_V_6_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_4_load"/></StgValue>
</operation>

<operation id="1676" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1229 %sample_sliding_window_buffer_samples_timestamp_V_6_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_3_load"/></StgValue>
</operation>

<operation id="1677" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1231 %sample_sliding_window_buffer_samples_timestamp_V_6_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_2_load"/></StgValue>
</operation>

<operation id="1678" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1233 %sample_sliding_window_buffer_samples_timestamp_V_6_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_1_load"/></StgValue>
</operation>

<operation id="1679" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1235 %sample_sliding_window_buffer_samples_timestamp_V_6_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_0_load"/></StgValue>
</operation>

<operation id="1680" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1237 %sample_sliding_window_buffer_samples_sample_V_6_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_11_load"/></StgValue>
</operation>

<operation id="1681" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1239 %sample_sliding_window_buffer_samples_sample_V_6_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_10_load"/></StgValue>
</operation>

<operation id="1682" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1241 %sample_sliding_window_buffer_samples_sample_V_6_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_9_load"/></StgValue>
</operation>

<operation id="1683" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1243 %sample_sliding_window_buffer_samples_sample_V_6_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_8_load"/></StgValue>
</operation>

<operation id="1684" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1245 %sample_sliding_window_buffer_samples_sample_V_6_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_7_load"/></StgValue>
</operation>

<operation id="1685" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1247 %sample_sliding_window_buffer_samples_sample_V_6_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_6_load"/></StgValue>
</operation>

<operation id="1686" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1249 %sample_sliding_window_buffer_samples_sample_V_6_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_5_load"/></StgValue>
</operation>

<operation id="1687" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1251 %sample_sliding_window_buffer_samples_sample_V_6_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_4_load"/></StgValue>
</operation>

<operation id="1688" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1253 %sample_sliding_window_buffer_samples_sample_V_6_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_3_load"/></StgValue>
</operation>

<operation id="1689" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1255 %sample_sliding_window_buffer_samples_sample_V_6_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_2_load"/></StgValue>
</operation>

<operation id="1690" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1257 %sample_sliding_window_buffer_samples_sample_V_6_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_1_load"/></StgValue>
</operation>

<operation id="1691" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1259 %sample_sliding_window_buffer_samples_sample_V_6_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_0_load"/></StgValue>
</operation>

<operation id="1692" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1692 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_0_load, i5 %period_samples_0_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1693" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1693 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_1_load, i5 %period_samples_1_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1694" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1694 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_2_load, i5 %period_samples_2_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1695" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1695 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_3_load, i5 %period_samples_3_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1696" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1696 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_4_load, i5 %period_samples_4_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1697" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1697 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_5_load, i5 %period_samples_5_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1698" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1698 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_6_load, i5 %period_samples_6_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1699" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1699 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_7_load, i5 %period_samples_7_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1700" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1700 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_8_load, i5 %period_samples_8_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1701" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1701 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_9_load, i5 %period_samples_9_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1702" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1702 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_10_load, i5 %period_samples_10_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1703" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1703 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_11_load, i5 %period_samples_11_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1704" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1704 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_0_load, i5 %period_samples_0_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1705" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1705 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_1_load, i5 %period_samples_1_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1706" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1706 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_2_load, i5 %period_samples_2_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1707" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1707 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_3_load, i5 %period_samples_3_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1708" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1708 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_4_load, i5 %period_samples_4_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1709" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1709 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_5_load, i5 %period_samples_5_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1710" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1710 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_6_load, i5 %period_samples_6_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1711" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1711 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_7_load, i5 %period_samples_7_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1712" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1712 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_8_load, i5 %period_samples_8_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1713" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1713 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_9_load, i5 %period_samples_9_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1714" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1714 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_10_load, i5 %period_samples_10_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1715" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1715 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_11_load, i5 %period_samples_11_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1716" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1716 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_0_load, i5 %period_samples_0_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1717" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1717 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_1_load, i5 %period_samples_1_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1718" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1718 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_2_load, i5 %period_samples_2_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1719" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1719 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_3_load, i5 %period_samples_3_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1720" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1720 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_4_load, i5 %period_samples_4_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1721" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1721 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_5_load, i5 %period_samples_5_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1722" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1722 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_6_load, i5 %period_samples_6_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1723" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1723 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_7_load, i5 %period_samples_7_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1724" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1724 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_8_load, i5 %period_samples_8_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1725" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1725 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_9_load, i5 %period_samples_9_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1726" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1726 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_10_load, i5 %period_samples_10_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1727" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1727 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_11_load, i5 %period_samples_11_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1728" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1728 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_0_load, i5 %period_samples_0_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1729" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1729 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_1_load, i5 %period_samples_1_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1730" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1730 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_2_load, i5 %period_samples_2_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1731" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1731 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_3_load, i5 %period_samples_3_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1732" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1732 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_4_load, i5 %period_samples_4_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1733" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1733 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_5_load, i5 %period_samples_5_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1734" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1734 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_6_load, i5 %period_samples_6_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1735" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1735 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_7_load, i5 %period_samples_7_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1736" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1736 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_8_load, i5 %period_samples_8_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1737" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1737 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_9_load, i5 %period_samples_9_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1738" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1738 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_10_load, i5 %period_samples_10_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1739" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1739 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_11_load, i5 %period_samples_11_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1740" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:972 %sample_sliding_window_buffer_samples_timestamp_V_11_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_11_addr"/></StgValue>
</operation>

<operation id="1741" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:973 %sample_sliding_window_buffer_samples_timestamp_V_11_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_11_load"/></StgValue>
</operation>

<operation id="1742" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:974 %sample_sliding_window_buffer_samples_timestamp_V_11_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_10_addr"/></StgValue>
</operation>

<operation id="1743" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:975 %sample_sliding_window_buffer_samples_timestamp_V_11_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_10_load"/></StgValue>
</operation>

<operation id="1744" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:976 %sample_sliding_window_buffer_samples_timestamp_V_11_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_9_addr"/></StgValue>
</operation>

<operation id="1745" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:977 %sample_sliding_window_buffer_samples_timestamp_V_11_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_9_load"/></StgValue>
</operation>

<operation id="1746" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:978 %sample_sliding_window_buffer_samples_timestamp_V_11_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_8_addr"/></StgValue>
</operation>

<operation id="1747" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:979 %sample_sliding_window_buffer_samples_timestamp_V_11_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_8_load"/></StgValue>
</operation>

<operation id="1748" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:980 %sample_sliding_window_buffer_samples_timestamp_V_11_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_7_addr"/></StgValue>
</operation>

<operation id="1749" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:981 %sample_sliding_window_buffer_samples_timestamp_V_11_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_7_load"/></StgValue>
</operation>

<operation id="1750" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:982 %sample_sliding_window_buffer_samples_timestamp_V_11_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_6_addr"/></StgValue>
</operation>

<operation id="1751" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:983 %sample_sliding_window_buffer_samples_timestamp_V_11_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_6_load"/></StgValue>
</operation>

<operation id="1752" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:984 %sample_sliding_window_buffer_samples_timestamp_V_11_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_5_addr"/></StgValue>
</operation>

<operation id="1753" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:985 %sample_sliding_window_buffer_samples_timestamp_V_11_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_5_load"/></StgValue>
</operation>

<operation id="1754" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:986 %sample_sliding_window_buffer_samples_timestamp_V_11_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_4_addr"/></StgValue>
</operation>

<operation id="1755" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:987 %sample_sliding_window_buffer_samples_timestamp_V_11_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_4_load"/></StgValue>
</operation>

<operation id="1756" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:988 %sample_sliding_window_buffer_samples_timestamp_V_11_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_3_addr"/></StgValue>
</operation>

<operation id="1757" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:989 %sample_sliding_window_buffer_samples_timestamp_V_11_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_3_load"/></StgValue>
</operation>

<operation id="1758" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:990 %sample_sliding_window_buffer_samples_timestamp_V_11_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_2_addr"/></StgValue>
</operation>

<operation id="1759" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:991 %sample_sliding_window_buffer_samples_timestamp_V_11_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_2_load"/></StgValue>
</operation>

<operation id="1760" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:992 %sample_sliding_window_buffer_samples_timestamp_V_11_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_1_addr"/></StgValue>
</operation>

<operation id="1761" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:993 %sample_sliding_window_buffer_samples_timestamp_V_11_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_1_load"/></StgValue>
</operation>

<operation id="1762" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:994 %sample_sliding_window_buffer_samples_timestamp_V_11_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_0_addr"/></StgValue>
</operation>

<operation id="1763" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:995 %sample_sliding_window_buffer_samples_timestamp_V_11_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_0_load"/></StgValue>
</operation>

<operation id="1764" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:996 %sample_sliding_window_buffer_samples_sample_V_11_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_11_addr"/></StgValue>
</operation>

<operation id="1765" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:997 %sample_sliding_window_buffer_samples_sample_V_11_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_11_load"/></StgValue>
</operation>

<operation id="1766" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:998 %sample_sliding_window_buffer_samples_sample_V_11_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_10_addr"/></StgValue>
</operation>

<operation id="1767" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:999 %sample_sliding_window_buffer_samples_sample_V_11_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_10_load"/></StgValue>
</operation>

<operation id="1768" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1000 %sample_sliding_window_buffer_samples_sample_V_11_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_9_addr"/></StgValue>
</operation>

<operation id="1769" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1001 %sample_sliding_window_buffer_samples_sample_V_11_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_9_load"/></StgValue>
</operation>

<operation id="1770" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1002 %sample_sliding_window_buffer_samples_sample_V_11_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_8_addr"/></StgValue>
</operation>

<operation id="1771" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1003 %sample_sliding_window_buffer_samples_sample_V_11_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_8_load"/></StgValue>
</operation>

<operation id="1772" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1004 %sample_sliding_window_buffer_samples_sample_V_11_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_7_addr"/></StgValue>
</operation>

<operation id="1773" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1005 %sample_sliding_window_buffer_samples_sample_V_11_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_7_load"/></StgValue>
</operation>

<operation id="1774" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1006 %sample_sliding_window_buffer_samples_sample_V_11_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_6_addr"/></StgValue>
</operation>

<operation id="1775" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1007 %sample_sliding_window_buffer_samples_sample_V_11_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_6_load"/></StgValue>
</operation>

<operation id="1776" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1008 %sample_sliding_window_buffer_samples_sample_V_11_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_5_addr"/></StgValue>
</operation>

<operation id="1777" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1009 %sample_sliding_window_buffer_samples_sample_V_11_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_5_load"/></StgValue>
</operation>

<operation id="1778" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1010 %sample_sliding_window_buffer_samples_sample_V_11_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_4_addr"/></StgValue>
</operation>

<operation id="1779" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1011 %sample_sliding_window_buffer_samples_sample_V_11_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_4_load"/></StgValue>
</operation>

<operation id="1780" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1012 %sample_sliding_window_buffer_samples_sample_V_11_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_3_addr"/></StgValue>
</operation>

<operation id="1781" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1013 %sample_sliding_window_buffer_samples_sample_V_11_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_3_load"/></StgValue>
</operation>

<operation id="1782" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1014 %sample_sliding_window_buffer_samples_sample_V_11_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_2_addr"/></StgValue>
</operation>

<operation id="1783" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1015 %sample_sliding_window_buffer_samples_sample_V_11_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_2_load"/></StgValue>
</operation>

<operation id="1784" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1016 %sample_sliding_window_buffer_samples_sample_V_11_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_1_addr"/></StgValue>
</operation>

<operation id="1785" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1017 %sample_sliding_window_buffer_samples_sample_V_11_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_1_load"/></StgValue>
</operation>

<operation id="1786" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1018 %sample_sliding_window_buffer_samples_sample_V_11_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_0_addr"/></StgValue>
</operation>

<operation id="1787" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1019 %sample_sliding_window_buffer_samples_sample_V_11_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_0_load"/></StgValue>
</operation>

<operation id="1788" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1020 %sample_sliding_window_buffer_samples_timestamp_V_10_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_11_addr"/></StgValue>
</operation>

<operation id="1789" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1021 %sample_sliding_window_buffer_samples_timestamp_V_10_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_11_load"/></StgValue>
</operation>

<operation id="1790" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1022 %sample_sliding_window_buffer_samples_timestamp_V_10_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_10_addr"/></StgValue>
</operation>

<operation id="1791" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1023 %sample_sliding_window_buffer_samples_timestamp_V_10_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_10_load"/></StgValue>
</operation>

<operation id="1792" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1024 %sample_sliding_window_buffer_samples_timestamp_V_10_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_9_addr"/></StgValue>
</operation>

<operation id="1793" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1025 %sample_sliding_window_buffer_samples_timestamp_V_10_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_9_load"/></StgValue>
</operation>

<operation id="1794" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1026 %sample_sliding_window_buffer_samples_timestamp_V_10_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_8_addr"/></StgValue>
</operation>

<operation id="1795" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1027 %sample_sliding_window_buffer_samples_timestamp_V_10_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_8_load"/></StgValue>
</operation>

<operation id="1796" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1028 %sample_sliding_window_buffer_samples_timestamp_V_10_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_7_addr"/></StgValue>
</operation>

<operation id="1797" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1029 %sample_sliding_window_buffer_samples_timestamp_V_10_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_7_load"/></StgValue>
</operation>

<operation id="1798" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1030 %sample_sliding_window_buffer_samples_timestamp_V_10_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_6_addr"/></StgValue>
</operation>

<operation id="1799" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1031 %sample_sliding_window_buffer_samples_timestamp_V_10_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_6_load"/></StgValue>
</operation>

<operation id="1800" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1032 %sample_sliding_window_buffer_samples_timestamp_V_10_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_5_addr"/></StgValue>
</operation>

<operation id="1801" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1033 %sample_sliding_window_buffer_samples_timestamp_V_10_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_5_load"/></StgValue>
</operation>

<operation id="1802" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1034 %sample_sliding_window_buffer_samples_timestamp_V_10_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_4_addr"/></StgValue>
</operation>

<operation id="1803" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1035 %sample_sliding_window_buffer_samples_timestamp_V_10_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_4_load"/></StgValue>
</operation>

<operation id="1804" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1036 %sample_sliding_window_buffer_samples_timestamp_V_10_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_3_addr"/></StgValue>
</operation>

<operation id="1805" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1037 %sample_sliding_window_buffer_samples_timestamp_V_10_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_3_load"/></StgValue>
</operation>

<operation id="1806" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1038 %sample_sliding_window_buffer_samples_timestamp_V_10_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_2_addr"/></StgValue>
</operation>

<operation id="1807" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1039 %sample_sliding_window_buffer_samples_timestamp_V_10_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_2_load"/></StgValue>
</operation>

<operation id="1808" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1040 %sample_sliding_window_buffer_samples_timestamp_V_10_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_1_addr"/></StgValue>
</operation>

<operation id="1809" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1041 %sample_sliding_window_buffer_samples_timestamp_V_10_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_1_load"/></StgValue>
</operation>

<operation id="1810" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1042 %sample_sliding_window_buffer_samples_timestamp_V_10_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_0_addr"/></StgValue>
</operation>

<operation id="1811" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1043 %sample_sliding_window_buffer_samples_timestamp_V_10_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_0_load"/></StgValue>
</operation>

<operation id="1812" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1044 %sample_sliding_window_buffer_samples_sample_V_10_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_11_addr"/></StgValue>
</operation>

<operation id="1813" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1045 %sample_sliding_window_buffer_samples_sample_V_10_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_11_load"/></StgValue>
</operation>

<operation id="1814" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1046 %sample_sliding_window_buffer_samples_sample_V_10_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_10_addr"/></StgValue>
</operation>

<operation id="1815" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1047 %sample_sliding_window_buffer_samples_sample_V_10_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_10_load"/></StgValue>
</operation>

<operation id="1816" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1048 %sample_sliding_window_buffer_samples_sample_V_10_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_9_addr"/></StgValue>
</operation>

<operation id="1817" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1049 %sample_sliding_window_buffer_samples_sample_V_10_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_9_load"/></StgValue>
</operation>

<operation id="1818" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1050 %sample_sliding_window_buffer_samples_sample_V_10_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_8_addr"/></StgValue>
</operation>

<operation id="1819" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1051 %sample_sliding_window_buffer_samples_sample_V_10_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_8_load"/></StgValue>
</operation>

<operation id="1820" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1052 %sample_sliding_window_buffer_samples_sample_V_10_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_7_addr"/></StgValue>
</operation>

<operation id="1821" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1053 %sample_sliding_window_buffer_samples_sample_V_10_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_7_load"/></StgValue>
</operation>

<operation id="1822" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1054 %sample_sliding_window_buffer_samples_sample_V_10_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_6_addr"/></StgValue>
</operation>

<operation id="1823" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1055 %sample_sliding_window_buffer_samples_sample_V_10_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_6_load"/></StgValue>
</operation>

<operation id="1824" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1056 %sample_sliding_window_buffer_samples_sample_V_10_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_5_addr"/></StgValue>
</operation>

<operation id="1825" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1057 %sample_sliding_window_buffer_samples_sample_V_10_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_5_load"/></StgValue>
</operation>

<operation id="1826" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1058 %sample_sliding_window_buffer_samples_sample_V_10_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_4_addr"/></StgValue>
</operation>

<operation id="1827" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1059 %sample_sliding_window_buffer_samples_sample_V_10_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_4_load"/></StgValue>
</operation>

<operation id="1828" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1060 %sample_sliding_window_buffer_samples_sample_V_10_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_3_addr"/></StgValue>
</operation>

<operation id="1829" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1061 %sample_sliding_window_buffer_samples_sample_V_10_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_3_load"/></StgValue>
</operation>

<operation id="1830" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1062 %sample_sliding_window_buffer_samples_sample_V_10_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_2_addr"/></StgValue>
</operation>

<operation id="1831" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1063 %sample_sliding_window_buffer_samples_sample_V_10_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_2_load"/></StgValue>
</operation>

<operation id="1832" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1064 %sample_sliding_window_buffer_samples_sample_V_10_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_1_addr"/></StgValue>
</operation>

<operation id="1833" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1065 %sample_sliding_window_buffer_samples_sample_V_10_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_1_load"/></StgValue>
</operation>

<operation id="1834" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1066 %sample_sliding_window_buffer_samples_sample_V_10_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_0_addr"/></StgValue>
</operation>

<operation id="1835" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1067 %sample_sliding_window_buffer_samples_sample_V_10_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_0_load"/></StgValue>
</operation>

<operation id="1836" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1069 %sample_sliding_window_buffer_samples_timestamp_V_9_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_11_load"/></StgValue>
</operation>

<operation id="1837" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1071 %sample_sliding_window_buffer_samples_timestamp_V_9_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_10_load"/></StgValue>
</operation>

<operation id="1838" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1073 %sample_sliding_window_buffer_samples_timestamp_V_9_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_9_load"/></StgValue>
</operation>

<operation id="1839" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1075 %sample_sliding_window_buffer_samples_timestamp_V_9_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_8_load"/></StgValue>
</operation>

<operation id="1840" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1077 %sample_sliding_window_buffer_samples_timestamp_V_9_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_7_load"/></StgValue>
</operation>

<operation id="1841" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1079 %sample_sliding_window_buffer_samples_timestamp_V_9_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_6_load"/></StgValue>
</operation>

<operation id="1842" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1081 %sample_sliding_window_buffer_samples_timestamp_V_9_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_5_load"/></StgValue>
</operation>

<operation id="1843" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1083 %sample_sliding_window_buffer_samples_timestamp_V_9_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_4_load"/></StgValue>
</operation>

<operation id="1844" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1085 %sample_sliding_window_buffer_samples_timestamp_V_9_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_3_load"/></StgValue>
</operation>

<operation id="1845" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1087 %sample_sliding_window_buffer_samples_timestamp_V_9_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_2_load"/></StgValue>
</operation>

<operation id="1846" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1089 %sample_sliding_window_buffer_samples_timestamp_V_9_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_1_load"/></StgValue>
</operation>

<operation id="1847" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1091 %sample_sliding_window_buffer_samples_timestamp_V_9_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_0_load"/></StgValue>
</operation>

<operation id="1848" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1093 %sample_sliding_window_buffer_samples_sample_V_9_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_11_load"/></StgValue>
</operation>

<operation id="1849" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1095 %sample_sliding_window_buffer_samples_sample_V_9_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_10_load"/></StgValue>
</operation>

<operation id="1850" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1097 %sample_sliding_window_buffer_samples_sample_V_9_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_9_load"/></StgValue>
</operation>

<operation id="1851" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1099 %sample_sliding_window_buffer_samples_sample_V_9_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_8_load"/></StgValue>
</operation>

<operation id="1852" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1101 %sample_sliding_window_buffer_samples_sample_V_9_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_7_load"/></StgValue>
</operation>

<operation id="1853" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1103 %sample_sliding_window_buffer_samples_sample_V_9_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_6_load"/></StgValue>
</operation>

<operation id="1854" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1105 %sample_sliding_window_buffer_samples_sample_V_9_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_5_load"/></StgValue>
</operation>

<operation id="1855" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1107 %sample_sliding_window_buffer_samples_sample_V_9_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_4_load"/></StgValue>
</operation>

<operation id="1856" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1109 %sample_sliding_window_buffer_samples_sample_V_9_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_3_load"/></StgValue>
</operation>

<operation id="1857" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1111 %sample_sliding_window_buffer_samples_sample_V_9_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_2_load"/></StgValue>
</operation>

<operation id="1858" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1113 %sample_sliding_window_buffer_samples_sample_V_9_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_1_load"/></StgValue>
</operation>

<operation id="1859" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1115 %sample_sliding_window_buffer_samples_sample_V_9_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_0_load"/></StgValue>
</operation>

<operation id="1860" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1117 %sample_sliding_window_buffer_samples_timestamp_V_8_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_11_load"/></StgValue>
</operation>

<operation id="1861" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1119 %sample_sliding_window_buffer_samples_timestamp_V_8_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_10_load"/></StgValue>
</operation>

<operation id="1862" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1121 %sample_sliding_window_buffer_samples_timestamp_V_8_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_9_load"/></StgValue>
</operation>

<operation id="1863" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1123 %sample_sliding_window_buffer_samples_timestamp_V_8_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_8_load"/></StgValue>
</operation>

<operation id="1864" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1125 %sample_sliding_window_buffer_samples_timestamp_V_8_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_7_load"/></StgValue>
</operation>

<operation id="1865" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1127 %sample_sliding_window_buffer_samples_timestamp_V_8_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_6_load"/></StgValue>
</operation>

<operation id="1866" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1129 %sample_sliding_window_buffer_samples_timestamp_V_8_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_5_load"/></StgValue>
</operation>

<operation id="1867" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1131 %sample_sliding_window_buffer_samples_timestamp_V_8_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_4_load"/></StgValue>
</operation>

<operation id="1868" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1133 %sample_sliding_window_buffer_samples_timestamp_V_8_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_3_load"/></StgValue>
</operation>

<operation id="1869" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1135 %sample_sliding_window_buffer_samples_timestamp_V_8_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_2_load"/></StgValue>
</operation>

<operation id="1870" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1137 %sample_sliding_window_buffer_samples_timestamp_V_8_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_1_load"/></StgValue>
</operation>

<operation id="1871" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1139 %sample_sliding_window_buffer_samples_timestamp_V_8_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_0_load"/></StgValue>
</operation>

<operation id="1872" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1141 %sample_sliding_window_buffer_samples_sample_V_8_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_11_load"/></StgValue>
</operation>

<operation id="1873" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1143 %sample_sliding_window_buffer_samples_sample_V_8_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_10_load"/></StgValue>
</operation>

<operation id="1874" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1145 %sample_sliding_window_buffer_samples_sample_V_8_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_9_load"/></StgValue>
</operation>

<operation id="1875" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1147 %sample_sliding_window_buffer_samples_sample_V_8_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_8_load"/></StgValue>
</operation>

<operation id="1876" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1149 %sample_sliding_window_buffer_samples_sample_V_8_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_7_load"/></StgValue>
</operation>

<operation id="1877" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1151 %sample_sliding_window_buffer_samples_sample_V_8_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_6_load"/></StgValue>
</operation>

<operation id="1878" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1153 %sample_sliding_window_buffer_samples_sample_V_8_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_5_load"/></StgValue>
</operation>

<operation id="1879" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1155 %sample_sliding_window_buffer_samples_sample_V_8_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_4_load"/></StgValue>
</operation>

<operation id="1880" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1157 %sample_sliding_window_buffer_samples_sample_V_8_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_3_load"/></StgValue>
</operation>

<operation id="1881" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1159 %sample_sliding_window_buffer_samples_sample_V_8_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_2_load"/></StgValue>
</operation>

<operation id="1882" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1161 %sample_sliding_window_buffer_samples_sample_V_8_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_1_load"/></StgValue>
</operation>

<operation id="1883" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1163 %sample_sliding_window_buffer_samples_sample_V_8_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_0_load"/></StgValue>
</operation>

<operation id="1884" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1740 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_0_load, i5 %period_samples_0_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1885" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1741 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_1_load, i5 %period_samples_1_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1886" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1742 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_2_load, i5 %period_samples_2_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1887" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1743 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_3_load, i5 %period_samples_3_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1888" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1744 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_4_load, i5 %period_samples_4_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1889" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1745 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_5_load, i5 %period_samples_5_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1890" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1746 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_6_load, i5 %period_samples_6_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1891" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1747 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_7_load, i5 %period_samples_7_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1892" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1748 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_8_load, i5 %period_samples_8_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1893" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1749 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_9_load, i5 %period_samples_9_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1894" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1750 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_10_load, i5 %period_samples_10_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1895" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1751 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_11_load, i5 %period_samples_11_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1896" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1752 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_0_load, i5 %period_samples_0_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1897" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1753 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_1_load, i5 %period_samples_1_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1898" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1754 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_2_load, i5 %period_samples_2_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1899" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1755 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_3_load, i5 %period_samples_3_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1900" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1756 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_4_load, i5 %period_samples_4_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1901" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1757 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_5_load, i5 %period_samples_5_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1902" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1758 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_6_load, i5 %period_samples_6_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1903" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1759 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_7_load, i5 %period_samples_7_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1904" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1760 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_8_load, i5 %period_samples_8_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1905" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1761 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_9_load, i5 %period_samples_9_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1906" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1762 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_10_load, i5 %period_samples_10_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1907" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1763 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_11_load, i5 %period_samples_11_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1908" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1764 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_0_load, i5 %period_samples_0_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1909" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1765 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_1_load, i5 %period_samples_1_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1910" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1766 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_2_load, i5 %period_samples_2_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1911" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1767 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_3_load, i5 %period_samples_3_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1912" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1768 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_4_load, i5 %period_samples_4_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1913" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1769 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_5_load, i5 %period_samples_5_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1914" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1770 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_6_load, i5 %period_samples_6_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1915" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1771 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_7_load, i5 %period_samples_7_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1916" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1772 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_8_load, i5 %period_samples_8_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1917" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1773 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_9_load, i5 %period_samples_9_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1918" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1774 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_10_load, i5 %period_samples_10_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1919" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1775 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_11_load, i5 %period_samples_11_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1920" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1776 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_0_load, i5 %period_samples_0_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1921" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1777 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_1_load, i5 %period_samples_1_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1922" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1778 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_2_load, i5 %period_samples_2_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1923" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1779 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_3_load, i5 %period_samples_3_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1924" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1780 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_4_load, i5 %period_samples_4_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1925" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1781 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_5_load, i5 %period_samples_5_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1926" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1782 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_6_load, i5 %period_samples_6_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1927" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1783 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_7_load, i5 %period_samples_7_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1928" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1784 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_8_load, i5 %period_samples_8_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1929" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1785 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_9_load, i5 %period_samples_9_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1930" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1786 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_10_load, i5 %period_samples_10_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1931" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1787 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_11_load, i5 %period_samples_11_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1932" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:876 %sample_sliding_window_buffer_samples_timestamp_V_13_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_11_addr"/></StgValue>
</operation>

<operation id="1933" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:877 %sample_sliding_window_buffer_samples_timestamp_V_13_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_11_load"/></StgValue>
</operation>

<operation id="1934" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:878 %sample_sliding_window_buffer_samples_timestamp_V_13_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_10_addr"/></StgValue>
</operation>

<operation id="1935" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:879 %sample_sliding_window_buffer_samples_timestamp_V_13_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_10_load"/></StgValue>
</operation>

<operation id="1936" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:880 %sample_sliding_window_buffer_samples_timestamp_V_13_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_9_addr"/></StgValue>
</operation>

<operation id="1937" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:881 %sample_sliding_window_buffer_samples_timestamp_V_13_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_9_load"/></StgValue>
</operation>

<operation id="1938" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:882 %sample_sliding_window_buffer_samples_timestamp_V_13_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_8_addr"/></StgValue>
</operation>

<operation id="1939" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:883 %sample_sliding_window_buffer_samples_timestamp_V_13_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_8_load"/></StgValue>
</operation>

<operation id="1940" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:884 %sample_sliding_window_buffer_samples_timestamp_V_13_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_7_addr"/></StgValue>
</operation>

<operation id="1941" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:885 %sample_sliding_window_buffer_samples_timestamp_V_13_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_7_load"/></StgValue>
</operation>

<operation id="1942" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:886 %sample_sliding_window_buffer_samples_timestamp_V_13_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_6_addr"/></StgValue>
</operation>

<operation id="1943" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:887 %sample_sliding_window_buffer_samples_timestamp_V_13_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_6_load"/></StgValue>
</operation>

<operation id="1944" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:888 %sample_sliding_window_buffer_samples_timestamp_V_13_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_5_addr"/></StgValue>
</operation>

<operation id="1945" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:889 %sample_sliding_window_buffer_samples_timestamp_V_13_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_5_load"/></StgValue>
</operation>

<operation id="1946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:890 %sample_sliding_window_buffer_samples_timestamp_V_13_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_4_addr"/></StgValue>
</operation>

<operation id="1947" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:891 %sample_sliding_window_buffer_samples_timestamp_V_13_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_4_load"/></StgValue>
</operation>

<operation id="1948" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:892 %sample_sliding_window_buffer_samples_timestamp_V_13_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_3_addr"/></StgValue>
</operation>

<operation id="1949" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:893 %sample_sliding_window_buffer_samples_timestamp_V_13_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_3_load"/></StgValue>
</operation>

<operation id="1950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:894 %sample_sliding_window_buffer_samples_timestamp_V_13_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_2_addr"/></StgValue>
</operation>

<operation id="1951" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:895 %sample_sliding_window_buffer_samples_timestamp_V_13_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_2_load"/></StgValue>
</operation>

<operation id="1952" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:896 %sample_sliding_window_buffer_samples_timestamp_V_13_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_1_addr"/></StgValue>
</operation>

<operation id="1953" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:897 %sample_sliding_window_buffer_samples_timestamp_V_13_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_1_load"/></StgValue>
</operation>

<operation id="1954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:898 %sample_sliding_window_buffer_samples_timestamp_V_13_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_0_addr"/></StgValue>
</operation>

<operation id="1955" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:899 %sample_sliding_window_buffer_samples_timestamp_V_13_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_0_load"/></StgValue>
</operation>

<operation id="1956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:900 %sample_sliding_window_buffer_samples_sample_V_13_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_11_addr"/></StgValue>
</operation>

<operation id="1957" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:901 %sample_sliding_window_buffer_samples_sample_V_13_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_11_load"/></StgValue>
</operation>

<operation id="1958" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:902 %sample_sliding_window_buffer_samples_sample_V_13_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_10_addr"/></StgValue>
</operation>

<operation id="1959" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:903 %sample_sliding_window_buffer_samples_sample_V_13_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_10_load"/></StgValue>
</operation>

<operation id="1960" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:904 %sample_sliding_window_buffer_samples_sample_V_13_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_9_addr"/></StgValue>
</operation>

<operation id="1961" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:905 %sample_sliding_window_buffer_samples_sample_V_13_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_9_load"/></StgValue>
</operation>

<operation id="1962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:906 %sample_sliding_window_buffer_samples_sample_V_13_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_8_addr"/></StgValue>
</operation>

<operation id="1963" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:907 %sample_sliding_window_buffer_samples_sample_V_13_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_8_load"/></StgValue>
</operation>

<operation id="1964" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:908 %sample_sliding_window_buffer_samples_sample_V_13_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_7_addr"/></StgValue>
</operation>

<operation id="1965" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:909 %sample_sliding_window_buffer_samples_sample_V_13_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_7_load"/></StgValue>
</operation>

<operation id="1966" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:910 %sample_sliding_window_buffer_samples_sample_V_13_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_6_addr"/></StgValue>
</operation>

<operation id="1967" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:911 %sample_sliding_window_buffer_samples_sample_V_13_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_6_load"/></StgValue>
</operation>

<operation id="1968" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:912 %sample_sliding_window_buffer_samples_sample_V_13_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_5_addr"/></StgValue>
</operation>

<operation id="1969" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:913 %sample_sliding_window_buffer_samples_sample_V_13_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_5_load"/></StgValue>
</operation>

<operation id="1970" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:914 %sample_sliding_window_buffer_samples_sample_V_13_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_4_addr"/></StgValue>
</operation>

<operation id="1971" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:915 %sample_sliding_window_buffer_samples_sample_V_13_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_4_load"/></StgValue>
</operation>

<operation id="1972" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:916 %sample_sliding_window_buffer_samples_sample_V_13_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_3_addr"/></StgValue>
</operation>

<operation id="1973" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:917 %sample_sliding_window_buffer_samples_sample_V_13_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_3_load"/></StgValue>
</operation>

<operation id="1974" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:918 %sample_sliding_window_buffer_samples_sample_V_13_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_2_addr"/></StgValue>
</operation>

<operation id="1975" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:919 %sample_sliding_window_buffer_samples_sample_V_13_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_2_load"/></StgValue>
</operation>

<operation id="1976" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:920 %sample_sliding_window_buffer_samples_sample_V_13_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_1_addr"/></StgValue>
</operation>

<operation id="1977" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:921 %sample_sliding_window_buffer_samples_sample_V_13_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_1_load"/></StgValue>
</operation>

<operation id="1978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:922 %sample_sliding_window_buffer_samples_sample_V_13_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_0_addr"/></StgValue>
</operation>

<operation id="1979" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:923 %sample_sliding_window_buffer_samples_sample_V_13_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_0_load"/></StgValue>
</operation>

<operation id="1980" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:924 %sample_sliding_window_buffer_samples_timestamp_V_12_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_11_addr"/></StgValue>
</operation>

<operation id="1981" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:925 %sample_sliding_window_buffer_samples_timestamp_V_12_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_11_load"/></StgValue>
</operation>

<operation id="1982" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:926 %sample_sliding_window_buffer_samples_timestamp_V_12_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_10_addr"/></StgValue>
</operation>

<operation id="1983" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:927 %sample_sliding_window_buffer_samples_timestamp_V_12_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_10_load"/></StgValue>
</operation>

<operation id="1984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:928 %sample_sliding_window_buffer_samples_timestamp_V_12_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_9_addr"/></StgValue>
</operation>

<operation id="1985" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:929 %sample_sliding_window_buffer_samples_timestamp_V_12_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_9_load"/></StgValue>
</operation>

<operation id="1986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:930 %sample_sliding_window_buffer_samples_timestamp_V_12_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_8_addr"/></StgValue>
</operation>

<operation id="1987" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:931 %sample_sliding_window_buffer_samples_timestamp_V_12_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_8_load"/></StgValue>
</operation>

<operation id="1988" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:932 %sample_sliding_window_buffer_samples_timestamp_V_12_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_7_addr"/></StgValue>
</operation>

<operation id="1989" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:933 %sample_sliding_window_buffer_samples_timestamp_V_12_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_7_load"/></StgValue>
</operation>

<operation id="1990" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:934 %sample_sliding_window_buffer_samples_timestamp_V_12_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_6_addr"/></StgValue>
</operation>

<operation id="1991" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:935 %sample_sliding_window_buffer_samples_timestamp_V_12_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_6_load"/></StgValue>
</operation>

<operation id="1992" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:936 %sample_sliding_window_buffer_samples_timestamp_V_12_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_5_addr"/></StgValue>
</operation>

<operation id="1993" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:937 %sample_sliding_window_buffer_samples_timestamp_V_12_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_5_load"/></StgValue>
</operation>

<operation id="1994" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:938 %sample_sliding_window_buffer_samples_timestamp_V_12_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_4_addr"/></StgValue>
</operation>

<operation id="1995" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:939 %sample_sliding_window_buffer_samples_timestamp_V_12_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_4_load"/></StgValue>
</operation>

<operation id="1996" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:940 %sample_sliding_window_buffer_samples_timestamp_V_12_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_3_addr"/></StgValue>
</operation>

<operation id="1997" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:941 %sample_sliding_window_buffer_samples_timestamp_V_12_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_3_load"/></StgValue>
</operation>

<operation id="1998" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:942 %sample_sliding_window_buffer_samples_timestamp_V_12_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_2_addr"/></StgValue>
</operation>

<operation id="1999" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:943 %sample_sliding_window_buffer_samples_timestamp_V_12_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_2_load"/></StgValue>
</operation>

<operation id="2000" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:944 %sample_sliding_window_buffer_samples_timestamp_V_12_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_1_addr"/></StgValue>
</operation>

<operation id="2001" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:945 %sample_sliding_window_buffer_samples_timestamp_V_12_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_1_load"/></StgValue>
</operation>

<operation id="2002" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:946 %sample_sliding_window_buffer_samples_timestamp_V_12_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_0_addr"/></StgValue>
</operation>

<operation id="2003" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:947 %sample_sliding_window_buffer_samples_timestamp_V_12_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_0_load"/></StgValue>
</operation>

<operation id="2004" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:948 %sample_sliding_window_buffer_samples_sample_V_12_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_11_addr"/></StgValue>
</operation>

<operation id="2005" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:949 %sample_sliding_window_buffer_samples_sample_V_12_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_11_load"/></StgValue>
</operation>

<operation id="2006" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:950 %sample_sliding_window_buffer_samples_sample_V_12_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_10_addr"/></StgValue>
</operation>

<operation id="2007" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:951 %sample_sliding_window_buffer_samples_sample_V_12_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_10_load"/></StgValue>
</operation>

<operation id="2008" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:952 %sample_sliding_window_buffer_samples_sample_V_12_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_9_addr"/></StgValue>
</operation>

<operation id="2009" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:953 %sample_sliding_window_buffer_samples_sample_V_12_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_9_load"/></StgValue>
</operation>

<operation id="2010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:954 %sample_sliding_window_buffer_samples_sample_V_12_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_8_addr"/></StgValue>
</operation>

<operation id="2011" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:955 %sample_sliding_window_buffer_samples_sample_V_12_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_8_load"/></StgValue>
</operation>

<operation id="2012" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:956 %sample_sliding_window_buffer_samples_sample_V_12_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_7_addr"/></StgValue>
</operation>

<operation id="2013" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:957 %sample_sliding_window_buffer_samples_sample_V_12_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_7_load"/></StgValue>
</operation>

<operation id="2014" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:958 %sample_sliding_window_buffer_samples_sample_V_12_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_6_addr"/></StgValue>
</operation>

<operation id="2015" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:959 %sample_sliding_window_buffer_samples_sample_V_12_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_6_load"/></StgValue>
</operation>

<operation id="2016" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:960 %sample_sliding_window_buffer_samples_sample_V_12_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_5_addr"/></StgValue>
</operation>

<operation id="2017" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:961 %sample_sliding_window_buffer_samples_sample_V_12_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_5_load"/></StgValue>
</operation>

<operation id="2018" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:962 %sample_sliding_window_buffer_samples_sample_V_12_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_4_addr"/></StgValue>
</operation>

<operation id="2019" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:963 %sample_sliding_window_buffer_samples_sample_V_12_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_4_load"/></StgValue>
</operation>

<operation id="2020" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:964 %sample_sliding_window_buffer_samples_sample_V_12_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_3_addr"/></StgValue>
</operation>

<operation id="2021" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:965 %sample_sliding_window_buffer_samples_sample_V_12_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_3_load"/></StgValue>
</operation>

<operation id="2022" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:966 %sample_sliding_window_buffer_samples_sample_V_12_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_2_addr"/></StgValue>
</operation>

<operation id="2023" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:967 %sample_sliding_window_buffer_samples_sample_V_12_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_2_load"/></StgValue>
</operation>

<operation id="2024" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:968 %sample_sliding_window_buffer_samples_sample_V_12_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_1_addr"/></StgValue>
</operation>

<operation id="2025" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:969 %sample_sliding_window_buffer_samples_sample_V_12_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_1_load"/></StgValue>
</operation>

<operation id="2026" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:970 %sample_sliding_window_buffer_samples_sample_V_12_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_0_addr"/></StgValue>
</operation>

<operation id="2027" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:971 %sample_sliding_window_buffer_samples_sample_V_12_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_0_load"/></StgValue>
</operation>

<operation id="2028" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:973 %sample_sliding_window_buffer_samples_timestamp_V_11_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_11_load"/></StgValue>
</operation>

<operation id="2029" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:975 %sample_sliding_window_buffer_samples_timestamp_V_11_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_10_load"/></StgValue>
</operation>

<operation id="2030" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:977 %sample_sliding_window_buffer_samples_timestamp_V_11_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_9_load"/></StgValue>
</operation>

<operation id="2031" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:979 %sample_sliding_window_buffer_samples_timestamp_V_11_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_8_load"/></StgValue>
</operation>

<operation id="2032" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:981 %sample_sliding_window_buffer_samples_timestamp_V_11_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_7_load"/></StgValue>
</operation>

<operation id="2033" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:983 %sample_sliding_window_buffer_samples_timestamp_V_11_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_6_load"/></StgValue>
</operation>

<operation id="2034" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:985 %sample_sliding_window_buffer_samples_timestamp_V_11_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_5_load"/></StgValue>
</operation>

<operation id="2035" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:987 %sample_sliding_window_buffer_samples_timestamp_V_11_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_4_load"/></StgValue>
</operation>

<operation id="2036" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:989 %sample_sliding_window_buffer_samples_timestamp_V_11_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_3_load"/></StgValue>
</operation>

<operation id="2037" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:991 %sample_sliding_window_buffer_samples_timestamp_V_11_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_2_load"/></StgValue>
</operation>

<operation id="2038" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:993 %sample_sliding_window_buffer_samples_timestamp_V_11_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_1_load"/></StgValue>
</operation>

<operation id="2039" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:995 %sample_sliding_window_buffer_samples_timestamp_V_11_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_0_load"/></StgValue>
</operation>

<operation id="2040" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:997 %sample_sliding_window_buffer_samples_sample_V_11_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_11_load"/></StgValue>
</operation>

<operation id="2041" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:999 %sample_sliding_window_buffer_samples_sample_V_11_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_10_load"/></StgValue>
</operation>

<operation id="2042" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1001 %sample_sliding_window_buffer_samples_sample_V_11_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_9_load"/></StgValue>
</operation>

<operation id="2043" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1003 %sample_sliding_window_buffer_samples_sample_V_11_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_8_load"/></StgValue>
</operation>

<operation id="2044" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1005 %sample_sliding_window_buffer_samples_sample_V_11_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_7_load"/></StgValue>
</operation>

<operation id="2045" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1007 %sample_sliding_window_buffer_samples_sample_V_11_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_6_load"/></StgValue>
</operation>

<operation id="2046" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1009 %sample_sliding_window_buffer_samples_sample_V_11_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_5_load"/></StgValue>
</operation>

<operation id="2047" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1011 %sample_sliding_window_buffer_samples_sample_V_11_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_4_load"/></StgValue>
</operation>

<operation id="2048" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1013 %sample_sliding_window_buffer_samples_sample_V_11_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_3_load"/></StgValue>
</operation>

<operation id="2049" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1015 %sample_sliding_window_buffer_samples_sample_V_11_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_2_load"/></StgValue>
</operation>

<operation id="2050" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1017 %sample_sliding_window_buffer_samples_sample_V_11_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_1_load"/></StgValue>
</operation>

<operation id="2051" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1019 %sample_sliding_window_buffer_samples_sample_V_11_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_0_load"/></StgValue>
</operation>

<operation id="2052" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1021 %sample_sliding_window_buffer_samples_timestamp_V_10_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_11_load"/></StgValue>
</operation>

<operation id="2053" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1023 %sample_sliding_window_buffer_samples_timestamp_V_10_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_10_load"/></StgValue>
</operation>

<operation id="2054" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1025 %sample_sliding_window_buffer_samples_timestamp_V_10_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_9_load"/></StgValue>
</operation>

<operation id="2055" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1027 %sample_sliding_window_buffer_samples_timestamp_V_10_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_8_load"/></StgValue>
</operation>

<operation id="2056" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1029 %sample_sliding_window_buffer_samples_timestamp_V_10_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_7_load"/></StgValue>
</operation>

<operation id="2057" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1031 %sample_sliding_window_buffer_samples_timestamp_V_10_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_6_load"/></StgValue>
</operation>

<operation id="2058" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1033 %sample_sliding_window_buffer_samples_timestamp_V_10_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_5_load"/></StgValue>
</operation>

<operation id="2059" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1035 %sample_sliding_window_buffer_samples_timestamp_V_10_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_4_load"/></StgValue>
</operation>

<operation id="2060" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1037 %sample_sliding_window_buffer_samples_timestamp_V_10_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_3_load"/></StgValue>
</operation>

<operation id="2061" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1039 %sample_sliding_window_buffer_samples_timestamp_V_10_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_2_load"/></StgValue>
</operation>

<operation id="2062" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1041 %sample_sliding_window_buffer_samples_timestamp_V_10_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_1_load"/></StgValue>
</operation>

<operation id="2063" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1043 %sample_sliding_window_buffer_samples_timestamp_V_10_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_0_load"/></StgValue>
</operation>

<operation id="2064" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1045 %sample_sliding_window_buffer_samples_sample_V_10_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_11_load"/></StgValue>
</operation>

<operation id="2065" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1047 %sample_sliding_window_buffer_samples_sample_V_10_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_10_load"/></StgValue>
</operation>

<operation id="2066" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1049 %sample_sliding_window_buffer_samples_sample_V_10_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_9_load"/></StgValue>
</operation>

<operation id="2067" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1051 %sample_sliding_window_buffer_samples_sample_V_10_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_8_load"/></StgValue>
</operation>

<operation id="2068" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1053 %sample_sliding_window_buffer_samples_sample_V_10_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_7_load"/></StgValue>
</operation>

<operation id="2069" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1055 %sample_sliding_window_buffer_samples_sample_V_10_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_6_load"/></StgValue>
</operation>

<operation id="2070" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1057 %sample_sliding_window_buffer_samples_sample_V_10_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_5_load"/></StgValue>
</operation>

<operation id="2071" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1059 %sample_sliding_window_buffer_samples_sample_V_10_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_4_load"/></StgValue>
</operation>

<operation id="2072" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1061 %sample_sliding_window_buffer_samples_sample_V_10_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_3_load"/></StgValue>
</operation>

<operation id="2073" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1063 %sample_sliding_window_buffer_samples_sample_V_10_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_2_load"/></StgValue>
</operation>

<operation id="2074" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1065 %sample_sliding_window_buffer_samples_sample_V_10_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_1_load"/></StgValue>
</operation>

<operation id="2075" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1067 %sample_sliding_window_buffer_samples_sample_V_10_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_0_load"/></StgValue>
</operation>

<operation id="2076" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1788 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_0_load, i5 %period_samples_0_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2077" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1789 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_1_load, i5 %period_samples_1_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2078" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1790 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_2_load, i5 %period_samples_2_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2079" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1791 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_3_load, i5 %period_samples_3_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2080" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1792 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_4_load, i5 %period_samples_4_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2081" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1793 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_5_load, i5 %period_samples_5_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2082" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1794 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_6_load, i5 %period_samples_6_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2083" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1795 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_7_load, i5 %period_samples_7_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2084" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1796 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_8_load, i5 %period_samples_8_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2085" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1797 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_9_load, i5 %period_samples_9_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2086" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1798 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_10_load, i5 %period_samples_10_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2087" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1799 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_11_load, i5 %period_samples_11_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2088" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1800 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_0_load, i5 %period_samples_0_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2089" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1801 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_1_load, i5 %period_samples_1_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2090" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1802 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_2_load, i5 %period_samples_2_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2091" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1803 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_3_load, i5 %period_samples_3_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2092" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1804 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_4_load, i5 %period_samples_4_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2093" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1805 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_5_load, i5 %period_samples_5_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2094" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1806 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_6_load, i5 %period_samples_6_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2095" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1807 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_7_load, i5 %period_samples_7_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2096" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1808 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_8_load, i5 %period_samples_8_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2097" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1809 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_9_load, i5 %period_samples_9_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2098" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1810 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_10_load, i5 %period_samples_10_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2099" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1811 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_11_load, i5 %period_samples_11_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2100" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1812 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_0_load, i5 %period_samples_0_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2101" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1813 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_1_load, i5 %period_samples_1_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2102" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1814 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_2_load, i5 %period_samples_2_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2103" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1815 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_3_load, i5 %period_samples_3_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2104" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1816 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_4_load, i5 %period_samples_4_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2105" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1817 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_5_load, i5 %period_samples_5_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2106" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1818 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_6_load, i5 %period_samples_6_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2107" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1819 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_7_load, i5 %period_samples_7_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2108" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1820 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_8_load, i5 %period_samples_8_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2109" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1821 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_9_load, i5 %period_samples_9_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2110" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1822 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_10_load, i5 %period_samples_10_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2111" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1823 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_11_load, i5 %period_samples_11_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2112" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1824 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_0_load, i5 %period_samples_0_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2113" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1825 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_1_load, i5 %period_samples_1_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2114" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1826 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_2_load, i5 %period_samples_2_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2115" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1827 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_3_load, i5 %period_samples_3_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2116" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1828 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_4_load, i5 %period_samples_4_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2117" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1829 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_5_load, i5 %period_samples_5_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2118" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1830 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_6_load, i5 %period_samples_6_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2119" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1831 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_7_load, i5 %period_samples_7_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2120" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1832 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_8_load, i5 %period_samples_8_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2121" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1833 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_9_load, i5 %period_samples_9_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2122" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1834 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_10_load, i5 %period_samples_10_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2123" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1835 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_11_load, i5 %period_samples_11_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="2124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:780 %sample_sliding_window_buffer_samples_timestamp_V_15_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_11_addr"/></StgValue>
</operation>

<operation id="2125" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:781 %sample_sliding_window_buffer_samples_timestamp_V_15_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_11_load"/></StgValue>
</operation>

<operation id="2126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:782 %sample_sliding_window_buffer_samples_timestamp_V_15_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_10_addr"/></StgValue>
</operation>

<operation id="2127" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:783 %sample_sliding_window_buffer_samples_timestamp_V_15_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_10_load"/></StgValue>
</operation>

<operation id="2128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:784 %sample_sliding_window_buffer_samples_timestamp_V_15_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_9_addr"/></StgValue>
</operation>

<operation id="2129" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:785 %sample_sliding_window_buffer_samples_timestamp_V_15_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_9_load"/></StgValue>
</operation>

<operation id="2130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:786 %sample_sliding_window_buffer_samples_timestamp_V_15_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_8_addr"/></StgValue>
</operation>

<operation id="2131" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:787 %sample_sliding_window_buffer_samples_timestamp_V_15_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_8_load"/></StgValue>
</operation>

<operation id="2132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:788 %sample_sliding_window_buffer_samples_timestamp_V_15_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_7_addr"/></StgValue>
</operation>

<operation id="2133" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:789 %sample_sliding_window_buffer_samples_timestamp_V_15_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_7_load"/></StgValue>
</operation>

<operation id="2134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:790 %sample_sliding_window_buffer_samples_timestamp_V_15_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_6_addr"/></StgValue>
</operation>

<operation id="2135" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:791 %sample_sliding_window_buffer_samples_timestamp_V_15_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_6_load"/></StgValue>
</operation>

<operation id="2136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:792 %sample_sliding_window_buffer_samples_timestamp_V_15_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_5_addr"/></StgValue>
</operation>

<operation id="2137" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:793 %sample_sliding_window_buffer_samples_timestamp_V_15_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_5_load"/></StgValue>
</operation>

<operation id="2138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:794 %sample_sliding_window_buffer_samples_timestamp_V_15_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_4_addr"/></StgValue>
</operation>

<operation id="2139" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:795 %sample_sliding_window_buffer_samples_timestamp_V_15_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_4_load"/></StgValue>
</operation>

<operation id="2140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:796 %sample_sliding_window_buffer_samples_timestamp_V_15_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_3_addr"/></StgValue>
</operation>

<operation id="2141" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:797 %sample_sliding_window_buffer_samples_timestamp_V_15_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_3_load"/></StgValue>
</operation>

<operation id="2142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:798 %sample_sliding_window_buffer_samples_timestamp_V_15_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_2_addr"/></StgValue>
</operation>

<operation id="2143" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:799 %sample_sliding_window_buffer_samples_timestamp_V_15_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_2_load"/></StgValue>
</operation>

<operation id="2144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:800 %sample_sliding_window_buffer_samples_timestamp_V_15_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_1_addr"/></StgValue>
</operation>

<operation id="2145" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:801 %sample_sliding_window_buffer_samples_timestamp_V_15_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_1_load"/></StgValue>
</operation>

<operation id="2146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:802 %sample_sliding_window_buffer_samples_timestamp_V_15_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_0_addr"/></StgValue>
</operation>

<operation id="2147" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:803 %sample_sliding_window_buffer_samples_timestamp_V_15_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_0_load"/></StgValue>
</operation>

<operation id="2148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:804 %sample_sliding_window_buffer_samples_sample_V_15_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_11_addr"/></StgValue>
</operation>

<operation id="2149" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:805 %sample_sliding_window_buffer_samples_sample_V_15_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_11_load"/></StgValue>
</operation>

<operation id="2150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:806 %sample_sliding_window_buffer_samples_sample_V_15_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_10_addr"/></StgValue>
</operation>

<operation id="2151" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:807 %sample_sliding_window_buffer_samples_sample_V_15_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_10_load"/></StgValue>
</operation>

<operation id="2152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:808 %sample_sliding_window_buffer_samples_sample_V_15_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_9_addr"/></StgValue>
</operation>

<operation id="2153" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:809 %sample_sliding_window_buffer_samples_sample_V_15_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_9_load"/></StgValue>
</operation>

<operation id="2154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:810 %sample_sliding_window_buffer_samples_sample_V_15_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_8_addr"/></StgValue>
</operation>

<operation id="2155" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:811 %sample_sliding_window_buffer_samples_sample_V_15_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_8_load"/></StgValue>
</operation>

<operation id="2156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:812 %sample_sliding_window_buffer_samples_sample_V_15_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_7_addr"/></StgValue>
</operation>

<operation id="2157" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:813 %sample_sliding_window_buffer_samples_sample_V_15_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_7_load"/></StgValue>
</operation>

<operation id="2158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:814 %sample_sliding_window_buffer_samples_sample_V_15_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_6_addr"/></StgValue>
</operation>

<operation id="2159" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:815 %sample_sliding_window_buffer_samples_sample_V_15_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_6_load"/></StgValue>
</operation>

<operation id="2160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:816 %sample_sliding_window_buffer_samples_sample_V_15_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_5_addr"/></StgValue>
</operation>

<operation id="2161" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:817 %sample_sliding_window_buffer_samples_sample_V_15_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_5_load"/></StgValue>
</operation>

<operation id="2162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:818 %sample_sliding_window_buffer_samples_sample_V_15_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_4_addr"/></StgValue>
</operation>

<operation id="2163" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:819 %sample_sliding_window_buffer_samples_sample_V_15_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_4_load"/></StgValue>
</operation>

<operation id="2164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:820 %sample_sliding_window_buffer_samples_sample_V_15_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_3_addr"/></StgValue>
</operation>

<operation id="2165" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:821 %sample_sliding_window_buffer_samples_sample_V_15_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_3_load"/></StgValue>
</operation>

<operation id="2166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:822 %sample_sliding_window_buffer_samples_sample_V_15_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_2_addr"/></StgValue>
</operation>

<operation id="2167" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:823 %sample_sliding_window_buffer_samples_sample_V_15_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_2_load"/></StgValue>
</operation>

<operation id="2168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:824 %sample_sliding_window_buffer_samples_sample_V_15_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_1_addr"/></StgValue>
</operation>

<operation id="2169" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:825 %sample_sliding_window_buffer_samples_sample_V_15_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_1_load"/></StgValue>
</operation>

<operation id="2170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:826 %sample_sliding_window_buffer_samples_sample_V_15_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_0_addr"/></StgValue>
</operation>

<operation id="2171" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:827 %sample_sliding_window_buffer_samples_sample_V_15_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_0_load"/></StgValue>
</operation>

<operation id="2172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:828 %sample_sliding_window_buffer_samples_timestamp_V_14_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_11_addr"/></StgValue>
</operation>

<operation id="2173" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:829 %sample_sliding_window_buffer_samples_timestamp_V_14_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_11_load"/></StgValue>
</operation>

<operation id="2174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:830 %sample_sliding_window_buffer_samples_timestamp_V_14_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_10_addr"/></StgValue>
</operation>

<operation id="2175" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:831 %sample_sliding_window_buffer_samples_timestamp_V_14_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_10_load"/></StgValue>
</operation>

<operation id="2176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:832 %sample_sliding_window_buffer_samples_timestamp_V_14_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_9_addr"/></StgValue>
</operation>

<operation id="2177" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:833 %sample_sliding_window_buffer_samples_timestamp_V_14_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_9_load"/></StgValue>
</operation>

<operation id="2178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:834 %sample_sliding_window_buffer_samples_timestamp_V_14_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_8_addr"/></StgValue>
</operation>

<operation id="2179" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:835 %sample_sliding_window_buffer_samples_timestamp_V_14_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_8_load"/></StgValue>
</operation>

<operation id="2180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:836 %sample_sliding_window_buffer_samples_timestamp_V_14_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_7_addr"/></StgValue>
</operation>

<operation id="2181" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:837 %sample_sliding_window_buffer_samples_timestamp_V_14_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_7_load"/></StgValue>
</operation>

<operation id="2182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:838 %sample_sliding_window_buffer_samples_timestamp_V_14_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_6_addr"/></StgValue>
</operation>

<operation id="2183" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:839 %sample_sliding_window_buffer_samples_timestamp_V_14_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_6_load"/></StgValue>
</operation>

<operation id="2184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:840 %sample_sliding_window_buffer_samples_timestamp_V_14_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_5_addr"/></StgValue>
</operation>

<operation id="2185" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:841 %sample_sliding_window_buffer_samples_timestamp_V_14_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_5_load"/></StgValue>
</operation>

<operation id="2186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:842 %sample_sliding_window_buffer_samples_timestamp_V_14_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_4_addr"/></StgValue>
</operation>

<operation id="2187" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:843 %sample_sliding_window_buffer_samples_timestamp_V_14_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_4_load"/></StgValue>
</operation>

<operation id="2188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:844 %sample_sliding_window_buffer_samples_timestamp_V_14_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_3_addr"/></StgValue>
</operation>

<operation id="2189" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:845 %sample_sliding_window_buffer_samples_timestamp_V_14_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_3_load"/></StgValue>
</operation>

<operation id="2190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:846 %sample_sliding_window_buffer_samples_timestamp_V_14_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_2_addr"/></StgValue>
</operation>

<operation id="2191" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:847 %sample_sliding_window_buffer_samples_timestamp_V_14_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_2_load"/></StgValue>
</operation>

<operation id="2192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:848 %sample_sliding_window_buffer_samples_timestamp_V_14_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_1_addr"/></StgValue>
</operation>

<operation id="2193" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:849 %sample_sliding_window_buffer_samples_timestamp_V_14_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_1_load"/></StgValue>
</operation>

<operation id="2194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:850 %sample_sliding_window_buffer_samples_timestamp_V_14_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_0_addr"/></StgValue>
</operation>

<operation id="2195" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:851 %sample_sliding_window_buffer_samples_timestamp_V_14_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_0_load"/></StgValue>
</operation>

<operation id="2196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:852 %sample_sliding_window_buffer_samples_sample_V_14_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_11_addr"/></StgValue>
</operation>

<operation id="2197" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:853 %sample_sliding_window_buffer_samples_sample_V_14_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_11_load"/></StgValue>
</operation>

<operation id="2198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:854 %sample_sliding_window_buffer_samples_sample_V_14_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_10_addr"/></StgValue>
</operation>

<operation id="2199" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:855 %sample_sliding_window_buffer_samples_sample_V_14_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_10_load"/></StgValue>
</operation>

<operation id="2200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:856 %sample_sliding_window_buffer_samples_sample_V_14_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_9_addr"/></StgValue>
</operation>

<operation id="2201" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:857 %sample_sliding_window_buffer_samples_sample_V_14_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_9_load"/></StgValue>
</operation>

<operation id="2202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:858 %sample_sliding_window_buffer_samples_sample_V_14_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_8_addr"/></StgValue>
</operation>

<operation id="2203" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:859 %sample_sliding_window_buffer_samples_sample_V_14_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_8_load"/></StgValue>
</operation>

<operation id="2204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:860 %sample_sliding_window_buffer_samples_sample_V_14_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_7_addr"/></StgValue>
</operation>

<operation id="2205" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:861 %sample_sliding_window_buffer_samples_sample_V_14_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_7_load"/></StgValue>
</operation>

<operation id="2206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:862 %sample_sliding_window_buffer_samples_sample_V_14_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_6_addr"/></StgValue>
</operation>

<operation id="2207" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:863 %sample_sliding_window_buffer_samples_sample_V_14_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_6_load"/></StgValue>
</operation>

<operation id="2208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:864 %sample_sliding_window_buffer_samples_sample_V_14_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_5_addr"/></StgValue>
</operation>

<operation id="2209" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:865 %sample_sliding_window_buffer_samples_sample_V_14_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_5_load"/></StgValue>
</operation>

<operation id="2210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:866 %sample_sliding_window_buffer_samples_sample_V_14_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_4_addr"/></StgValue>
</operation>

<operation id="2211" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:867 %sample_sliding_window_buffer_samples_sample_V_14_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_4_load"/></StgValue>
</operation>

<operation id="2212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:868 %sample_sliding_window_buffer_samples_sample_V_14_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_3_addr"/></StgValue>
</operation>

<operation id="2213" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:869 %sample_sliding_window_buffer_samples_sample_V_14_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_3_load"/></StgValue>
</operation>

<operation id="2214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:870 %sample_sliding_window_buffer_samples_sample_V_14_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_2_addr"/></StgValue>
</operation>

<operation id="2215" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:871 %sample_sliding_window_buffer_samples_sample_V_14_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_2_load"/></StgValue>
</operation>

<operation id="2216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:872 %sample_sliding_window_buffer_samples_sample_V_14_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_1_addr"/></StgValue>
</operation>

<operation id="2217" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:873 %sample_sliding_window_buffer_samples_sample_V_14_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_1_load"/></StgValue>
</operation>

<operation id="2218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:874 %sample_sliding_window_buffer_samples_sample_V_14_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_0_addr"/></StgValue>
</operation>

<operation id="2219" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:875 %sample_sliding_window_buffer_samples_sample_V_14_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_0_load"/></StgValue>
</operation>

<operation id="2220" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:877 %sample_sliding_window_buffer_samples_timestamp_V_13_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_11_load"/></StgValue>
</operation>

<operation id="2221" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:879 %sample_sliding_window_buffer_samples_timestamp_V_13_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_10_load"/></StgValue>
</operation>

<operation id="2222" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:881 %sample_sliding_window_buffer_samples_timestamp_V_13_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_9_load"/></StgValue>
</operation>

<operation id="2223" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:883 %sample_sliding_window_buffer_samples_timestamp_V_13_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_8_load"/></StgValue>
</operation>

<operation id="2224" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:885 %sample_sliding_window_buffer_samples_timestamp_V_13_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_7_load"/></StgValue>
</operation>

<operation id="2225" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:887 %sample_sliding_window_buffer_samples_timestamp_V_13_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_6_load"/></StgValue>
</operation>

<operation id="2226" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:889 %sample_sliding_window_buffer_samples_timestamp_V_13_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_5_load"/></StgValue>
</operation>

<operation id="2227" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:891 %sample_sliding_window_buffer_samples_timestamp_V_13_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_4_load"/></StgValue>
</operation>

<operation id="2228" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:893 %sample_sliding_window_buffer_samples_timestamp_V_13_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_3_load"/></StgValue>
</operation>

<operation id="2229" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:895 %sample_sliding_window_buffer_samples_timestamp_V_13_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_2_load"/></StgValue>
</operation>

<operation id="2230" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:897 %sample_sliding_window_buffer_samples_timestamp_V_13_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_1_load"/></StgValue>
</operation>

<operation id="2231" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:899 %sample_sliding_window_buffer_samples_timestamp_V_13_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_0_load"/></StgValue>
</operation>

<operation id="2232" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:901 %sample_sliding_window_buffer_samples_sample_V_13_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_11_load"/></StgValue>
</operation>

<operation id="2233" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:903 %sample_sliding_window_buffer_samples_sample_V_13_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_10_load"/></StgValue>
</operation>

<operation id="2234" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:905 %sample_sliding_window_buffer_samples_sample_V_13_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_9_load"/></StgValue>
</operation>

<operation id="2235" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:907 %sample_sliding_window_buffer_samples_sample_V_13_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_8_load"/></StgValue>
</operation>

<operation id="2236" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:909 %sample_sliding_window_buffer_samples_sample_V_13_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_7_load"/></StgValue>
</operation>

<operation id="2237" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:911 %sample_sliding_window_buffer_samples_sample_V_13_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_6_load"/></StgValue>
</operation>

<operation id="2238" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:913 %sample_sliding_window_buffer_samples_sample_V_13_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_5_load"/></StgValue>
</operation>

<operation id="2239" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:915 %sample_sliding_window_buffer_samples_sample_V_13_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_4_load"/></StgValue>
</operation>

<operation id="2240" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:917 %sample_sliding_window_buffer_samples_sample_V_13_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_3_load"/></StgValue>
</operation>

<operation id="2241" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:919 %sample_sliding_window_buffer_samples_sample_V_13_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_2_load"/></StgValue>
</operation>

<operation id="2242" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:921 %sample_sliding_window_buffer_samples_sample_V_13_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_1_load"/></StgValue>
</operation>

<operation id="2243" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:923 %sample_sliding_window_buffer_samples_sample_V_13_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_0_load"/></StgValue>
</operation>

<operation id="2244" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:925 %sample_sliding_window_buffer_samples_timestamp_V_12_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_11_load"/></StgValue>
</operation>

<operation id="2245" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:927 %sample_sliding_window_buffer_samples_timestamp_V_12_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_10_load"/></StgValue>
</operation>

<operation id="2246" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:929 %sample_sliding_window_buffer_samples_timestamp_V_12_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_9_load"/></StgValue>
</operation>

<operation id="2247" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:931 %sample_sliding_window_buffer_samples_timestamp_V_12_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_8_load"/></StgValue>
</operation>

<operation id="2248" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:933 %sample_sliding_window_buffer_samples_timestamp_V_12_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_7_load"/></StgValue>
</operation>

<operation id="2249" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:935 %sample_sliding_window_buffer_samples_timestamp_V_12_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_6_load"/></StgValue>
</operation>

<operation id="2250" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:937 %sample_sliding_window_buffer_samples_timestamp_V_12_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_5_load"/></StgValue>
</operation>

<operation id="2251" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:939 %sample_sliding_window_buffer_samples_timestamp_V_12_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_4_load"/></StgValue>
</operation>

<operation id="2252" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:941 %sample_sliding_window_buffer_samples_timestamp_V_12_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_3_load"/></StgValue>
</operation>

<operation id="2253" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:943 %sample_sliding_window_buffer_samples_timestamp_V_12_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_2_load"/></StgValue>
</operation>

<operation id="2254" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:945 %sample_sliding_window_buffer_samples_timestamp_V_12_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_1_load"/></StgValue>
</operation>

<operation id="2255" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:947 %sample_sliding_window_buffer_samples_timestamp_V_12_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_0_load"/></StgValue>
</operation>

<operation id="2256" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:949 %sample_sliding_window_buffer_samples_sample_V_12_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_11_load"/></StgValue>
</operation>

<operation id="2257" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:951 %sample_sliding_window_buffer_samples_sample_V_12_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_10_load"/></StgValue>
</operation>

<operation id="2258" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:953 %sample_sliding_window_buffer_samples_sample_V_12_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_9_load"/></StgValue>
</operation>

<operation id="2259" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:955 %sample_sliding_window_buffer_samples_sample_V_12_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_8_load"/></StgValue>
</operation>

<operation id="2260" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:957 %sample_sliding_window_buffer_samples_sample_V_12_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_7_load"/></StgValue>
</operation>

<operation id="2261" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:959 %sample_sliding_window_buffer_samples_sample_V_12_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_6_load"/></StgValue>
</operation>

<operation id="2262" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:961 %sample_sliding_window_buffer_samples_sample_V_12_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_5_load"/></StgValue>
</operation>

<operation id="2263" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:963 %sample_sliding_window_buffer_samples_sample_V_12_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_4_load"/></StgValue>
</operation>

<operation id="2264" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:965 %sample_sliding_window_buffer_samples_sample_V_12_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_3_load"/></StgValue>
</operation>

<operation id="2265" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:967 %sample_sliding_window_buffer_samples_sample_V_12_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_2_load"/></StgValue>
</operation>

<operation id="2266" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:969 %sample_sliding_window_buffer_samples_sample_V_12_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_1_load"/></StgValue>
</operation>

<operation id="2267" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:971 %sample_sliding_window_buffer_samples_sample_V_12_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_0_load"/></StgValue>
</operation>

<operation id="2268" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1836 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_0_load, i5 %period_samples_0_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2269" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1837 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_1_load, i5 %period_samples_1_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2270" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1838 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_2_load, i5 %period_samples_2_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2271" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1839 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_3_load, i5 %period_samples_3_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2272" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1840 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_4_load, i5 %period_samples_4_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2273" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1841 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_5_load, i5 %period_samples_5_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2274" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1842 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_6_load, i5 %period_samples_6_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2275" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1843 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_7_load, i5 %period_samples_7_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2276" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1844 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_8_load, i5 %period_samples_8_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2277" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1845 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_9_load, i5 %period_samples_9_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2278" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1846 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_10_load, i5 %period_samples_10_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2279" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1847 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_11_load, i5 %period_samples_11_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2280" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1848 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_0_load, i5 %period_samples_0_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2281" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1849 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_1_load, i5 %period_samples_1_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2282" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1850 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_2_load, i5 %period_samples_2_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2283" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1851 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_3_load, i5 %period_samples_3_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2284" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1852 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_4_load, i5 %period_samples_4_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2285" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1853 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_5_load, i5 %period_samples_5_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2286" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1854 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_6_load, i5 %period_samples_6_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2287" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1855 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_7_load, i5 %period_samples_7_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2288" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1856 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_8_load, i5 %period_samples_8_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2289" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1857 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_9_load, i5 %period_samples_9_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2290" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1858 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_10_load, i5 %period_samples_10_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2291" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1859 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_11_load, i5 %period_samples_11_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2292" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1860 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_0_load, i5 %period_samples_0_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2293" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1861 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_1_load, i5 %period_samples_1_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2294" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1862 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_2_load, i5 %period_samples_2_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2295" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1863 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_3_load, i5 %period_samples_3_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2296" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1864 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_4_load, i5 %period_samples_4_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2297" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1865 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_5_load, i5 %period_samples_5_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2298" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1866 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_6_load, i5 %period_samples_6_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2299" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1867 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_7_load, i5 %period_samples_7_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2300" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1868 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_8_load, i5 %period_samples_8_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2301" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1869 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_9_load, i5 %period_samples_9_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2302" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1870 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_10_load, i5 %period_samples_10_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2303" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1871 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_11_load, i5 %period_samples_11_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2304" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1872 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_0_load, i5 %period_samples_0_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2305" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1873 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_1_load, i5 %period_samples_1_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2306" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1874 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_2_load, i5 %period_samples_2_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2307" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1875 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_3_load, i5 %period_samples_3_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2308" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1876 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_4_load, i5 %period_samples_4_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2309" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1877 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_5_load, i5 %period_samples_5_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2310" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1878 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_6_load, i5 %period_samples_6_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2311" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1879 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_7_load, i5 %period_samples_7_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2312" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1880 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_8_load, i5 %period_samples_8_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2313" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1881 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_9_load, i5 %period_samples_9_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2314" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1882 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_10_load, i5 %period_samples_10_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2315" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1883 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_11_load, i5 %period_samples_11_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="2316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:684 %sample_sliding_window_buffer_samples_timestamp_V_17_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_11_addr"/></StgValue>
</operation>

<operation id="2317" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:685 %sample_sliding_window_buffer_samples_timestamp_V_17_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_11_load"/></StgValue>
</operation>

<operation id="2318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:686 %sample_sliding_window_buffer_samples_timestamp_V_17_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_10_addr"/></StgValue>
</operation>

<operation id="2319" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:687 %sample_sliding_window_buffer_samples_timestamp_V_17_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_10_load"/></StgValue>
</operation>

<operation id="2320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:688 %sample_sliding_window_buffer_samples_timestamp_V_17_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_9_addr"/></StgValue>
</operation>

<operation id="2321" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:689 %sample_sliding_window_buffer_samples_timestamp_V_17_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_9_load"/></StgValue>
</operation>

<operation id="2322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:690 %sample_sliding_window_buffer_samples_timestamp_V_17_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_8_addr"/></StgValue>
</operation>

<operation id="2323" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:691 %sample_sliding_window_buffer_samples_timestamp_V_17_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_8_load"/></StgValue>
</operation>

<operation id="2324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:692 %sample_sliding_window_buffer_samples_timestamp_V_17_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_7_addr"/></StgValue>
</operation>

<operation id="2325" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:693 %sample_sliding_window_buffer_samples_timestamp_V_17_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_7_load"/></StgValue>
</operation>

<operation id="2326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:694 %sample_sliding_window_buffer_samples_timestamp_V_17_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_6_addr"/></StgValue>
</operation>

<operation id="2327" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:695 %sample_sliding_window_buffer_samples_timestamp_V_17_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_6_load"/></StgValue>
</operation>

<operation id="2328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:696 %sample_sliding_window_buffer_samples_timestamp_V_17_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_5_addr"/></StgValue>
</operation>

<operation id="2329" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:697 %sample_sliding_window_buffer_samples_timestamp_V_17_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_5_load"/></StgValue>
</operation>

<operation id="2330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:698 %sample_sliding_window_buffer_samples_timestamp_V_17_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_4_addr"/></StgValue>
</operation>

<operation id="2331" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:699 %sample_sliding_window_buffer_samples_timestamp_V_17_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_4_load"/></StgValue>
</operation>

<operation id="2332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:700 %sample_sliding_window_buffer_samples_timestamp_V_17_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_3_addr"/></StgValue>
</operation>

<operation id="2333" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:701 %sample_sliding_window_buffer_samples_timestamp_V_17_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_3_load"/></StgValue>
</operation>

<operation id="2334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:702 %sample_sliding_window_buffer_samples_timestamp_V_17_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_2_addr"/></StgValue>
</operation>

<operation id="2335" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:703 %sample_sliding_window_buffer_samples_timestamp_V_17_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_2_load"/></StgValue>
</operation>

<operation id="2336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:704 %sample_sliding_window_buffer_samples_timestamp_V_17_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_1_addr"/></StgValue>
</operation>

<operation id="2337" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:705 %sample_sliding_window_buffer_samples_timestamp_V_17_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_1_load"/></StgValue>
</operation>

<operation id="2338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:706 %sample_sliding_window_buffer_samples_timestamp_V_17_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_0_addr"/></StgValue>
</operation>

<operation id="2339" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:707 %sample_sliding_window_buffer_samples_timestamp_V_17_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_0_load"/></StgValue>
</operation>

<operation id="2340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:708 %sample_sliding_window_buffer_samples_sample_V_17_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_11_addr"/></StgValue>
</operation>

<operation id="2341" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:709 %sample_sliding_window_buffer_samples_sample_V_17_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_11_load"/></StgValue>
</operation>

<operation id="2342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:710 %sample_sliding_window_buffer_samples_sample_V_17_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_10_addr"/></StgValue>
</operation>

<operation id="2343" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:711 %sample_sliding_window_buffer_samples_sample_V_17_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_10_load"/></StgValue>
</operation>

<operation id="2344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:712 %sample_sliding_window_buffer_samples_sample_V_17_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_9_addr"/></StgValue>
</operation>

<operation id="2345" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:713 %sample_sliding_window_buffer_samples_sample_V_17_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_9_load"/></StgValue>
</operation>

<operation id="2346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:714 %sample_sliding_window_buffer_samples_sample_V_17_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_8_addr"/></StgValue>
</operation>

<operation id="2347" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:715 %sample_sliding_window_buffer_samples_sample_V_17_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_8_load"/></StgValue>
</operation>

<operation id="2348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:716 %sample_sliding_window_buffer_samples_sample_V_17_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_7_addr"/></StgValue>
</operation>

<operation id="2349" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:717 %sample_sliding_window_buffer_samples_sample_V_17_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_7_load"/></StgValue>
</operation>

<operation id="2350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:718 %sample_sliding_window_buffer_samples_sample_V_17_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_6_addr"/></StgValue>
</operation>

<operation id="2351" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:719 %sample_sliding_window_buffer_samples_sample_V_17_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_6_load"/></StgValue>
</operation>

<operation id="2352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:720 %sample_sliding_window_buffer_samples_sample_V_17_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_5_addr"/></StgValue>
</operation>

<operation id="2353" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:721 %sample_sliding_window_buffer_samples_sample_V_17_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_5_load"/></StgValue>
</operation>

<operation id="2354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:722 %sample_sliding_window_buffer_samples_sample_V_17_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_4_addr"/></StgValue>
</operation>

<operation id="2355" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:723 %sample_sliding_window_buffer_samples_sample_V_17_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_4_load"/></StgValue>
</operation>

<operation id="2356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:724 %sample_sliding_window_buffer_samples_sample_V_17_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_3_addr"/></StgValue>
</operation>

<operation id="2357" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:725 %sample_sliding_window_buffer_samples_sample_V_17_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_3_load"/></StgValue>
</operation>

<operation id="2358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:726 %sample_sliding_window_buffer_samples_sample_V_17_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_2_addr"/></StgValue>
</operation>

<operation id="2359" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:727 %sample_sliding_window_buffer_samples_sample_V_17_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_2_load"/></StgValue>
</operation>

<operation id="2360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:728 %sample_sliding_window_buffer_samples_sample_V_17_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_1_addr"/></StgValue>
</operation>

<operation id="2361" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:729 %sample_sliding_window_buffer_samples_sample_V_17_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_1_load"/></StgValue>
</operation>

<operation id="2362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:730 %sample_sliding_window_buffer_samples_sample_V_17_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_0_addr"/></StgValue>
</operation>

<operation id="2363" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:731 %sample_sliding_window_buffer_samples_sample_V_17_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_0_load"/></StgValue>
</operation>

<operation id="2364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:732 %sample_sliding_window_buffer_samples_timestamp_V_16_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_11_addr"/></StgValue>
</operation>

<operation id="2365" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:733 %sample_sliding_window_buffer_samples_timestamp_V_16_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_11_load"/></StgValue>
</operation>

<operation id="2366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:734 %sample_sliding_window_buffer_samples_timestamp_V_16_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_10_addr"/></StgValue>
</operation>

<operation id="2367" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:735 %sample_sliding_window_buffer_samples_timestamp_V_16_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_10_load"/></StgValue>
</operation>

<operation id="2368" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:736 %sample_sliding_window_buffer_samples_timestamp_V_16_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_9_addr"/></StgValue>
</operation>

<operation id="2369" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:737 %sample_sliding_window_buffer_samples_timestamp_V_16_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_9_load"/></StgValue>
</operation>

<operation id="2370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:738 %sample_sliding_window_buffer_samples_timestamp_V_16_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_8_addr"/></StgValue>
</operation>

<operation id="2371" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:739 %sample_sliding_window_buffer_samples_timestamp_V_16_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_8_load"/></StgValue>
</operation>

<operation id="2372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:740 %sample_sliding_window_buffer_samples_timestamp_V_16_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_7_addr"/></StgValue>
</operation>

<operation id="2373" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:741 %sample_sliding_window_buffer_samples_timestamp_V_16_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_7_load"/></StgValue>
</operation>

<operation id="2374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:742 %sample_sliding_window_buffer_samples_timestamp_V_16_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_6_addr"/></StgValue>
</operation>

<operation id="2375" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:743 %sample_sliding_window_buffer_samples_timestamp_V_16_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_6_load"/></StgValue>
</operation>

<operation id="2376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:744 %sample_sliding_window_buffer_samples_timestamp_V_16_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_5_addr"/></StgValue>
</operation>

<operation id="2377" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:745 %sample_sliding_window_buffer_samples_timestamp_V_16_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_5_load"/></StgValue>
</operation>

<operation id="2378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:746 %sample_sliding_window_buffer_samples_timestamp_V_16_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_4_addr"/></StgValue>
</operation>

<operation id="2379" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:747 %sample_sliding_window_buffer_samples_timestamp_V_16_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_4_load"/></StgValue>
</operation>

<operation id="2380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:748 %sample_sliding_window_buffer_samples_timestamp_V_16_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_3_addr"/></StgValue>
</operation>

<operation id="2381" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:749 %sample_sliding_window_buffer_samples_timestamp_V_16_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_3_load"/></StgValue>
</operation>

<operation id="2382" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:750 %sample_sliding_window_buffer_samples_timestamp_V_16_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_2_addr"/></StgValue>
</operation>

<operation id="2383" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:751 %sample_sliding_window_buffer_samples_timestamp_V_16_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_2_load"/></StgValue>
</operation>

<operation id="2384" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:752 %sample_sliding_window_buffer_samples_timestamp_V_16_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_1_addr"/></StgValue>
</operation>

<operation id="2385" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:753 %sample_sliding_window_buffer_samples_timestamp_V_16_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_1_load"/></StgValue>
</operation>

<operation id="2386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:754 %sample_sliding_window_buffer_samples_timestamp_V_16_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_0_addr"/></StgValue>
</operation>

<operation id="2387" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:755 %sample_sliding_window_buffer_samples_timestamp_V_16_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_0_load"/></StgValue>
</operation>

<operation id="2388" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:756 %sample_sliding_window_buffer_samples_sample_V_16_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_11_addr"/></StgValue>
</operation>

<operation id="2389" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:757 %sample_sliding_window_buffer_samples_sample_V_16_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_11_load"/></StgValue>
</operation>

<operation id="2390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:758 %sample_sliding_window_buffer_samples_sample_V_16_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_10_addr"/></StgValue>
</operation>

<operation id="2391" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:759 %sample_sliding_window_buffer_samples_sample_V_16_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_10_load"/></StgValue>
</operation>

<operation id="2392" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:760 %sample_sliding_window_buffer_samples_sample_V_16_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_9_addr"/></StgValue>
</operation>

<operation id="2393" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:761 %sample_sliding_window_buffer_samples_sample_V_16_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_9_load"/></StgValue>
</operation>

<operation id="2394" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:762 %sample_sliding_window_buffer_samples_sample_V_16_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_8_addr"/></StgValue>
</operation>

<operation id="2395" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:763 %sample_sliding_window_buffer_samples_sample_V_16_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_8_load"/></StgValue>
</operation>

<operation id="2396" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:764 %sample_sliding_window_buffer_samples_sample_V_16_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_7_addr"/></StgValue>
</operation>

<operation id="2397" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:765 %sample_sliding_window_buffer_samples_sample_V_16_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_7_load"/></StgValue>
</operation>

<operation id="2398" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:766 %sample_sliding_window_buffer_samples_sample_V_16_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_6_addr"/></StgValue>
</operation>

<operation id="2399" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:767 %sample_sliding_window_buffer_samples_sample_V_16_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_6_load"/></StgValue>
</operation>

<operation id="2400" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:768 %sample_sliding_window_buffer_samples_sample_V_16_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_5_addr"/></StgValue>
</operation>

<operation id="2401" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:769 %sample_sliding_window_buffer_samples_sample_V_16_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_5_load"/></StgValue>
</operation>

<operation id="2402" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:770 %sample_sliding_window_buffer_samples_sample_V_16_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_4_addr"/></StgValue>
</operation>

<operation id="2403" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:771 %sample_sliding_window_buffer_samples_sample_V_16_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_4_load"/></StgValue>
</operation>

<operation id="2404" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:772 %sample_sliding_window_buffer_samples_sample_V_16_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_3_addr"/></StgValue>
</operation>

<operation id="2405" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:773 %sample_sliding_window_buffer_samples_sample_V_16_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_3_load"/></StgValue>
</operation>

<operation id="2406" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:774 %sample_sliding_window_buffer_samples_sample_V_16_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_2_addr"/></StgValue>
</operation>

<operation id="2407" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:775 %sample_sliding_window_buffer_samples_sample_V_16_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_2_load"/></StgValue>
</operation>

<operation id="2408" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:776 %sample_sliding_window_buffer_samples_sample_V_16_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_1_addr"/></StgValue>
</operation>

<operation id="2409" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:777 %sample_sliding_window_buffer_samples_sample_V_16_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_1_load"/></StgValue>
</operation>

<operation id="2410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:778 %sample_sliding_window_buffer_samples_sample_V_16_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_0_addr"/></StgValue>
</operation>

<operation id="2411" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:779 %sample_sliding_window_buffer_samples_sample_V_16_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_0_load"/></StgValue>
</operation>

<operation id="2412" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:781 %sample_sliding_window_buffer_samples_timestamp_V_15_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_11_load"/></StgValue>
</operation>

<operation id="2413" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:783 %sample_sliding_window_buffer_samples_timestamp_V_15_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_10_load"/></StgValue>
</operation>

<operation id="2414" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:785 %sample_sliding_window_buffer_samples_timestamp_V_15_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_9_load"/></StgValue>
</operation>

<operation id="2415" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:787 %sample_sliding_window_buffer_samples_timestamp_V_15_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_8_load"/></StgValue>
</operation>

<operation id="2416" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:789 %sample_sliding_window_buffer_samples_timestamp_V_15_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_7_load"/></StgValue>
</operation>

<operation id="2417" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:791 %sample_sliding_window_buffer_samples_timestamp_V_15_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_6_load"/></StgValue>
</operation>

<operation id="2418" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:793 %sample_sliding_window_buffer_samples_timestamp_V_15_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_5_load"/></StgValue>
</operation>

<operation id="2419" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:795 %sample_sliding_window_buffer_samples_timestamp_V_15_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_4_load"/></StgValue>
</operation>

<operation id="2420" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:797 %sample_sliding_window_buffer_samples_timestamp_V_15_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_3_load"/></StgValue>
</operation>

<operation id="2421" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:799 %sample_sliding_window_buffer_samples_timestamp_V_15_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_2_load"/></StgValue>
</operation>

<operation id="2422" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:801 %sample_sliding_window_buffer_samples_timestamp_V_15_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_1_load"/></StgValue>
</operation>

<operation id="2423" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:803 %sample_sliding_window_buffer_samples_timestamp_V_15_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_0_load"/></StgValue>
</operation>

<operation id="2424" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:805 %sample_sliding_window_buffer_samples_sample_V_15_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_11_load"/></StgValue>
</operation>

<operation id="2425" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:807 %sample_sliding_window_buffer_samples_sample_V_15_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_10_load"/></StgValue>
</operation>

<operation id="2426" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:809 %sample_sliding_window_buffer_samples_sample_V_15_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_9_load"/></StgValue>
</operation>

<operation id="2427" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:811 %sample_sliding_window_buffer_samples_sample_V_15_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_8_load"/></StgValue>
</operation>

<operation id="2428" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:813 %sample_sliding_window_buffer_samples_sample_V_15_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_7_load"/></StgValue>
</operation>

<operation id="2429" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:815 %sample_sliding_window_buffer_samples_sample_V_15_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_6_load"/></StgValue>
</operation>

<operation id="2430" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:817 %sample_sliding_window_buffer_samples_sample_V_15_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_5_load"/></StgValue>
</operation>

<operation id="2431" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:819 %sample_sliding_window_buffer_samples_sample_V_15_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_4_load"/></StgValue>
</operation>

<operation id="2432" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:821 %sample_sliding_window_buffer_samples_sample_V_15_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_3_load"/></StgValue>
</operation>

<operation id="2433" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:823 %sample_sliding_window_buffer_samples_sample_V_15_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_2_load"/></StgValue>
</operation>

<operation id="2434" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:825 %sample_sliding_window_buffer_samples_sample_V_15_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_1_load"/></StgValue>
</operation>

<operation id="2435" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:827 %sample_sliding_window_buffer_samples_sample_V_15_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_0_load"/></StgValue>
</operation>

<operation id="2436" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:829 %sample_sliding_window_buffer_samples_timestamp_V_14_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_11_load"/></StgValue>
</operation>

<operation id="2437" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:831 %sample_sliding_window_buffer_samples_timestamp_V_14_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_10_load"/></StgValue>
</operation>

<operation id="2438" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:833 %sample_sliding_window_buffer_samples_timestamp_V_14_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_9_load"/></StgValue>
</operation>

<operation id="2439" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:835 %sample_sliding_window_buffer_samples_timestamp_V_14_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_8_load"/></StgValue>
</operation>

<operation id="2440" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:837 %sample_sliding_window_buffer_samples_timestamp_V_14_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_7_load"/></StgValue>
</operation>

<operation id="2441" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:839 %sample_sliding_window_buffer_samples_timestamp_V_14_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_6_load"/></StgValue>
</operation>

<operation id="2442" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:841 %sample_sliding_window_buffer_samples_timestamp_V_14_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_5_load"/></StgValue>
</operation>

<operation id="2443" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:843 %sample_sliding_window_buffer_samples_timestamp_V_14_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_4_load"/></StgValue>
</operation>

<operation id="2444" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:845 %sample_sliding_window_buffer_samples_timestamp_V_14_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_3_load"/></StgValue>
</operation>

<operation id="2445" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:847 %sample_sliding_window_buffer_samples_timestamp_V_14_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_2_load"/></StgValue>
</operation>

<operation id="2446" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:849 %sample_sliding_window_buffer_samples_timestamp_V_14_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_1_load"/></StgValue>
</operation>

<operation id="2447" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:851 %sample_sliding_window_buffer_samples_timestamp_V_14_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_0_load"/></StgValue>
</operation>

<operation id="2448" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:853 %sample_sliding_window_buffer_samples_sample_V_14_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_11_load"/></StgValue>
</operation>

<operation id="2449" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:855 %sample_sliding_window_buffer_samples_sample_V_14_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_10_load"/></StgValue>
</operation>

<operation id="2450" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:857 %sample_sliding_window_buffer_samples_sample_V_14_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_9_load"/></StgValue>
</operation>

<operation id="2451" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:859 %sample_sliding_window_buffer_samples_sample_V_14_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_8_load"/></StgValue>
</operation>

<operation id="2452" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:861 %sample_sliding_window_buffer_samples_sample_V_14_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_7_load"/></StgValue>
</operation>

<operation id="2453" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:863 %sample_sliding_window_buffer_samples_sample_V_14_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_6_load"/></StgValue>
</operation>

<operation id="2454" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:865 %sample_sliding_window_buffer_samples_sample_V_14_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_5_load"/></StgValue>
</operation>

<operation id="2455" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:867 %sample_sliding_window_buffer_samples_sample_V_14_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_4_load"/></StgValue>
</operation>

<operation id="2456" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:869 %sample_sliding_window_buffer_samples_sample_V_14_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_3_load"/></StgValue>
</operation>

<operation id="2457" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:871 %sample_sliding_window_buffer_samples_sample_V_14_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_2_load"/></StgValue>
</operation>

<operation id="2458" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:873 %sample_sliding_window_buffer_samples_sample_V_14_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_1_load"/></StgValue>
</operation>

<operation id="2459" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:875 %sample_sliding_window_buffer_samples_sample_V_14_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_0_load"/></StgValue>
</operation>

<operation id="2460" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1884 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_0_load, i5 %period_samples_0_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2461" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1885 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_1_load, i5 %period_samples_1_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2462" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1886 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_2_load, i5 %period_samples_2_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2463" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1887 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_3_load, i5 %period_samples_3_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2464" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1888 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_4_load, i5 %period_samples_4_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2465" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1889 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_5_load, i5 %period_samples_5_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2466" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1890 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_6_load, i5 %period_samples_6_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2467" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1891 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_7_load, i5 %period_samples_7_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2468" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1892 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_8_load, i5 %period_samples_8_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2469" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1893 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_9_load, i5 %period_samples_9_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2470" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1894 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_10_load, i5 %period_samples_10_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2471" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1895 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_11_load, i5 %period_samples_11_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2472" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1896 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_0_load, i5 %period_samples_0_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2473" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1897 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_1_load, i5 %period_samples_1_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2474" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1898 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_2_load, i5 %period_samples_2_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2475" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1899 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_3_load, i5 %period_samples_3_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2476" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1900 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_4_load, i5 %period_samples_4_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2477" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1901 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_5_load, i5 %period_samples_5_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2478" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1902 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_6_load, i5 %period_samples_6_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2479" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1903 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_7_load, i5 %period_samples_7_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2480" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1904 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_8_load, i5 %period_samples_8_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2481" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1905 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_9_load, i5 %period_samples_9_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2482" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1906 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_10_load, i5 %period_samples_10_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2483" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1907 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_11_load, i5 %period_samples_11_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2484" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1908 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_0_load, i5 %period_samples_0_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2485" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1909 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_1_load, i5 %period_samples_1_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2486" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1910 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_2_load, i5 %period_samples_2_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2487" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1911 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_3_load, i5 %period_samples_3_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2488" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1912 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_4_load, i5 %period_samples_4_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2489" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1913 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_5_load, i5 %period_samples_5_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2490" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1914 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_6_load, i5 %period_samples_6_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2491" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1915 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_7_load, i5 %period_samples_7_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2492" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1916 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_8_load, i5 %period_samples_8_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2493" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1917 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_9_load, i5 %period_samples_9_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2494" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1918 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_10_load, i5 %period_samples_10_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2495" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1919 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_11_load, i5 %period_samples_11_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2496" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1920 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_0_load, i5 %period_samples_0_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2497" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1921 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_1_load, i5 %period_samples_1_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2498" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1922 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_2_load, i5 %period_samples_2_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2499" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1923 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_3_load, i5 %period_samples_3_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2500" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1924 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_4_load, i5 %period_samples_4_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2501" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1925 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_5_load, i5 %period_samples_5_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2502" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1926 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_6_load, i5 %period_samples_6_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2503" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1927 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_7_load, i5 %period_samples_7_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2504" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1928 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_8_load, i5 %period_samples_8_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2505" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1929 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_9_load, i5 %period_samples_9_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2506" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1930 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_10_load, i5 %period_samples_10_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2507" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1931 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_11_load, i5 %period_samples_11_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="2508" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:588 %sample_sliding_window_buffer_samples_timestamp_V_19_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_11_addr"/></StgValue>
</operation>

<operation id="2509" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:589 %sample_sliding_window_buffer_samples_timestamp_V_19_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_11_load"/></StgValue>
</operation>

<operation id="2510" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:590 %sample_sliding_window_buffer_samples_timestamp_V_19_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_10_addr"/></StgValue>
</operation>

<operation id="2511" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:591 %sample_sliding_window_buffer_samples_timestamp_V_19_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_10_load"/></StgValue>
</operation>

<operation id="2512" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:592 %sample_sliding_window_buffer_samples_timestamp_V_19_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_9_addr"/></StgValue>
</operation>

<operation id="2513" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:593 %sample_sliding_window_buffer_samples_timestamp_V_19_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_9_load"/></StgValue>
</operation>

<operation id="2514" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:594 %sample_sliding_window_buffer_samples_timestamp_V_19_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_8_addr"/></StgValue>
</operation>

<operation id="2515" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:595 %sample_sliding_window_buffer_samples_timestamp_V_19_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_8_load"/></StgValue>
</operation>

<operation id="2516" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:596 %sample_sliding_window_buffer_samples_timestamp_V_19_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_7_addr"/></StgValue>
</operation>

<operation id="2517" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:597 %sample_sliding_window_buffer_samples_timestamp_V_19_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_7_load"/></StgValue>
</operation>

<operation id="2518" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:598 %sample_sliding_window_buffer_samples_timestamp_V_19_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_6_addr"/></StgValue>
</operation>

<operation id="2519" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:599 %sample_sliding_window_buffer_samples_timestamp_V_19_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_6_load"/></StgValue>
</operation>

<operation id="2520" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:600 %sample_sliding_window_buffer_samples_timestamp_V_19_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_5_addr"/></StgValue>
</operation>

<operation id="2521" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:601 %sample_sliding_window_buffer_samples_timestamp_V_19_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_5_load"/></StgValue>
</operation>

<operation id="2522" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:602 %sample_sliding_window_buffer_samples_timestamp_V_19_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_4_addr"/></StgValue>
</operation>

<operation id="2523" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:603 %sample_sliding_window_buffer_samples_timestamp_V_19_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_4_load"/></StgValue>
</operation>

<operation id="2524" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:604 %sample_sliding_window_buffer_samples_timestamp_V_19_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_3_addr"/></StgValue>
</operation>

<operation id="2525" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:605 %sample_sliding_window_buffer_samples_timestamp_V_19_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_3_load"/></StgValue>
</operation>

<operation id="2526" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:606 %sample_sliding_window_buffer_samples_timestamp_V_19_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_2_addr"/></StgValue>
</operation>

<operation id="2527" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:607 %sample_sliding_window_buffer_samples_timestamp_V_19_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_2_load"/></StgValue>
</operation>

<operation id="2528" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:608 %sample_sliding_window_buffer_samples_timestamp_V_19_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_1_addr"/></StgValue>
</operation>

<operation id="2529" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:609 %sample_sliding_window_buffer_samples_timestamp_V_19_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_1_load"/></StgValue>
</operation>

<operation id="2530" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:610 %sample_sliding_window_buffer_samples_timestamp_V_19_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_0_addr"/></StgValue>
</operation>

<operation id="2531" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:611 %sample_sliding_window_buffer_samples_timestamp_V_19_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_0_load"/></StgValue>
</operation>

<operation id="2532" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:612 %sample_sliding_window_buffer_samples_sample_V_19_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_11_addr"/></StgValue>
</operation>

<operation id="2533" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:613 %sample_sliding_window_buffer_samples_sample_V_19_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_11_load"/></StgValue>
</operation>

<operation id="2534" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:614 %sample_sliding_window_buffer_samples_sample_V_19_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_10_addr"/></StgValue>
</operation>

<operation id="2535" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:615 %sample_sliding_window_buffer_samples_sample_V_19_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_10_load"/></StgValue>
</operation>

<operation id="2536" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:616 %sample_sliding_window_buffer_samples_sample_V_19_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_9_addr"/></StgValue>
</operation>

<operation id="2537" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:617 %sample_sliding_window_buffer_samples_sample_V_19_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_9_load"/></StgValue>
</operation>

<operation id="2538" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:618 %sample_sliding_window_buffer_samples_sample_V_19_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_8_addr"/></StgValue>
</operation>

<operation id="2539" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:619 %sample_sliding_window_buffer_samples_sample_V_19_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_8_load"/></StgValue>
</operation>

<operation id="2540" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:620 %sample_sliding_window_buffer_samples_sample_V_19_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_7_addr"/></StgValue>
</operation>

<operation id="2541" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:621 %sample_sliding_window_buffer_samples_sample_V_19_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_7_load"/></StgValue>
</operation>

<operation id="2542" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:622 %sample_sliding_window_buffer_samples_sample_V_19_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_6_addr"/></StgValue>
</operation>

<operation id="2543" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:623 %sample_sliding_window_buffer_samples_sample_V_19_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_6_load"/></StgValue>
</operation>

<operation id="2544" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:624 %sample_sliding_window_buffer_samples_sample_V_19_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_5_addr"/></StgValue>
</operation>

<operation id="2545" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:625 %sample_sliding_window_buffer_samples_sample_V_19_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_5_load"/></StgValue>
</operation>

<operation id="2546" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:626 %sample_sliding_window_buffer_samples_sample_V_19_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_4_addr"/></StgValue>
</operation>

<operation id="2547" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:627 %sample_sliding_window_buffer_samples_sample_V_19_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_4_load"/></StgValue>
</operation>

<operation id="2548" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:628 %sample_sliding_window_buffer_samples_sample_V_19_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_3_addr"/></StgValue>
</operation>

<operation id="2549" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:629 %sample_sliding_window_buffer_samples_sample_V_19_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_3_load"/></StgValue>
</operation>

<operation id="2550" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:630 %sample_sliding_window_buffer_samples_sample_V_19_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_2_addr"/></StgValue>
</operation>

<operation id="2551" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:631 %sample_sliding_window_buffer_samples_sample_V_19_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_2_load"/></StgValue>
</operation>

<operation id="2552" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:632 %sample_sliding_window_buffer_samples_sample_V_19_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_1_addr"/></StgValue>
</operation>

<operation id="2553" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:633 %sample_sliding_window_buffer_samples_sample_V_19_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_1_load"/></StgValue>
</operation>

<operation id="2554" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:634 %sample_sliding_window_buffer_samples_sample_V_19_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_0_addr"/></StgValue>
</operation>

<operation id="2555" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:635 %sample_sliding_window_buffer_samples_sample_V_19_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_0_load"/></StgValue>
</operation>

<operation id="2556" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:636 %sample_sliding_window_buffer_samples_timestamp_V_18_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_11_addr"/></StgValue>
</operation>

<operation id="2557" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:637 %sample_sliding_window_buffer_samples_timestamp_V_18_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_11_load"/></StgValue>
</operation>

<operation id="2558" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:638 %sample_sliding_window_buffer_samples_timestamp_V_18_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_10_addr"/></StgValue>
</operation>

<operation id="2559" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:639 %sample_sliding_window_buffer_samples_timestamp_V_18_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_10_load"/></StgValue>
</operation>

<operation id="2560" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:640 %sample_sliding_window_buffer_samples_timestamp_V_18_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_9_addr"/></StgValue>
</operation>

<operation id="2561" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:641 %sample_sliding_window_buffer_samples_timestamp_V_18_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_9_load"/></StgValue>
</operation>

<operation id="2562" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:642 %sample_sliding_window_buffer_samples_timestamp_V_18_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_8_addr"/></StgValue>
</operation>

<operation id="2563" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:643 %sample_sliding_window_buffer_samples_timestamp_V_18_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_8_load"/></StgValue>
</operation>

<operation id="2564" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:644 %sample_sliding_window_buffer_samples_timestamp_V_18_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_7_addr"/></StgValue>
</operation>

<operation id="2565" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:645 %sample_sliding_window_buffer_samples_timestamp_V_18_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_7_load"/></StgValue>
</operation>

<operation id="2566" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:646 %sample_sliding_window_buffer_samples_timestamp_V_18_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_6_addr"/></StgValue>
</operation>

<operation id="2567" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:647 %sample_sliding_window_buffer_samples_timestamp_V_18_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_6_load"/></StgValue>
</operation>

<operation id="2568" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:648 %sample_sliding_window_buffer_samples_timestamp_V_18_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_5_addr"/></StgValue>
</operation>

<operation id="2569" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:649 %sample_sliding_window_buffer_samples_timestamp_V_18_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_5_load"/></StgValue>
</operation>

<operation id="2570" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:650 %sample_sliding_window_buffer_samples_timestamp_V_18_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_4_addr"/></StgValue>
</operation>

<operation id="2571" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:651 %sample_sliding_window_buffer_samples_timestamp_V_18_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_4_load"/></StgValue>
</operation>

<operation id="2572" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:652 %sample_sliding_window_buffer_samples_timestamp_V_18_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_3_addr"/></StgValue>
</operation>

<operation id="2573" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:653 %sample_sliding_window_buffer_samples_timestamp_V_18_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_3_load"/></StgValue>
</operation>

<operation id="2574" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:654 %sample_sliding_window_buffer_samples_timestamp_V_18_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_2_addr"/></StgValue>
</operation>

<operation id="2575" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:655 %sample_sliding_window_buffer_samples_timestamp_V_18_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_2_load"/></StgValue>
</operation>

<operation id="2576" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:656 %sample_sliding_window_buffer_samples_timestamp_V_18_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_1_addr"/></StgValue>
</operation>

<operation id="2577" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:657 %sample_sliding_window_buffer_samples_timestamp_V_18_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_1_load"/></StgValue>
</operation>

<operation id="2578" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:658 %sample_sliding_window_buffer_samples_timestamp_V_18_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_0_addr"/></StgValue>
</operation>

<operation id="2579" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:659 %sample_sliding_window_buffer_samples_timestamp_V_18_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_0_load"/></StgValue>
</operation>

<operation id="2580" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:660 %sample_sliding_window_buffer_samples_sample_V_18_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_11_addr"/></StgValue>
</operation>

<operation id="2581" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:661 %sample_sliding_window_buffer_samples_sample_V_18_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_11_load"/></StgValue>
</operation>

<operation id="2582" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:662 %sample_sliding_window_buffer_samples_sample_V_18_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_10_addr"/></StgValue>
</operation>

<operation id="2583" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:663 %sample_sliding_window_buffer_samples_sample_V_18_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_10_load"/></StgValue>
</operation>

<operation id="2584" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:664 %sample_sliding_window_buffer_samples_sample_V_18_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_9_addr"/></StgValue>
</operation>

<operation id="2585" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:665 %sample_sliding_window_buffer_samples_sample_V_18_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_9_load"/></StgValue>
</operation>

<operation id="2586" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:666 %sample_sliding_window_buffer_samples_sample_V_18_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_8_addr"/></StgValue>
</operation>

<operation id="2587" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:667 %sample_sliding_window_buffer_samples_sample_V_18_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_8_load"/></StgValue>
</operation>

<operation id="2588" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:668 %sample_sliding_window_buffer_samples_sample_V_18_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_7_addr"/></StgValue>
</operation>

<operation id="2589" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:669 %sample_sliding_window_buffer_samples_sample_V_18_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_7_load"/></StgValue>
</operation>

<operation id="2590" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:670 %sample_sliding_window_buffer_samples_sample_V_18_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_6_addr"/></StgValue>
</operation>

<operation id="2591" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:671 %sample_sliding_window_buffer_samples_sample_V_18_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_6_load"/></StgValue>
</operation>

<operation id="2592" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:672 %sample_sliding_window_buffer_samples_sample_V_18_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_5_addr"/></StgValue>
</operation>

<operation id="2593" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:673 %sample_sliding_window_buffer_samples_sample_V_18_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_5_load"/></StgValue>
</operation>

<operation id="2594" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:674 %sample_sliding_window_buffer_samples_sample_V_18_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_4_addr"/></StgValue>
</operation>

<operation id="2595" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:675 %sample_sliding_window_buffer_samples_sample_V_18_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_4_load"/></StgValue>
</operation>

<operation id="2596" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:676 %sample_sliding_window_buffer_samples_sample_V_18_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_3_addr"/></StgValue>
</operation>

<operation id="2597" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:677 %sample_sliding_window_buffer_samples_sample_V_18_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_3_load"/></StgValue>
</operation>

<operation id="2598" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:678 %sample_sliding_window_buffer_samples_sample_V_18_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_2_addr"/></StgValue>
</operation>

<operation id="2599" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:679 %sample_sliding_window_buffer_samples_sample_V_18_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_2_load"/></StgValue>
</operation>

<operation id="2600" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:680 %sample_sliding_window_buffer_samples_sample_V_18_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_1_addr"/></StgValue>
</operation>

<operation id="2601" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:681 %sample_sliding_window_buffer_samples_sample_V_18_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_1_load"/></StgValue>
</operation>

<operation id="2602" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:682 %sample_sliding_window_buffer_samples_sample_V_18_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_0_addr"/></StgValue>
</operation>

<operation id="2603" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:683 %sample_sliding_window_buffer_samples_sample_V_18_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_0_load"/></StgValue>
</operation>

<operation id="2604" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:685 %sample_sliding_window_buffer_samples_timestamp_V_17_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_11_load"/></StgValue>
</operation>

<operation id="2605" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:687 %sample_sliding_window_buffer_samples_timestamp_V_17_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_10_load"/></StgValue>
</operation>

<operation id="2606" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:689 %sample_sliding_window_buffer_samples_timestamp_V_17_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_9_load"/></StgValue>
</operation>

<operation id="2607" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:691 %sample_sliding_window_buffer_samples_timestamp_V_17_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_8_load"/></StgValue>
</operation>

<operation id="2608" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:693 %sample_sliding_window_buffer_samples_timestamp_V_17_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_7_load"/></StgValue>
</operation>

<operation id="2609" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:695 %sample_sliding_window_buffer_samples_timestamp_V_17_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_6_load"/></StgValue>
</operation>

<operation id="2610" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:697 %sample_sliding_window_buffer_samples_timestamp_V_17_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_5_load"/></StgValue>
</operation>

<operation id="2611" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:699 %sample_sliding_window_buffer_samples_timestamp_V_17_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_4_load"/></StgValue>
</operation>

<operation id="2612" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:701 %sample_sliding_window_buffer_samples_timestamp_V_17_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_3_load"/></StgValue>
</operation>

<operation id="2613" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:703 %sample_sliding_window_buffer_samples_timestamp_V_17_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_2_load"/></StgValue>
</operation>

<operation id="2614" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:705 %sample_sliding_window_buffer_samples_timestamp_V_17_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_1_load"/></StgValue>
</operation>

<operation id="2615" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:707 %sample_sliding_window_buffer_samples_timestamp_V_17_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_0_load"/></StgValue>
</operation>

<operation id="2616" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:709 %sample_sliding_window_buffer_samples_sample_V_17_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_11_load"/></StgValue>
</operation>

<operation id="2617" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:711 %sample_sliding_window_buffer_samples_sample_V_17_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_10_load"/></StgValue>
</operation>

<operation id="2618" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:713 %sample_sliding_window_buffer_samples_sample_V_17_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_9_load"/></StgValue>
</operation>

<operation id="2619" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:715 %sample_sliding_window_buffer_samples_sample_V_17_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_8_load"/></StgValue>
</operation>

<operation id="2620" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:717 %sample_sliding_window_buffer_samples_sample_V_17_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_7_load"/></StgValue>
</operation>

<operation id="2621" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:719 %sample_sliding_window_buffer_samples_sample_V_17_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_6_load"/></StgValue>
</operation>

<operation id="2622" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:721 %sample_sliding_window_buffer_samples_sample_V_17_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_5_load"/></StgValue>
</operation>

<operation id="2623" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:723 %sample_sliding_window_buffer_samples_sample_V_17_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_4_load"/></StgValue>
</operation>

<operation id="2624" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:725 %sample_sliding_window_buffer_samples_sample_V_17_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_3_load"/></StgValue>
</operation>

<operation id="2625" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:727 %sample_sliding_window_buffer_samples_sample_V_17_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_2_load"/></StgValue>
</operation>

<operation id="2626" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:729 %sample_sliding_window_buffer_samples_sample_V_17_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_1_load"/></StgValue>
</operation>

<operation id="2627" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:731 %sample_sliding_window_buffer_samples_sample_V_17_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_0_load"/></StgValue>
</operation>

<operation id="2628" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:733 %sample_sliding_window_buffer_samples_timestamp_V_16_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_11_load"/></StgValue>
</operation>

<operation id="2629" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:735 %sample_sliding_window_buffer_samples_timestamp_V_16_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_10_load"/></StgValue>
</operation>

<operation id="2630" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:737 %sample_sliding_window_buffer_samples_timestamp_V_16_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_9_load"/></StgValue>
</operation>

<operation id="2631" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:739 %sample_sliding_window_buffer_samples_timestamp_V_16_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_8_load"/></StgValue>
</operation>

<operation id="2632" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:741 %sample_sliding_window_buffer_samples_timestamp_V_16_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_7_load"/></StgValue>
</operation>

<operation id="2633" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:743 %sample_sliding_window_buffer_samples_timestamp_V_16_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_6_load"/></StgValue>
</operation>

<operation id="2634" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:745 %sample_sliding_window_buffer_samples_timestamp_V_16_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_5_load"/></StgValue>
</operation>

<operation id="2635" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:747 %sample_sliding_window_buffer_samples_timestamp_V_16_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_4_load"/></StgValue>
</operation>

<operation id="2636" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:749 %sample_sliding_window_buffer_samples_timestamp_V_16_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_3_load"/></StgValue>
</operation>

<operation id="2637" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:751 %sample_sliding_window_buffer_samples_timestamp_V_16_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_2_load"/></StgValue>
</operation>

<operation id="2638" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:753 %sample_sliding_window_buffer_samples_timestamp_V_16_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_1_load"/></StgValue>
</operation>

<operation id="2639" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:755 %sample_sliding_window_buffer_samples_timestamp_V_16_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_0_load"/></StgValue>
</operation>

<operation id="2640" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:757 %sample_sliding_window_buffer_samples_sample_V_16_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_11_load"/></StgValue>
</operation>

<operation id="2641" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:759 %sample_sliding_window_buffer_samples_sample_V_16_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_10_load"/></StgValue>
</operation>

<operation id="2642" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:761 %sample_sliding_window_buffer_samples_sample_V_16_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_9_load"/></StgValue>
</operation>

<operation id="2643" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:763 %sample_sliding_window_buffer_samples_sample_V_16_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_8_load"/></StgValue>
</operation>

<operation id="2644" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:765 %sample_sliding_window_buffer_samples_sample_V_16_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_7_load"/></StgValue>
</operation>

<operation id="2645" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:767 %sample_sliding_window_buffer_samples_sample_V_16_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_6_load"/></StgValue>
</operation>

<operation id="2646" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:769 %sample_sliding_window_buffer_samples_sample_V_16_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_5_load"/></StgValue>
</operation>

<operation id="2647" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:771 %sample_sliding_window_buffer_samples_sample_V_16_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_4_load"/></StgValue>
</operation>

<operation id="2648" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:773 %sample_sliding_window_buffer_samples_sample_V_16_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_3_load"/></StgValue>
</operation>

<operation id="2649" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:775 %sample_sliding_window_buffer_samples_sample_V_16_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_2_load"/></StgValue>
</operation>

<operation id="2650" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:777 %sample_sliding_window_buffer_samples_sample_V_16_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_1_load"/></StgValue>
</operation>

<operation id="2651" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:779 %sample_sliding_window_buffer_samples_sample_V_16_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_0_load"/></StgValue>
</operation>

<operation id="2652" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1932 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_0_load, i5 %period_samples_0_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2653" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1933 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_1_load, i5 %period_samples_1_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2654" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1934 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_2_load, i5 %period_samples_2_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2655" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1935 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_3_load, i5 %period_samples_3_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2656" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1936 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_4_load, i5 %period_samples_4_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2657" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1937 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_5_load, i5 %period_samples_5_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2658" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1938 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_6_load, i5 %period_samples_6_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2659" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1939 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_7_load, i5 %period_samples_7_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2660" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1940 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_8_load, i5 %period_samples_8_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2661" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1941 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_9_load, i5 %period_samples_9_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2662" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1942 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_10_load, i5 %period_samples_10_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2663" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1943 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_11_load, i5 %period_samples_11_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2664" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1944 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_0_load, i5 %period_samples_0_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2665" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1945 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_1_load, i5 %period_samples_1_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2666" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1946 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_2_load, i5 %period_samples_2_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2667" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1947 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_3_load, i5 %period_samples_3_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2668" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1948 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_4_load, i5 %period_samples_4_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2669" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1949 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_5_load, i5 %period_samples_5_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2670" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1950 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_6_load, i5 %period_samples_6_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2671" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1951 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_7_load, i5 %period_samples_7_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2672" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1952 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_8_load, i5 %period_samples_8_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2673" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1953 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_9_load, i5 %period_samples_9_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2674" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1954 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_10_load, i5 %period_samples_10_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2675" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1955 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_11_load, i5 %period_samples_11_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2676" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1956 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_0_load, i5 %period_samples_0_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2677" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1957 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_1_load, i5 %period_samples_1_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2678" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1958 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_2_load, i5 %period_samples_2_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2679" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1959 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_3_load, i5 %period_samples_3_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2680" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1960 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_4_load, i5 %period_samples_4_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2681" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1961 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_5_load, i5 %period_samples_5_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2682" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1962 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_6_load, i5 %period_samples_6_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2683" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1963 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_7_load, i5 %period_samples_7_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2684" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1964 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_8_load, i5 %period_samples_8_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2685" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1965 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_9_load, i5 %period_samples_9_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2686" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1966 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_10_load, i5 %period_samples_10_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2687" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1967 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_11_load, i5 %period_samples_11_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2688" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1968 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_0_load, i5 %period_samples_0_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2689" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1969 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_1_load, i5 %period_samples_1_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2690" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1970 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_2_load, i5 %period_samples_2_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2691" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1971 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_3_load, i5 %period_samples_3_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2692" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1972 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_4_load, i5 %period_samples_4_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2693" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1973 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_5_load, i5 %period_samples_5_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2694" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1974 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_6_load, i5 %period_samples_6_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2695" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1975 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_7_load, i5 %period_samples_7_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2696" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1976 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_8_load, i5 %period_samples_8_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2697" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1977 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_9_load, i5 %period_samples_9_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2698" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1978 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_10_load, i5 %period_samples_10_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2699" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1979 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_11_load, i5 %period_samples_11_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="2700" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:492 %sample_sliding_window_buffer_samples_timestamp_V_21_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_11_addr"/></StgValue>
</operation>

<operation id="2701" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:493 %sample_sliding_window_buffer_samples_timestamp_V_21_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_11_load"/></StgValue>
</operation>

<operation id="2702" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:494 %sample_sliding_window_buffer_samples_timestamp_V_21_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_10_addr"/></StgValue>
</operation>

<operation id="2703" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:495 %sample_sliding_window_buffer_samples_timestamp_V_21_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_10_load"/></StgValue>
</operation>

<operation id="2704" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:496 %sample_sliding_window_buffer_samples_timestamp_V_21_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_9_addr"/></StgValue>
</operation>

<operation id="2705" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:497 %sample_sliding_window_buffer_samples_timestamp_V_21_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_9_load"/></StgValue>
</operation>

<operation id="2706" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:498 %sample_sliding_window_buffer_samples_timestamp_V_21_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_8_addr"/></StgValue>
</operation>

<operation id="2707" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:499 %sample_sliding_window_buffer_samples_timestamp_V_21_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_8_load"/></StgValue>
</operation>

<operation id="2708" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:500 %sample_sliding_window_buffer_samples_timestamp_V_21_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_7_addr"/></StgValue>
</operation>

<operation id="2709" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:501 %sample_sliding_window_buffer_samples_timestamp_V_21_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_7_load"/></StgValue>
</operation>

<operation id="2710" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:502 %sample_sliding_window_buffer_samples_timestamp_V_21_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_6_addr"/></StgValue>
</operation>

<operation id="2711" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:503 %sample_sliding_window_buffer_samples_timestamp_V_21_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_6_load"/></StgValue>
</operation>

<operation id="2712" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:504 %sample_sliding_window_buffer_samples_timestamp_V_21_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_5_addr"/></StgValue>
</operation>

<operation id="2713" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:505 %sample_sliding_window_buffer_samples_timestamp_V_21_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_5_load"/></StgValue>
</operation>

<operation id="2714" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:506 %sample_sliding_window_buffer_samples_timestamp_V_21_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_4_addr"/></StgValue>
</operation>

<operation id="2715" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:507 %sample_sliding_window_buffer_samples_timestamp_V_21_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_4_load"/></StgValue>
</operation>

<operation id="2716" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:508 %sample_sliding_window_buffer_samples_timestamp_V_21_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_3_addr"/></StgValue>
</operation>

<operation id="2717" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:509 %sample_sliding_window_buffer_samples_timestamp_V_21_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_3_load"/></StgValue>
</operation>

<operation id="2718" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:510 %sample_sliding_window_buffer_samples_timestamp_V_21_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_2_addr"/></StgValue>
</operation>

<operation id="2719" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:511 %sample_sliding_window_buffer_samples_timestamp_V_21_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_2_load"/></StgValue>
</operation>

<operation id="2720" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:512 %sample_sliding_window_buffer_samples_timestamp_V_21_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_1_addr"/></StgValue>
</operation>

<operation id="2721" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:513 %sample_sliding_window_buffer_samples_timestamp_V_21_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_1_load"/></StgValue>
</operation>

<operation id="2722" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:514 %sample_sliding_window_buffer_samples_timestamp_V_21_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_0_addr"/></StgValue>
</operation>

<operation id="2723" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:515 %sample_sliding_window_buffer_samples_timestamp_V_21_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_0_load"/></StgValue>
</operation>

<operation id="2724" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:516 %sample_sliding_window_buffer_samples_sample_V_21_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_11_addr"/></StgValue>
</operation>

<operation id="2725" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:517 %sample_sliding_window_buffer_samples_sample_V_21_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_11_load"/></StgValue>
</operation>

<operation id="2726" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:518 %sample_sliding_window_buffer_samples_sample_V_21_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_10_addr"/></StgValue>
</operation>

<operation id="2727" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:519 %sample_sliding_window_buffer_samples_sample_V_21_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_10_load"/></StgValue>
</operation>

<operation id="2728" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:520 %sample_sliding_window_buffer_samples_sample_V_21_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_9_addr"/></StgValue>
</operation>

<operation id="2729" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:521 %sample_sliding_window_buffer_samples_sample_V_21_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_9_load"/></StgValue>
</operation>

<operation id="2730" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:522 %sample_sliding_window_buffer_samples_sample_V_21_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_8_addr"/></StgValue>
</operation>

<operation id="2731" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:523 %sample_sliding_window_buffer_samples_sample_V_21_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_8_load"/></StgValue>
</operation>

<operation id="2732" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:524 %sample_sliding_window_buffer_samples_sample_V_21_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_7_addr"/></StgValue>
</operation>

<operation id="2733" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:525 %sample_sliding_window_buffer_samples_sample_V_21_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_7_load"/></StgValue>
</operation>

<operation id="2734" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:526 %sample_sliding_window_buffer_samples_sample_V_21_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_6_addr"/></StgValue>
</operation>

<operation id="2735" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:527 %sample_sliding_window_buffer_samples_sample_V_21_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_6_load"/></StgValue>
</operation>

<operation id="2736" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:528 %sample_sliding_window_buffer_samples_sample_V_21_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_5_addr"/></StgValue>
</operation>

<operation id="2737" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:529 %sample_sliding_window_buffer_samples_sample_V_21_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_5_load"/></StgValue>
</operation>

<operation id="2738" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:530 %sample_sliding_window_buffer_samples_sample_V_21_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_4_addr"/></StgValue>
</operation>

<operation id="2739" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:531 %sample_sliding_window_buffer_samples_sample_V_21_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_4_load"/></StgValue>
</operation>

<operation id="2740" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:532 %sample_sliding_window_buffer_samples_sample_V_21_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_3_addr"/></StgValue>
</operation>

<operation id="2741" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:533 %sample_sliding_window_buffer_samples_sample_V_21_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_3_load"/></StgValue>
</operation>

<operation id="2742" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:534 %sample_sliding_window_buffer_samples_sample_V_21_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_2_addr"/></StgValue>
</operation>

<operation id="2743" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:535 %sample_sliding_window_buffer_samples_sample_V_21_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_2_load"/></StgValue>
</operation>

<operation id="2744" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:536 %sample_sliding_window_buffer_samples_sample_V_21_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_1_addr"/></StgValue>
</operation>

<operation id="2745" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:537 %sample_sliding_window_buffer_samples_sample_V_21_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_1_load"/></StgValue>
</operation>

<operation id="2746" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:538 %sample_sliding_window_buffer_samples_sample_V_21_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_0_addr"/></StgValue>
</operation>

<operation id="2747" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:539 %sample_sliding_window_buffer_samples_sample_V_21_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_0_load"/></StgValue>
</operation>

<operation id="2748" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:540 %sample_sliding_window_buffer_samples_timestamp_V_20_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_11_addr"/></StgValue>
</operation>

<operation id="2749" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:541 %sample_sliding_window_buffer_samples_timestamp_V_20_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_11_load"/></StgValue>
</operation>

<operation id="2750" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:542 %sample_sliding_window_buffer_samples_timestamp_V_20_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_10_addr"/></StgValue>
</operation>

<operation id="2751" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:543 %sample_sliding_window_buffer_samples_timestamp_V_20_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_10_load"/></StgValue>
</operation>

<operation id="2752" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:544 %sample_sliding_window_buffer_samples_timestamp_V_20_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_9_addr"/></StgValue>
</operation>

<operation id="2753" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:545 %sample_sliding_window_buffer_samples_timestamp_V_20_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_9_load"/></StgValue>
</operation>

<operation id="2754" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:546 %sample_sliding_window_buffer_samples_timestamp_V_20_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_8_addr"/></StgValue>
</operation>

<operation id="2755" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:547 %sample_sliding_window_buffer_samples_timestamp_V_20_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_8_load"/></StgValue>
</operation>

<operation id="2756" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:548 %sample_sliding_window_buffer_samples_timestamp_V_20_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_7_addr"/></StgValue>
</operation>

<operation id="2757" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:549 %sample_sliding_window_buffer_samples_timestamp_V_20_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_7_load"/></StgValue>
</operation>

<operation id="2758" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:550 %sample_sliding_window_buffer_samples_timestamp_V_20_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_6_addr"/></StgValue>
</operation>

<operation id="2759" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:551 %sample_sliding_window_buffer_samples_timestamp_V_20_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_6_load"/></StgValue>
</operation>

<operation id="2760" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:552 %sample_sliding_window_buffer_samples_timestamp_V_20_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_5_addr"/></StgValue>
</operation>

<operation id="2761" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:553 %sample_sliding_window_buffer_samples_timestamp_V_20_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_5_load"/></StgValue>
</operation>

<operation id="2762" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:554 %sample_sliding_window_buffer_samples_timestamp_V_20_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_4_addr"/></StgValue>
</operation>

<operation id="2763" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:555 %sample_sliding_window_buffer_samples_timestamp_V_20_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_4_load"/></StgValue>
</operation>

<operation id="2764" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:556 %sample_sliding_window_buffer_samples_timestamp_V_20_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_3_addr"/></StgValue>
</operation>

<operation id="2765" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:557 %sample_sliding_window_buffer_samples_timestamp_V_20_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_3_load"/></StgValue>
</operation>

<operation id="2766" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:558 %sample_sliding_window_buffer_samples_timestamp_V_20_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_2_addr"/></StgValue>
</operation>

<operation id="2767" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:559 %sample_sliding_window_buffer_samples_timestamp_V_20_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_2_load"/></StgValue>
</operation>

<operation id="2768" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:560 %sample_sliding_window_buffer_samples_timestamp_V_20_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_1_addr"/></StgValue>
</operation>

<operation id="2769" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:561 %sample_sliding_window_buffer_samples_timestamp_V_20_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_1_load"/></StgValue>
</operation>

<operation id="2770" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:562 %sample_sliding_window_buffer_samples_timestamp_V_20_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_0_addr"/></StgValue>
</operation>

<operation id="2771" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:563 %sample_sliding_window_buffer_samples_timestamp_V_20_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_0_load"/></StgValue>
</operation>

<operation id="2772" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:564 %sample_sliding_window_buffer_samples_sample_V_20_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_11_addr"/></StgValue>
</operation>

<operation id="2773" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:565 %sample_sliding_window_buffer_samples_sample_V_20_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_11_load"/></StgValue>
</operation>

<operation id="2774" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:566 %sample_sliding_window_buffer_samples_sample_V_20_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_10_addr"/></StgValue>
</operation>

<operation id="2775" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:567 %sample_sliding_window_buffer_samples_sample_V_20_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_10_load"/></StgValue>
</operation>

<operation id="2776" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:568 %sample_sliding_window_buffer_samples_sample_V_20_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_9_addr"/></StgValue>
</operation>

<operation id="2777" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:569 %sample_sliding_window_buffer_samples_sample_V_20_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_9_load"/></StgValue>
</operation>

<operation id="2778" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:570 %sample_sliding_window_buffer_samples_sample_V_20_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_8_addr"/></StgValue>
</operation>

<operation id="2779" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:571 %sample_sliding_window_buffer_samples_sample_V_20_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_8_load"/></StgValue>
</operation>

<operation id="2780" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:572 %sample_sliding_window_buffer_samples_sample_V_20_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_7_addr"/></StgValue>
</operation>

<operation id="2781" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:573 %sample_sliding_window_buffer_samples_sample_V_20_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_7_load"/></StgValue>
</operation>

<operation id="2782" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:574 %sample_sliding_window_buffer_samples_sample_V_20_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_6_addr"/></StgValue>
</operation>

<operation id="2783" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:575 %sample_sliding_window_buffer_samples_sample_V_20_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_6_load"/></StgValue>
</operation>

<operation id="2784" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:576 %sample_sliding_window_buffer_samples_sample_V_20_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_5_addr"/></StgValue>
</operation>

<operation id="2785" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:577 %sample_sliding_window_buffer_samples_sample_V_20_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_5_load"/></StgValue>
</operation>

<operation id="2786" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:578 %sample_sliding_window_buffer_samples_sample_V_20_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_4_addr"/></StgValue>
</operation>

<operation id="2787" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:579 %sample_sliding_window_buffer_samples_sample_V_20_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_4_load"/></StgValue>
</operation>

<operation id="2788" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:580 %sample_sliding_window_buffer_samples_sample_V_20_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_3_addr"/></StgValue>
</operation>

<operation id="2789" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:581 %sample_sliding_window_buffer_samples_sample_V_20_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_3_load"/></StgValue>
</operation>

<operation id="2790" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:582 %sample_sliding_window_buffer_samples_sample_V_20_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_2_addr"/></StgValue>
</operation>

<operation id="2791" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:583 %sample_sliding_window_buffer_samples_sample_V_20_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_2_load"/></StgValue>
</operation>

<operation id="2792" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:584 %sample_sliding_window_buffer_samples_sample_V_20_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_1_addr"/></StgValue>
</operation>

<operation id="2793" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:585 %sample_sliding_window_buffer_samples_sample_V_20_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_1_load"/></StgValue>
</operation>

<operation id="2794" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:586 %sample_sliding_window_buffer_samples_sample_V_20_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_0_addr"/></StgValue>
</operation>

<operation id="2795" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:587 %sample_sliding_window_buffer_samples_sample_V_20_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_0_load"/></StgValue>
</operation>

<operation id="2796" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:589 %sample_sliding_window_buffer_samples_timestamp_V_19_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_11_load"/></StgValue>
</operation>

<operation id="2797" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:591 %sample_sliding_window_buffer_samples_timestamp_V_19_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_10_load"/></StgValue>
</operation>

<operation id="2798" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:593 %sample_sliding_window_buffer_samples_timestamp_V_19_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_9_load"/></StgValue>
</operation>

<operation id="2799" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:595 %sample_sliding_window_buffer_samples_timestamp_V_19_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_8_load"/></StgValue>
</operation>

<operation id="2800" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:597 %sample_sliding_window_buffer_samples_timestamp_V_19_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_7_load"/></StgValue>
</operation>

<operation id="2801" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:599 %sample_sliding_window_buffer_samples_timestamp_V_19_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_6_load"/></StgValue>
</operation>

<operation id="2802" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:601 %sample_sliding_window_buffer_samples_timestamp_V_19_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_5_load"/></StgValue>
</operation>

<operation id="2803" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:603 %sample_sliding_window_buffer_samples_timestamp_V_19_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_4_load"/></StgValue>
</operation>

<operation id="2804" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:605 %sample_sliding_window_buffer_samples_timestamp_V_19_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_3_load"/></StgValue>
</operation>

<operation id="2805" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:607 %sample_sliding_window_buffer_samples_timestamp_V_19_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_2_load"/></StgValue>
</operation>

<operation id="2806" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:609 %sample_sliding_window_buffer_samples_timestamp_V_19_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_1_load"/></StgValue>
</operation>

<operation id="2807" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:611 %sample_sliding_window_buffer_samples_timestamp_V_19_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_0_load"/></StgValue>
</operation>

<operation id="2808" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:613 %sample_sliding_window_buffer_samples_sample_V_19_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_11_load"/></StgValue>
</operation>

<operation id="2809" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:615 %sample_sliding_window_buffer_samples_sample_V_19_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_10_load"/></StgValue>
</operation>

<operation id="2810" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:617 %sample_sliding_window_buffer_samples_sample_V_19_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_9_load"/></StgValue>
</operation>

<operation id="2811" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:619 %sample_sliding_window_buffer_samples_sample_V_19_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_8_load"/></StgValue>
</operation>

<operation id="2812" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:621 %sample_sliding_window_buffer_samples_sample_V_19_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_7_load"/></StgValue>
</operation>

<operation id="2813" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:623 %sample_sliding_window_buffer_samples_sample_V_19_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_6_load"/></StgValue>
</operation>

<operation id="2814" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:625 %sample_sliding_window_buffer_samples_sample_V_19_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_5_load"/></StgValue>
</operation>

<operation id="2815" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:627 %sample_sliding_window_buffer_samples_sample_V_19_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_4_load"/></StgValue>
</operation>

<operation id="2816" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:629 %sample_sliding_window_buffer_samples_sample_V_19_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_3_load"/></StgValue>
</operation>

<operation id="2817" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:631 %sample_sliding_window_buffer_samples_sample_V_19_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_2_load"/></StgValue>
</operation>

<operation id="2818" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:633 %sample_sliding_window_buffer_samples_sample_V_19_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_1_load"/></StgValue>
</operation>

<operation id="2819" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:635 %sample_sliding_window_buffer_samples_sample_V_19_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_0_load"/></StgValue>
</operation>

<operation id="2820" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:637 %sample_sliding_window_buffer_samples_timestamp_V_18_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_11_load"/></StgValue>
</operation>

<operation id="2821" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:639 %sample_sliding_window_buffer_samples_timestamp_V_18_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_10_load"/></StgValue>
</operation>

<operation id="2822" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:641 %sample_sliding_window_buffer_samples_timestamp_V_18_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_9_load"/></StgValue>
</operation>

<operation id="2823" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:643 %sample_sliding_window_buffer_samples_timestamp_V_18_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_8_load"/></StgValue>
</operation>

<operation id="2824" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:645 %sample_sliding_window_buffer_samples_timestamp_V_18_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_7_load"/></StgValue>
</operation>

<operation id="2825" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:647 %sample_sliding_window_buffer_samples_timestamp_V_18_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_6_load"/></StgValue>
</operation>

<operation id="2826" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:649 %sample_sliding_window_buffer_samples_timestamp_V_18_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_5_load"/></StgValue>
</operation>

<operation id="2827" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:651 %sample_sliding_window_buffer_samples_timestamp_V_18_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_4_load"/></StgValue>
</operation>

<operation id="2828" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:653 %sample_sliding_window_buffer_samples_timestamp_V_18_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_3_load"/></StgValue>
</operation>

<operation id="2829" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:655 %sample_sliding_window_buffer_samples_timestamp_V_18_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_2_load"/></StgValue>
</operation>

<operation id="2830" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:657 %sample_sliding_window_buffer_samples_timestamp_V_18_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_1_load"/></StgValue>
</operation>

<operation id="2831" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:659 %sample_sliding_window_buffer_samples_timestamp_V_18_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_0_load"/></StgValue>
</operation>

<operation id="2832" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:661 %sample_sliding_window_buffer_samples_sample_V_18_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_11_load"/></StgValue>
</operation>

<operation id="2833" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:663 %sample_sliding_window_buffer_samples_sample_V_18_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_10_load"/></StgValue>
</operation>

<operation id="2834" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:665 %sample_sliding_window_buffer_samples_sample_V_18_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_9_load"/></StgValue>
</operation>

<operation id="2835" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:667 %sample_sliding_window_buffer_samples_sample_V_18_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_8_load"/></StgValue>
</operation>

<operation id="2836" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:669 %sample_sliding_window_buffer_samples_sample_V_18_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_7_load"/></StgValue>
</operation>

<operation id="2837" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:671 %sample_sliding_window_buffer_samples_sample_V_18_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_6_load"/></StgValue>
</operation>

<operation id="2838" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:673 %sample_sliding_window_buffer_samples_sample_V_18_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_5_load"/></StgValue>
</operation>

<operation id="2839" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:675 %sample_sliding_window_buffer_samples_sample_V_18_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_4_load"/></StgValue>
</operation>

<operation id="2840" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:677 %sample_sliding_window_buffer_samples_sample_V_18_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_3_load"/></StgValue>
</operation>

<operation id="2841" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:679 %sample_sliding_window_buffer_samples_sample_V_18_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_2_load"/></StgValue>
</operation>

<operation id="2842" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:681 %sample_sliding_window_buffer_samples_sample_V_18_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_1_load"/></StgValue>
</operation>

<operation id="2843" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:683 %sample_sliding_window_buffer_samples_sample_V_18_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_0_load"/></StgValue>
</operation>

<operation id="2844" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1980 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_0_load, i5 %period_samples_0_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2845" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1981 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_1_load, i5 %period_samples_1_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2846" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1982 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_2_load, i5 %period_samples_2_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2847" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1983 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_3_load, i5 %period_samples_3_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2848" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1984 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_4_load, i5 %period_samples_4_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2849" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1985 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_5_load, i5 %period_samples_5_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2850" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1986 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_6_load, i5 %period_samples_6_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2851" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1987 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_7_load, i5 %period_samples_7_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2852" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1988 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_8_load, i5 %period_samples_8_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2853" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1989 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_9_load, i5 %period_samples_9_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2854" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1990 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_10_load, i5 %period_samples_10_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2855" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1991 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_11_load, i5 %period_samples_11_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2856" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1992 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_0_load, i5 %period_samples_0_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2857" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1993 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_1_load, i5 %period_samples_1_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2858" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1994 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_2_load, i5 %period_samples_2_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2859" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1995 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_3_load, i5 %period_samples_3_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2860" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1996 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_4_load, i5 %period_samples_4_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2861" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1997 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_5_load, i5 %period_samples_5_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2862" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1998 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_6_load, i5 %period_samples_6_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2863" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1999 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_7_load, i5 %period_samples_7_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2864" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2000 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_8_load, i5 %period_samples_8_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2865" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2001 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_9_load, i5 %period_samples_9_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2866" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2002 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_10_load, i5 %period_samples_10_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2867" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2003 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_11_load, i5 %period_samples_11_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2868" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2004 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_0_load, i5 %period_samples_0_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2869" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2005 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_1_load, i5 %period_samples_1_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2870" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2006 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_2_load, i5 %period_samples_2_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2871" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2007 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_3_load, i5 %period_samples_3_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2872" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2008 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_4_load, i5 %period_samples_4_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2873" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2009 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_5_load, i5 %period_samples_5_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2874" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2010 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_6_load, i5 %period_samples_6_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2875" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2011 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_7_load, i5 %period_samples_7_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2876" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2012 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_8_load, i5 %period_samples_8_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2877" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2013 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_9_load, i5 %period_samples_9_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2878" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2014 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_10_load, i5 %period_samples_10_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2879" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2015 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_11_load, i5 %period_samples_11_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2880" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2016 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_0_load, i5 %period_samples_0_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2881" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2017 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_1_load, i5 %period_samples_1_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2882" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2018 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_2_load, i5 %period_samples_2_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2883" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2019 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_3_load, i5 %period_samples_3_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2884" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2020 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_4_load, i5 %period_samples_4_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2885" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2021 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_5_load, i5 %period_samples_5_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2886" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2022 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_6_load, i5 %period_samples_6_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2887" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2023 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_7_load, i5 %period_samples_7_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2888" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2024 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_8_load, i5 %period_samples_8_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2889" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2025 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_9_load, i5 %period_samples_9_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2890" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2026 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_10_load, i5 %period_samples_10_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2891" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2027 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_11_load, i5 %period_samples_11_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="2892" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:396 %sample_sliding_window_buffer_samples_timestamp_V_23_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_11_addr"/></StgValue>
</operation>

<operation id="2893" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:397 %sample_sliding_window_buffer_samples_timestamp_V_23_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_11_load"/></StgValue>
</operation>

<operation id="2894" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:398 %sample_sliding_window_buffer_samples_timestamp_V_23_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_10_addr"/></StgValue>
</operation>

<operation id="2895" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:399 %sample_sliding_window_buffer_samples_timestamp_V_23_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_10_load"/></StgValue>
</operation>

<operation id="2896" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:400 %sample_sliding_window_buffer_samples_timestamp_V_23_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_9_addr"/></StgValue>
</operation>

<operation id="2897" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:401 %sample_sliding_window_buffer_samples_timestamp_V_23_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_9_load"/></StgValue>
</operation>

<operation id="2898" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:402 %sample_sliding_window_buffer_samples_timestamp_V_23_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_8_addr"/></StgValue>
</operation>

<operation id="2899" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:403 %sample_sliding_window_buffer_samples_timestamp_V_23_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_8_load"/></StgValue>
</operation>

<operation id="2900" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:404 %sample_sliding_window_buffer_samples_timestamp_V_23_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_7_addr"/></StgValue>
</operation>

<operation id="2901" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:405 %sample_sliding_window_buffer_samples_timestamp_V_23_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_7_load"/></StgValue>
</operation>

<operation id="2902" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:406 %sample_sliding_window_buffer_samples_timestamp_V_23_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_6_addr"/></StgValue>
</operation>

<operation id="2903" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:407 %sample_sliding_window_buffer_samples_timestamp_V_23_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_6_load"/></StgValue>
</operation>

<operation id="2904" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:408 %sample_sliding_window_buffer_samples_timestamp_V_23_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_5_addr"/></StgValue>
</operation>

<operation id="2905" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:409 %sample_sliding_window_buffer_samples_timestamp_V_23_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_5_load"/></StgValue>
</operation>

<operation id="2906" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:410 %sample_sliding_window_buffer_samples_timestamp_V_23_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_4_addr"/></StgValue>
</operation>

<operation id="2907" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:411 %sample_sliding_window_buffer_samples_timestamp_V_23_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_4_load"/></StgValue>
</operation>

<operation id="2908" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:412 %sample_sliding_window_buffer_samples_timestamp_V_23_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_3_addr"/></StgValue>
</operation>

<operation id="2909" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:413 %sample_sliding_window_buffer_samples_timestamp_V_23_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_3_load"/></StgValue>
</operation>

<operation id="2910" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:414 %sample_sliding_window_buffer_samples_timestamp_V_23_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_2_addr"/></StgValue>
</operation>

<operation id="2911" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:415 %sample_sliding_window_buffer_samples_timestamp_V_23_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_2_load"/></StgValue>
</operation>

<operation id="2912" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:416 %sample_sliding_window_buffer_samples_timestamp_V_23_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_1_addr"/></StgValue>
</operation>

<operation id="2913" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:417 %sample_sliding_window_buffer_samples_timestamp_V_23_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_1_load"/></StgValue>
</operation>

<operation id="2914" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:418 %sample_sliding_window_buffer_samples_timestamp_V_23_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_0_addr"/></StgValue>
</operation>

<operation id="2915" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:419 %sample_sliding_window_buffer_samples_timestamp_V_23_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_0_load"/></StgValue>
</operation>

<operation id="2916" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:420 %sample_sliding_window_buffer_samples_sample_V_23_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_11_addr"/></StgValue>
</operation>

<operation id="2917" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:421 %sample_sliding_window_buffer_samples_sample_V_23_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_11_load"/></StgValue>
</operation>

<operation id="2918" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:422 %sample_sliding_window_buffer_samples_sample_V_23_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_10_addr"/></StgValue>
</operation>

<operation id="2919" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:423 %sample_sliding_window_buffer_samples_sample_V_23_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_10_load"/></StgValue>
</operation>

<operation id="2920" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:424 %sample_sliding_window_buffer_samples_sample_V_23_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_9_addr"/></StgValue>
</operation>

<operation id="2921" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:425 %sample_sliding_window_buffer_samples_sample_V_23_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_9_load"/></StgValue>
</operation>

<operation id="2922" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:426 %sample_sliding_window_buffer_samples_sample_V_23_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_8_addr"/></StgValue>
</operation>

<operation id="2923" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:427 %sample_sliding_window_buffer_samples_sample_V_23_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_8_load"/></StgValue>
</operation>

<operation id="2924" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:428 %sample_sliding_window_buffer_samples_sample_V_23_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_7_addr"/></StgValue>
</operation>

<operation id="2925" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:429 %sample_sliding_window_buffer_samples_sample_V_23_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_7_load"/></StgValue>
</operation>

<operation id="2926" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:430 %sample_sliding_window_buffer_samples_sample_V_23_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_6_addr"/></StgValue>
</operation>

<operation id="2927" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:431 %sample_sliding_window_buffer_samples_sample_V_23_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_6_load"/></StgValue>
</operation>

<operation id="2928" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:432 %sample_sliding_window_buffer_samples_sample_V_23_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_5_addr"/></StgValue>
</operation>

<operation id="2929" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:433 %sample_sliding_window_buffer_samples_sample_V_23_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_5_load"/></StgValue>
</operation>

<operation id="2930" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:434 %sample_sliding_window_buffer_samples_sample_V_23_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_4_addr"/></StgValue>
</operation>

<operation id="2931" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:435 %sample_sliding_window_buffer_samples_sample_V_23_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_4_load"/></StgValue>
</operation>

<operation id="2932" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:436 %sample_sliding_window_buffer_samples_sample_V_23_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_3_addr"/></StgValue>
</operation>

<operation id="2933" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:437 %sample_sliding_window_buffer_samples_sample_V_23_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_3_load"/></StgValue>
</operation>

<operation id="2934" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:438 %sample_sliding_window_buffer_samples_sample_V_23_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_2_addr"/></StgValue>
</operation>

<operation id="2935" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:439 %sample_sliding_window_buffer_samples_sample_V_23_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_2_load"/></StgValue>
</operation>

<operation id="2936" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:440 %sample_sliding_window_buffer_samples_sample_V_23_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_1_addr"/></StgValue>
</operation>

<operation id="2937" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:441 %sample_sliding_window_buffer_samples_sample_V_23_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_1_load"/></StgValue>
</operation>

<operation id="2938" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:442 %sample_sliding_window_buffer_samples_sample_V_23_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_0_addr"/></StgValue>
</operation>

<operation id="2939" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:443 %sample_sliding_window_buffer_samples_sample_V_23_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_0_load"/></StgValue>
</operation>

<operation id="2940" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:444 %sample_sliding_window_buffer_samples_timestamp_V_22_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_11_addr"/></StgValue>
</operation>

<operation id="2941" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:445 %sample_sliding_window_buffer_samples_timestamp_V_22_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_11_load"/></StgValue>
</operation>

<operation id="2942" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:446 %sample_sliding_window_buffer_samples_timestamp_V_22_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_10_addr"/></StgValue>
</operation>

<operation id="2943" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:447 %sample_sliding_window_buffer_samples_timestamp_V_22_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_10_load"/></StgValue>
</operation>

<operation id="2944" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:448 %sample_sliding_window_buffer_samples_timestamp_V_22_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_9_addr"/></StgValue>
</operation>

<operation id="2945" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:449 %sample_sliding_window_buffer_samples_timestamp_V_22_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_9_load"/></StgValue>
</operation>

<operation id="2946" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:450 %sample_sliding_window_buffer_samples_timestamp_V_22_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_8_addr"/></StgValue>
</operation>

<operation id="2947" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:451 %sample_sliding_window_buffer_samples_timestamp_V_22_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_8_load"/></StgValue>
</operation>

<operation id="2948" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:452 %sample_sliding_window_buffer_samples_timestamp_V_22_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_7_addr"/></StgValue>
</operation>

<operation id="2949" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:453 %sample_sliding_window_buffer_samples_timestamp_V_22_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_7_load"/></StgValue>
</operation>

<operation id="2950" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:454 %sample_sliding_window_buffer_samples_timestamp_V_22_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_6_addr"/></StgValue>
</operation>

<operation id="2951" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:455 %sample_sliding_window_buffer_samples_timestamp_V_22_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_6_load"/></StgValue>
</operation>

<operation id="2952" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:456 %sample_sliding_window_buffer_samples_timestamp_V_22_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_5_addr"/></StgValue>
</operation>

<operation id="2953" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:457 %sample_sliding_window_buffer_samples_timestamp_V_22_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_5_load"/></StgValue>
</operation>

<operation id="2954" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:458 %sample_sliding_window_buffer_samples_timestamp_V_22_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_4_addr"/></StgValue>
</operation>

<operation id="2955" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:459 %sample_sliding_window_buffer_samples_timestamp_V_22_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_4_load"/></StgValue>
</operation>

<operation id="2956" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:460 %sample_sliding_window_buffer_samples_timestamp_V_22_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_3_addr"/></StgValue>
</operation>

<operation id="2957" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:461 %sample_sliding_window_buffer_samples_timestamp_V_22_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_3_load"/></StgValue>
</operation>

<operation id="2958" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:462 %sample_sliding_window_buffer_samples_timestamp_V_22_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_2_addr"/></StgValue>
</operation>

<operation id="2959" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:463 %sample_sliding_window_buffer_samples_timestamp_V_22_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_2_load"/></StgValue>
</operation>

<operation id="2960" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:464 %sample_sliding_window_buffer_samples_timestamp_V_22_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_1_addr"/></StgValue>
</operation>

<operation id="2961" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:465 %sample_sliding_window_buffer_samples_timestamp_V_22_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_1_load"/></StgValue>
</operation>

<operation id="2962" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:466 %sample_sliding_window_buffer_samples_timestamp_V_22_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_0_addr"/></StgValue>
</operation>

<operation id="2963" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:467 %sample_sliding_window_buffer_samples_timestamp_V_22_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_0_load"/></StgValue>
</operation>

<operation id="2964" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:468 %sample_sliding_window_buffer_samples_sample_V_22_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_11_addr"/></StgValue>
</operation>

<operation id="2965" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:469 %sample_sliding_window_buffer_samples_sample_V_22_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_11_load"/></StgValue>
</operation>

<operation id="2966" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:470 %sample_sliding_window_buffer_samples_sample_V_22_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_10_addr"/></StgValue>
</operation>

<operation id="2967" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:471 %sample_sliding_window_buffer_samples_sample_V_22_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_10_load"/></StgValue>
</operation>

<operation id="2968" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:472 %sample_sliding_window_buffer_samples_sample_V_22_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_9_addr"/></StgValue>
</operation>

<operation id="2969" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:473 %sample_sliding_window_buffer_samples_sample_V_22_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_9_load"/></StgValue>
</operation>

<operation id="2970" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:474 %sample_sliding_window_buffer_samples_sample_V_22_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_8_addr"/></StgValue>
</operation>

<operation id="2971" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:475 %sample_sliding_window_buffer_samples_sample_V_22_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_8_load"/></StgValue>
</operation>

<operation id="2972" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:476 %sample_sliding_window_buffer_samples_sample_V_22_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_7_addr"/></StgValue>
</operation>

<operation id="2973" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:477 %sample_sliding_window_buffer_samples_sample_V_22_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_7_load"/></StgValue>
</operation>

<operation id="2974" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:478 %sample_sliding_window_buffer_samples_sample_V_22_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_6_addr"/></StgValue>
</operation>

<operation id="2975" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:479 %sample_sliding_window_buffer_samples_sample_V_22_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_6_load"/></StgValue>
</operation>

<operation id="2976" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:480 %sample_sliding_window_buffer_samples_sample_V_22_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_5_addr"/></StgValue>
</operation>

<operation id="2977" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:481 %sample_sliding_window_buffer_samples_sample_V_22_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_5_load"/></StgValue>
</operation>

<operation id="2978" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:482 %sample_sliding_window_buffer_samples_sample_V_22_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_4_addr"/></StgValue>
</operation>

<operation id="2979" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:483 %sample_sliding_window_buffer_samples_sample_V_22_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_4_load"/></StgValue>
</operation>

<operation id="2980" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:484 %sample_sliding_window_buffer_samples_sample_V_22_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_3_addr"/></StgValue>
</operation>

<operation id="2981" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:485 %sample_sliding_window_buffer_samples_sample_V_22_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_3_load"/></StgValue>
</operation>

<operation id="2982" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:486 %sample_sliding_window_buffer_samples_sample_V_22_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_2_addr"/></StgValue>
</operation>

<operation id="2983" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:487 %sample_sliding_window_buffer_samples_sample_V_22_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_2_load"/></StgValue>
</operation>

<operation id="2984" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:488 %sample_sliding_window_buffer_samples_sample_V_22_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_1_addr"/></StgValue>
</operation>

<operation id="2985" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:489 %sample_sliding_window_buffer_samples_sample_V_22_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_1_load"/></StgValue>
</operation>

<operation id="2986" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:490 %sample_sliding_window_buffer_samples_sample_V_22_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_0_addr"/></StgValue>
</operation>

<operation id="2987" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:491 %sample_sliding_window_buffer_samples_sample_V_22_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_0_load"/></StgValue>
</operation>

<operation id="2988" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:493 %sample_sliding_window_buffer_samples_timestamp_V_21_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_11_load"/></StgValue>
</operation>

<operation id="2989" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:495 %sample_sliding_window_buffer_samples_timestamp_V_21_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_10_load"/></StgValue>
</operation>

<operation id="2990" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:497 %sample_sliding_window_buffer_samples_timestamp_V_21_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_9_load"/></StgValue>
</operation>

<operation id="2991" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:499 %sample_sliding_window_buffer_samples_timestamp_V_21_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_8_load"/></StgValue>
</operation>

<operation id="2992" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:501 %sample_sliding_window_buffer_samples_timestamp_V_21_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_7_load"/></StgValue>
</operation>

<operation id="2993" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:503 %sample_sliding_window_buffer_samples_timestamp_V_21_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_6_load"/></StgValue>
</operation>

<operation id="2994" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:505 %sample_sliding_window_buffer_samples_timestamp_V_21_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_5_load"/></StgValue>
</operation>

<operation id="2995" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:507 %sample_sliding_window_buffer_samples_timestamp_V_21_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_4_load"/></StgValue>
</operation>

<operation id="2996" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:509 %sample_sliding_window_buffer_samples_timestamp_V_21_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_3_load"/></StgValue>
</operation>

<operation id="2997" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:511 %sample_sliding_window_buffer_samples_timestamp_V_21_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_2_load"/></StgValue>
</operation>

<operation id="2998" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:513 %sample_sliding_window_buffer_samples_timestamp_V_21_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_1_load"/></StgValue>
</operation>

<operation id="2999" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:515 %sample_sliding_window_buffer_samples_timestamp_V_21_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_0_load"/></StgValue>
</operation>

<operation id="3000" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:517 %sample_sliding_window_buffer_samples_sample_V_21_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_11_load"/></StgValue>
</operation>

<operation id="3001" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:519 %sample_sliding_window_buffer_samples_sample_V_21_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_10_load"/></StgValue>
</operation>

<operation id="3002" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:521 %sample_sliding_window_buffer_samples_sample_V_21_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_9_load"/></StgValue>
</operation>

<operation id="3003" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:523 %sample_sliding_window_buffer_samples_sample_V_21_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_8_load"/></StgValue>
</operation>

<operation id="3004" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:525 %sample_sliding_window_buffer_samples_sample_V_21_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_7_load"/></StgValue>
</operation>

<operation id="3005" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:527 %sample_sliding_window_buffer_samples_sample_V_21_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_6_load"/></StgValue>
</operation>

<operation id="3006" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:529 %sample_sliding_window_buffer_samples_sample_V_21_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_5_load"/></StgValue>
</operation>

<operation id="3007" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:531 %sample_sliding_window_buffer_samples_sample_V_21_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_4_load"/></StgValue>
</operation>

<operation id="3008" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:533 %sample_sliding_window_buffer_samples_sample_V_21_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_3_load"/></StgValue>
</operation>

<operation id="3009" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:535 %sample_sliding_window_buffer_samples_sample_V_21_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_2_load"/></StgValue>
</operation>

<operation id="3010" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:537 %sample_sliding_window_buffer_samples_sample_V_21_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_1_load"/></StgValue>
</operation>

<operation id="3011" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:539 %sample_sliding_window_buffer_samples_sample_V_21_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_0_load"/></StgValue>
</operation>

<operation id="3012" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:541 %sample_sliding_window_buffer_samples_timestamp_V_20_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_11_load"/></StgValue>
</operation>

<operation id="3013" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:543 %sample_sliding_window_buffer_samples_timestamp_V_20_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_10_load"/></StgValue>
</operation>

<operation id="3014" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:545 %sample_sliding_window_buffer_samples_timestamp_V_20_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_9_load"/></StgValue>
</operation>

<operation id="3015" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:547 %sample_sliding_window_buffer_samples_timestamp_V_20_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_8_load"/></StgValue>
</operation>

<operation id="3016" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:549 %sample_sliding_window_buffer_samples_timestamp_V_20_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_7_load"/></StgValue>
</operation>

<operation id="3017" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:551 %sample_sliding_window_buffer_samples_timestamp_V_20_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_6_load"/></StgValue>
</operation>

<operation id="3018" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:553 %sample_sliding_window_buffer_samples_timestamp_V_20_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_5_load"/></StgValue>
</operation>

<operation id="3019" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:555 %sample_sliding_window_buffer_samples_timestamp_V_20_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_4_load"/></StgValue>
</operation>

<operation id="3020" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:557 %sample_sliding_window_buffer_samples_timestamp_V_20_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_3_load"/></StgValue>
</operation>

<operation id="3021" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:559 %sample_sliding_window_buffer_samples_timestamp_V_20_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_2_load"/></StgValue>
</operation>

<operation id="3022" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:561 %sample_sliding_window_buffer_samples_timestamp_V_20_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_1_load"/></StgValue>
</operation>

<operation id="3023" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:563 %sample_sliding_window_buffer_samples_timestamp_V_20_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_0_load"/></StgValue>
</operation>

<operation id="3024" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:565 %sample_sliding_window_buffer_samples_sample_V_20_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_11_load"/></StgValue>
</operation>

<operation id="3025" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:567 %sample_sliding_window_buffer_samples_sample_V_20_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_10_load"/></StgValue>
</operation>

<operation id="3026" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:569 %sample_sliding_window_buffer_samples_sample_V_20_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_9_load"/></StgValue>
</operation>

<operation id="3027" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:571 %sample_sliding_window_buffer_samples_sample_V_20_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_8_load"/></StgValue>
</operation>

<operation id="3028" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:573 %sample_sliding_window_buffer_samples_sample_V_20_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_7_load"/></StgValue>
</operation>

<operation id="3029" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:575 %sample_sliding_window_buffer_samples_sample_V_20_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_6_load"/></StgValue>
</operation>

<operation id="3030" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:577 %sample_sliding_window_buffer_samples_sample_V_20_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_5_load"/></StgValue>
</operation>

<operation id="3031" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:579 %sample_sliding_window_buffer_samples_sample_V_20_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_4_load"/></StgValue>
</operation>

<operation id="3032" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:581 %sample_sliding_window_buffer_samples_sample_V_20_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_3_load"/></StgValue>
</operation>

<operation id="3033" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:583 %sample_sliding_window_buffer_samples_sample_V_20_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_2_load"/></StgValue>
</operation>

<operation id="3034" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:585 %sample_sliding_window_buffer_samples_sample_V_20_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_1_load"/></StgValue>
</operation>

<operation id="3035" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:587 %sample_sliding_window_buffer_samples_sample_V_20_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_0_load"/></StgValue>
</operation>

<operation id="3036" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2028 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_0_load, i5 %period_samples_0_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3037" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2029 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_1_load, i5 %period_samples_1_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3038" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2030 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_2_load, i5 %period_samples_2_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3039" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2031 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_3_load, i5 %period_samples_3_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3040" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2032 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_4_load, i5 %period_samples_4_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3041" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2033 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_5_load, i5 %period_samples_5_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3042" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2034 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_6_load, i5 %period_samples_6_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3043" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2035 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_7_load, i5 %period_samples_7_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3044" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2036 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_8_load, i5 %period_samples_8_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3045" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2037 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_9_load, i5 %period_samples_9_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3046" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2038 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_10_load, i5 %period_samples_10_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3047" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2039 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_11_load, i5 %period_samples_11_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3048" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2040 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_0_load, i5 %period_samples_0_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3049" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2041 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_1_load, i5 %period_samples_1_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3050" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2042 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_2_load, i5 %period_samples_2_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3051" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2043 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_3_load, i5 %period_samples_3_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3052" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2044 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_4_load, i5 %period_samples_4_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3053" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2045 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_5_load, i5 %period_samples_5_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3054" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2046 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_6_load, i5 %period_samples_6_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3055" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2047 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_7_load, i5 %period_samples_7_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3056" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2048 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_8_load, i5 %period_samples_8_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3057" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2049 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_9_load, i5 %period_samples_9_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3058" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2050 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_10_load, i5 %period_samples_10_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3059" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2051 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_11_load, i5 %period_samples_11_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3060" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2052 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_0_load, i5 %period_samples_0_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3061" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2053 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_1_load, i5 %period_samples_1_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3062" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2054 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_2_load, i5 %period_samples_2_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3063" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2055 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_3_load, i5 %period_samples_3_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3064" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2056 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_4_load, i5 %period_samples_4_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3065" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2057 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_5_load, i5 %period_samples_5_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3066" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2058 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_6_load, i5 %period_samples_6_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3067" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2059 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_7_load, i5 %period_samples_7_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3068" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2060 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_8_load, i5 %period_samples_8_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3069" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2061 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_9_load, i5 %period_samples_9_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3070" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2062 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_10_load, i5 %period_samples_10_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3071" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2063 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_11_load, i5 %period_samples_11_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3072" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2064 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_0_load, i5 %period_samples_0_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3073" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2065 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_1_load, i5 %period_samples_1_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3074" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2066 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_2_load, i5 %period_samples_2_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3075" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2067 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_3_load, i5 %period_samples_3_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3076" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2068 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_4_load, i5 %period_samples_4_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3077" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2069 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_5_load, i5 %period_samples_5_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3078" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2070 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_6_load, i5 %period_samples_6_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3079" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2071 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_7_load, i5 %period_samples_7_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3080" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2072 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_8_load, i5 %period_samples_8_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3081" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2073 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_9_load, i5 %period_samples_9_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3082" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2074 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_10_load, i5 %period_samples_10_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3083" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2075 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_11_load, i5 %period_samples_11_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="3084" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:300 %sample_sliding_window_buffer_samples_timestamp_V_25_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_11_addr"/></StgValue>
</operation>

<operation id="3085" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:301 %sample_sliding_window_buffer_samples_timestamp_V_25_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_11_load"/></StgValue>
</operation>

<operation id="3086" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:302 %sample_sliding_window_buffer_samples_timestamp_V_25_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_10_addr"/></StgValue>
</operation>

<operation id="3087" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:303 %sample_sliding_window_buffer_samples_timestamp_V_25_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_10_load"/></StgValue>
</operation>

<operation id="3088" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:304 %sample_sliding_window_buffer_samples_timestamp_V_25_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_9_addr"/></StgValue>
</operation>

<operation id="3089" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:305 %sample_sliding_window_buffer_samples_timestamp_V_25_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_9_load"/></StgValue>
</operation>

<operation id="3090" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:306 %sample_sliding_window_buffer_samples_timestamp_V_25_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_8_addr"/></StgValue>
</operation>

<operation id="3091" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:307 %sample_sliding_window_buffer_samples_timestamp_V_25_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_8_load"/></StgValue>
</operation>

<operation id="3092" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:308 %sample_sliding_window_buffer_samples_timestamp_V_25_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_7_addr"/></StgValue>
</operation>

<operation id="3093" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:309 %sample_sliding_window_buffer_samples_timestamp_V_25_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_7_load"/></StgValue>
</operation>

<operation id="3094" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:310 %sample_sliding_window_buffer_samples_timestamp_V_25_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_6_addr"/></StgValue>
</operation>

<operation id="3095" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:311 %sample_sliding_window_buffer_samples_timestamp_V_25_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_6_load"/></StgValue>
</operation>

<operation id="3096" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:312 %sample_sliding_window_buffer_samples_timestamp_V_25_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_5_addr"/></StgValue>
</operation>

<operation id="3097" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:313 %sample_sliding_window_buffer_samples_timestamp_V_25_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_5_load"/></StgValue>
</operation>

<operation id="3098" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:314 %sample_sliding_window_buffer_samples_timestamp_V_25_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_4_addr"/></StgValue>
</operation>

<operation id="3099" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:315 %sample_sliding_window_buffer_samples_timestamp_V_25_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_4_load"/></StgValue>
</operation>

<operation id="3100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:316 %sample_sliding_window_buffer_samples_timestamp_V_25_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_3_addr"/></StgValue>
</operation>

<operation id="3101" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:317 %sample_sliding_window_buffer_samples_timestamp_V_25_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_3_load"/></StgValue>
</operation>

<operation id="3102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:318 %sample_sliding_window_buffer_samples_timestamp_V_25_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_2_addr"/></StgValue>
</operation>

<operation id="3103" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:319 %sample_sliding_window_buffer_samples_timestamp_V_25_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_2_load"/></StgValue>
</operation>

<operation id="3104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:320 %sample_sliding_window_buffer_samples_timestamp_V_25_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_1_addr"/></StgValue>
</operation>

<operation id="3105" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:321 %sample_sliding_window_buffer_samples_timestamp_V_25_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_1_load"/></StgValue>
</operation>

<operation id="3106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:322 %sample_sliding_window_buffer_samples_timestamp_V_25_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_0_addr"/></StgValue>
</operation>

<operation id="3107" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:323 %sample_sliding_window_buffer_samples_timestamp_V_25_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_0_load"/></StgValue>
</operation>

<operation id="3108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:324 %sample_sliding_window_buffer_samples_sample_V_25_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_11_addr"/></StgValue>
</operation>

<operation id="3109" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:325 %sample_sliding_window_buffer_samples_sample_V_25_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_11_load"/></StgValue>
</operation>

<operation id="3110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:326 %sample_sliding_window_buffer_samples_sample_V_25_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_10_addr"/></StgValue>
</operation>

<operation id="3111" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:327 %sample_sliding_window_buffer_samples_sample_V_25_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_10_load"/></StgValue>
</operation>

<operation id="3112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:328 %sample_sliding_window_buffer_samples_sample_V_25_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_9_addr"/></StgValue>
</operation>

<operation id="3113" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:329 %sample_sliding_window_buffer_samples_sample_V_25_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_9_load"/></StgValue>
</operation>

<operation id="3114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:330 %sample_sliding_window_buffer_samples_sample_V_25_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_8_addr"/></StgValue>
</operation>

<operation id="3115" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:331 %sample_sliding_window_buffer_samples_sample_V_25_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_8_load"/></StgValue>
</operation>

<operation id="3116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:332 %sample_sliding_window_buffer_samples_sample_V_25_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_7_addr"/></StgValue>
</operation>

<operation id="3117" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:333 %sample_sliding_window_buffer_samples_sample_V_25_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_7_load"/></StgValue>
</operation>

<operation id="3118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:334 %sample_sliding_window_buffer_samples_sample_V_25_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_6_addr"/></StgValue>
</operation>

<operation id="3119" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:335 %sample_sliding_window_buffer_samples_sample_V_25_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_6_load"/></StgValue>
</operation>

<operation id="3120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:336 %sample_sliding_window_buffer_samples_sample_V_25_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_5_addr"/></StgValue>
</operation>

<operation id="3121" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:337 %sample_sliding_window_buffer_samples_sample_V_25_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_5_load"/></StgValue>
</operation>

<operation id="3122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:338 %sample_sliding_window_buffer_samples_sample_V_25_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_4_addr"/></StgValue>
</operation>

<operation id="3123" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:339 %sample_sliding_window_buffer_samples_sample_V_25_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_4_load"/></StgValue>
</operation>

<operation id="3124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:340 %sample_sliding_window_buffer_samples_sample_V_25_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_3_addr"/></StgValue>
</operation>

<operation id="3125" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:341 %sample_sliding_window_buffer_samples_sample_V_25_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_3_load"/></StgValue>
</operation>

<operation id="3126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:342 %sample_sliding_window_buffer_samples_sample_V_25_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_2_addr"/></StgValue>
</operation>

<operation id="3127" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:343 %sample_sliding_window_buffer_samples_sample_V_25_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_2_load"/></StgValue>
</operation>

<operation id="3128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:344 %sample_sliding_window_buffer_samples_sample_V_25_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_1_addr"/></StgValue>
</operation>

<operation id="3129" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:345 %sample_sliding_window_buffer_samples_sample_V_25_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_1_load"/></StgValue>
</operation>

<operation id="3130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:346 %sample_sliding_window_buffer_samples_sample_V_25_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_0_addr"/></StgValue>
</operation>

<operation id="3131" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:347 %sample_sliding_window_buffer_samples_sample_V_25_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_0_load"/></StgValue>
</operation>

<operation id="3132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:348 %sample_sliding_window_buffer_samples_timestamp_V_24_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_11_addr"/></StgValue>
</operation>

<operation id="3133" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:349 %sample_sliding_window_buffer_samples_timestamp_V_24_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_11_load"/></StgValue>
</operation>

<operation id="3134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:350 %sample_sliding_window_buffer_samples_timestamp_V_24_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_10_addr"/></StgValue>
</operation>

<operation id="3135" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:351 %sample_sliding_window_buffer_samples_timestamp_V_24_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_10_load"/></StgValue>
</operation>

<operation id="3136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:352 %sample_sliding_window_buffer_samples_timestamp_V_24_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_9_addr"/></StgValue>
</operation>

<operation id="3137" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:353 %sample_sliding_window_buffer_samples_timestamp_V_24_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_9_load"/></StgValue>
</operation>

<operation id="3138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:354 %sample_sliding_window_buffer_samples_timestamp_V_24_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_8_addr"/></StgValue>
</operation>

<operation id="3139" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:355 %sample_sliding_window_buffer_samples_timestamp_V_24_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_8_load"/></StgValue>
</operation>

<operation id="3140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:356 %sample_sliding_window_buffer_samples_timestamp_V_24_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_7_addr"/></StgValue>
</operation>

<operation id="3141" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:357 %sample_sliding_window_buffer_samples_timestamp_V_24_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_7_load"/></StgValue>
</operation>

<operation id="3142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:358 %sample_sliding_window_buffer_samples_timestamp_V_24_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_6_addr"/></StgValue>
</operation>

<operation id="3143" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:359 %sample_sliding_window_buffer_samples_timestamp_V_24_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_6_load"/></StgValue>
</operation>

<operation id="3144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:360 %sample_sliding_window_buffer_samples_timestamp_V_24_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_5_addr"/></StgValue>
</operation>

<operation id="3145" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:361 %sample_sliding_window_buffer_samples_timestamp_V_24_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_5_load"/></StgValue>
</operation>

<operation id="3146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:362 %sample_sliding_window_buffer_samples_timestamp_V_24_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_4_addr"/></StgValue>
</operation>

<operation id="3147" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:363 %sample_sliding_window_buffer_samples_timestamp_V_24_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_4_load"/></StgValue>
</operation>

<operation id="3148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:364 %sample_sliding_window_buffer_samples_timestamp_V_24_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_3_addr"/></StgValue>
</operation>

<operation id="3149" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:365 %sample_sliding_window_buffer_samples_timestamp_V_24_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_3_load"/></StgValue>
</operation>

<operation id="3150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:366 %sample_sliding_window_buffer_samples_timestamp_V_24_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_2_addr"/></StgValue>
</operation>

<operation id="3151" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:367 %sample_sliding_window_buffer_samples_timestamp_V_24_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_2_load"/></StgValue>
</operation>

<operation id="3152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:368 %sample_sliding_window_buffer_samples_timestamp_V_24_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_1_addr"/></StgValue>
</operation>

<operation id="3153" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:369 %sample_sliding_window_buffer_samples_timestamp_V_24_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_1_load"/></StgValue>
</operation>

<operation id="3154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:370 %sample_sliding_window_buffer_samples_timestamp_V_24_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_0_addr"/></StgValue>
</operation>

<operation id="3155" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:371 %sample_sliding_window_buffer_samples_timestamp_V_24_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_0_load"/></StgValue>
</operation>

<operation id="3156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:372 %sample_sliding_window_buffer_samples_sample_V_24_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_11_addr"/></StgValue>
</operation>

<operation id="3157" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:373 %sample_sliding_window_buffer_samples_sample_V_24_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_11_load"/></StgValue>
</operation>

<operation id="3158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:374 %sample_sliding_window_buffer_samples_sample_V_24_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_10_addr"/></StgValue>
</operation>

<operation id="3159" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:375 %sample_sliding_window_buffer_samples_sample_V_24_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_10_load"/></StgValue>
</operation>

<operation id="3160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:376 %sample_sliding_window_buffer_samples_sample_V_24_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_9_addr"/></StgValue>
</operation>

<operation id="3161" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:377 %sample_sliding_window_buffer_samples_sample_V_24_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_9_load"/></StgValue>
</operation>

<operation id="3162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:378 %sample_sliding_window_buffer_samples_sample_V_24_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_8_addr"/></StgValue>
</operation>

<operation id="3163" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:379 %sample_sliding_window_buffer_samples_sample_V_24_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_8_load"/></StgValue>
</operation>

<operation id="3164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:380 %sample_sliding_window_buffer_samples_sample_V_24_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_7_addr"/></StgValue>
</operation>

<operation id="3165" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:381 %sample_sliding_window_buffer_samples_sample_V_24_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_7_load"/></StgValue>
</operation>

<operation id="3166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:382 %sample_sliding_window_buffer_samples_sample_V_24_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_6_addr"/></StgValue>
</operation>

<operation id="3167" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:383 %sample_sliding_window_buffer_samples_sample_V_24_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_6_load"/></StgValue>
</operation>

<operation id="3168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:384 %sample_sliding_window_buffer_samples_sample_V_24_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_5_addr"/></StgValue>
</operation>

<operation id="3169" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:385 %sample_sliding_window_buffer_samples_sample_V_24_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_5_load"/></StgValue>
</operation>

<operation id="3170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:386 %sample_sliding_window_buffer_samples_sample_V_24_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_4_addr"/></StgValue>
</operation>

<operation id="3171" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:387 %sample_sliding_window_buffer_samples_sample_V_24_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_4_load"/></StgValue>
</operation>

<operation id="3172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:388 %sample_sliding_window_buffer_samples_sample_V_24_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_3_addr"/></StgValue>
</operation>

<operation id="3173" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:389 %sample_sliding_window_buffer_samples_sample_V_24_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_3_load"/></StgValue>
</operation>

<operation id="3174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:390 %sample_sliding_window_buffer_samples_sample_V_24_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_2_addr"/></StgValue>
</operation>

<operation id="3175" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:391 %sample_sliding_window_buffer_samples_sample_V_24_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_2_load"/></StgValue>
</operation>

<operation id="3176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:392 %sample_sliding_window_buffer_samples_sample_V_24_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_1_addr"/></StgValue>
</operation>

<operation id="3177" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:393 %sample_sliding_window_buffer_samples_sample_V_24_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_1_load"/></StgValue>
</operation>

<operation id="3178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:394 %sample_sliding_window_buffer_samples_sample_V_24_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_0_addr"/></StgValue>
</operation>

<operation id="3179" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:395 %sample_sliding_window_buffer_samples_sample_V_24_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_0_load"/></StgValue>
</operation>

<operation id="3180" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:397 %sample_sliding_window_buffer_samples_timestamp_V_23_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_11_load"/></StgValue>
</operation>

<operation id="3181" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:399 %sample_sliding_window_buffer_samples_timestamp_V_23_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_10_load"/></StgValue>
</operation>

<operation id="3182" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:401 %sample_sliding_window_buffer_samples_timestamp_V_23_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_9_load"/></StgValue>
</operation>

<operation id="3183" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:403 %sample_sliding_window_buffer_samples_timestamp_V_23_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_8_load"/></StgValue>
</operation>

<operation id="3184" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:405 %sample_sliding_window_buffer_samples_timestamp_V_23_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_7_load"/></StgValue>
</operation>

<operation id="3185" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:407 %sample_sliding_window_buffer_samples_timestamp_V_23_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_6_load"/></StgValue>
</operation>

<operation id="3186" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:409 %sample_sliding_window_buffer_samples_timestamp_V_23_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_5_load"/></StgValue>
</operation>

<operation id="3187" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:411 %sample_sliding_window_buffer_samples_timestamp_V_23_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_4_load"/></StgValue>
</operation>

<operation id="3188" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:413 %sample_sliding_window_buffer_samples_timestamp_V_23_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_3_load"/></StgValue>
</operation>

<operation id="3189" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:415 %sample_sliding_window_buffer_samples_timestamp_V_23_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_2_load"/></StgValue>
</operation>

<operation id="3190" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:417 %sample_sliding_window_buffer_samples_timestamp_V_23_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_1_load"/></StgValue>
</operation>

<operation id="3191" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:419 %sample_sliding_window_buffer_samples_timestamp_V_23_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_0_load"/></StgValue>
</operation>

<operation id="3192" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:421 %sample_sliding_window_buffer_samples_sample_V_23_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_11_load"/></StgValue>
</operation>

<operation id="3193" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:423 %sample_sliding_window_buffer_samples_sample_V_23_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_10_load"/></StgValue>
</operation>

<operation id="3194" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:425 %sample_sliding_window_buffer_samples_sample_V_23_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_9_load"/></StgValue>
</operation>

<operation id="3195" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:427 %sample_sliding_window_buffer_samples_sample_V_23_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_8_load"/></StgValue>
</operation>

<operation id="3196" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:429 %sample_sliding_window_buffer_samples_sample_V_23_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_7_load"/></StgValue>
</operation>

<operation id="3197" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:431 %sample_sliding_window_buffer_samples_sample_V_23_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_6_load"/></StgValue>
</operation>

<operation id="3198" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:433 %sample_sliding_window_buffer_samples_sample_V_23_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_5_load"/></StgValue>
</operation>

<operation id="3199" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:435 %sample_sliding_window_buffer_samples_sample_V_23_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_4_load"/></StgValue>
</operation>

<operation id="3200" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:437 %sample_sliding_window_buffer_samples_sample_V_23_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_3_load"/></StgValue>
</operation>

<operation id="3201" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:439 %sample_sliding_window_buffer_samples_sample_V_23_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_2_load"/></StgValue>
</operation>

<operation id="3202" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:441 %sample_sliding_window_buffer_samples_sample_V_23_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_1_load"/></StgValue>
</operation>

<operation id="3203" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:443 %sample_sliding_window_buffer_samples_sample_V_23_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_0_load"/></StgValue>
</operation>

<operation id="3204" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:445 %sample_sliding_window_buffer_samples_timestamp_V_22_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_11_load"/></StgValue>
</operation>

<operation id="3205" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:447 %sample_sliding_window_buffer_samples_timestamp_V_22_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_10_load"/></StgValue>
</operation>

<operation id="3206" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:449 %sample_sliding_window_buffer_samples_timestamp_V_22_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_9_load"/></StgValue>
</operation>

<operation id="3207" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:451 %sample_sliding_window_buffer_samples_timestamp_V_22_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_8_load"/></StgValue>
</operation>

<operation id="3208" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:453 %sample_sliding_window_buffer_samples_timestamp_V_22_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_7_load"/></StgValue>
</operation>

<operation id="3209" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:455 %sample_sliding_window_buffer_samples_timestamp_V_22_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_6_load"/></StgValue>
</operation>

<operation id="3210" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:457 %sample_sliding_window_buffer_samples_timestamp_V_22_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_5_load"/></StgValue>
</operation>

<operation id="3211" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:459 %sample_sliding_window_buffer_samples_timestamp_V_22_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_4_load"/></StgValue>
</operation>

<operation id="3212" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:461 %sample_sliding_window_buffer_samples_timestamp_V_22_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_3_load"/></StgValue>
</operation>

<operation id="3213" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:463 %sample_sliding_window_buffer_samples_timestamp_V_22_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_2_load"/></StgValue>
</operation>

<operation id="3214" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:465 %sample_sliding_window_buffer_samples_timestamp_V_22_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_1_load"/></StgValue>
</operation>

<operation id="3215" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:467 %sample_sliding_window_buffer_samples_timestamp_V_22_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_0_load"/></StgValue>
</operation>

<operation id="3216" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:469 %sample_sliding_window_buffer_samples_sample_V_22_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_11_load"/></StgValue>
</operation>

<operation id="3217" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:471 %sample_sliding_window_buffer_samples_sample_V_22_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_10_load"/></StgValue>
</operation>

<operation id="3218" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:473 %sample_sliding_window_buffer_samples_sample_V_22_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_9_load"/></StgValue>
</operation>

<operation id="3219" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:475 %sample_sliding_window_buffer_samples_sample_V_22_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_8_load"/></StgValue>
</operation>

<operation id="3220" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:477 %sample_sliding_window_buffer_samples_sample_V_22_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_7_load"/></StgValue>
</operation>

<operation id="3221" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:479 %sample_sliding_window_buffer_samples_sample_V_22_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_6_load"/></StgValue>
</operation>

<operation id="3222" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:481 %sample_sliding_window_buffer_samples_sample_V_22_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_5_load"/></StgValue>
</operation>

<operation id="3223" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:483 %sample_sliding_window_buffer_samples_sample_V_22_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_4_load"/></StgValue>
</operation>

<operation id="3224" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:485 %sample_sliding_window_buffer_samples_sample_V_22_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_3_load"/></StgValue>
</operation>

<operation id="3225" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:487 %sample_sliding_window_buffer_samples_sample_V_22_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_2_load"/></StgValue>
</operation>

<operation id="3226" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:489 %sample_sliding_window_buffer_samples_sample_V_22_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_1_load"/></StgValue>
</operation>

<operation id="3227" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:491 %sample_sliding_window_buffer_samples_sample_V_22_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_0_load"/></StgValue>
</operation>

<operation id="3228" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2076 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_0_load, i5 %period_samples_0_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3229" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2077 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_1_load, i5 %period_samples_1_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3230" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2078 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_2_load, i5 %period_samples_2_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3231" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2079 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_3_load, i5 %period_samples_3_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3232" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2080 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_4_load, i5 %period_samples_4_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3233" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2081 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_5_load, i5 %period_samples_5_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3234" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2082 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_6_load, i5 %period_samples_6_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3235" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2083 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_7_load, i5 %period_samples_7_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3236" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2084 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_8_load, i5 %period_samples_8_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3237" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2085 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_9_load, i5 %period_samples_9_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3238" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2086 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_10_load, i5 %period_samples_10_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3239" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2087 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_11_load, i5 %period_samples_11_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3240" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2088 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_0_load, i5 %period_samples_0_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3241" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2089 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_1_load, i5 %period_samples_1_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3242" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2090 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_2_load, i5 %period_samples_2_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3243" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2091 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_3_load, i5 %period_samples_3_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3244" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2092 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_4_load, i5 %period_samples_4_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3245" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2093 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_5_load, i5 %period_samples_5_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3246" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2094 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_6_load, i5 %period_samples_6_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3247" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2095 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_7_load, i5 %period_samples_7_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3248" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2096 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_8_load, i5 %period_samples_8_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3249" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2097 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_9_load, i5 %period_samples_9_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3250" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2098 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_10_load, i5 %period_samples_10_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3251" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2099 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_11_load, i5 %period_samples_11_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3252" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2100 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_0_load, i5 %period_samples_0_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3253" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2101 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_1_load, i5 %period_samples_1_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3254" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2102 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_2_load, i5 %period_samples_2_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3255" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2103 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_3_load, i5 %period_samples_3_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3256" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2104 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_4_load, i5 %period_samples_4_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3257" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2105 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_5_load, i5 %period_samples_5_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3258" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2106 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_6_load, i5 %period_samples_6_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3259" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2107 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_7_load, i5 %period_samples_7_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3260" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2108 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_8_load, i5 %period_samples_8_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3261" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2109 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_9_load, i5 %period_samples_9_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3262" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2110 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_10_load, i5 %period_samples_10_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3263" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2111 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_11_load, i5 %period_samples_11_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3264" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2112 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_0_load, i5 %period_samples_0_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3265" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2113 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_1_load, i5 %period_samples_1_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3266" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2114 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_2_load, i5 %period_samples_2_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3267" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2115 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_3_load, i5 %period_samples_3_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3268" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2116 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_4_load, i5 %period_samples_4_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3269" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2117 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_5_load, i5 %period_samples_5_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3270" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2118 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_6_load, i5 %period_samples_6_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3271" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2119 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_7_load, i5 %period_samples_7_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3272" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2120 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_8_load, i5 %period_samples_8_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3273" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2121 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_9_load, i5 %period_samples_9_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3274" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2122 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_10_load, i5 %period_samples_10_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3275" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2123 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_11_load, i5 %period_samples_11_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="3276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:204 %sample_sliding_window_buffer_samples_timestamp_V_27_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_11_addr"/></StgValue>
</operation>

<operation id="3277" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:205 %sample_sliding_window_buffer_samples_timestamp_V_27_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_11_load"/></StgValue>
</operation>

<operation id="3278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:206 %sample_sliding_window_buffer_samples_timestamp_V_27_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_10_addr"/></StgValue>
</operation>

<operation id="3279" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:207 %sample_sliding_window_buffer_samples_timestamp_V_27_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_10_load"/></StgValue>
</operation>

<operation id="3280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:208 %sample_sliding_window_buffer_samples_timestamp_V_27_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_9_addr"/></StgValue>
</operation>

<operation id="3281" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:209 %sample_sliding_window_buffer_samples_timestamp_V_27_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_9_load"/></StgValue>
</operation>

<operation id="3282" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:210 %sample_sliding_window_buffer_samples_timestamp_V_27_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_8_addr"/></StgValue>
</operation>

<operation id="3283" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:211 %sample_sliding_window_buffer_samples_timestamp_V_27_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_8_load"/></StgValue>
</operation>

<operation id="3284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:212 %sample_sliding_window_buffer_samples_timestamp_V_27_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_7_addr"/></StgValue>
</operation>

<operation id="3285" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:213 %sample_sliding_window_buffer_samples_timestamp_V_27_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_7_load"/></StgValue>
</operation>

<operation id="3286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:214 %sample_sliding_window_buffer_samples_timestamp_V_27_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_6_addr"/></StgValue>
</operation>

<operation id="3287" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:215 %sample_sliding_window_buffer_samples_timestamp_V_27_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_6_load"/></StgValue>
</operation>

<operation id="3288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:216 %sample_sliding_window_buffer_samples_timestamp_V_27_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_5_addr"/></StgValue>
</operation>

<operation id="3289" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:217 %sample_sliding_window_buffer_samples_timestamp_V_27_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_5_load"/></StgValue>
</operation>

<operation id="3290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:218 %sample_sliding_window_buffer_samples_timestamp_V_27_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_4_addr"/></StgValue>
</operation>

<operation id="3291" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:219 %sample_sliding_window_buffer_samples_timestamp_V_27_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_4_load"/></StgValue>
</operation>

<operation id="3292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:220 %sample_sliding_window_buffer_samples_timestamp_V_27_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_3_addr"/></StgValue>
</operation>

<operation id="3293" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:221 %sample_sliding_window_buffer_samples_timestamp_V_27_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_3_load"/></StgValue>
</operation>

<operation id="3294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:222 %sample_sliding_window_buffer_samples_timestamp_V_27_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_2_addr"/></StgValue>
</operation>

<operation id="3295" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:223 %sample_sliding_window_buffer_samples_timestamp_V_27_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_2_load"/></StgValue>
</operation>

<operation id="3296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:224 %sample_sliding_window_buffer_samples_timestamp_V_27_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_1_addr"/></StgValue>
</operation>

<operation id="3297" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:225 %sample_sliding_window_buffer_samples_timestamp_V_27_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_1_load"/></StgValue>
</operation>

<operation id="3298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:226 %sample_sliding_window_buffer_samples_timestamp_V_27_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_0_addr"/></StgValue>
</operation>

<operation id="3299" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:227 %sample_sliding_window_buffer_samples_timestamp_V_27_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_0_load"/></StgValue>
</operation>

<operation id="3300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:228 %sample_sliding_window_buffer_samples_sample_V_27_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_11_addr"/></StgValue>
</operation>

<operation id="3301" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:229 %sample_sliding_window_buffer_samples_sample_V_27_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_11_load"/></StgValue>
</operation>

<operation id="3302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:230 %sample_sliding_window_buffer_samples_sample_V_27_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_10_addr"/></StgValue>
</operation>

<operation id="3303" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:231 %sample_sliding_window_buffer_samples_sample_V_27_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_10_load"/></StgValue>
</operation>

<operation id="3304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:232 %sample_sliding_window_buffer_samples_sample_V_27_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_9_addr"/></StgValue>
</operation>

<operation id="3305" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:233 %sample_sliding_window_buffer_samples_sample_V_27_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_9_load"/></StgValue>
</operation>

<operation id="3306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:234 %sample_sliding_window_buffer_samples_sample_V_27_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_8_addr"/></StgValue>
</operation>

<operation id="3307" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:235 %sample_sliding_window_buffer_samples_sample_V_27_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_8_load"/></StgValue>
</operation>

<operation id="3308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:236 %sample_sliding_window_buffer_samples_sample_V_27_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_7_addr"/></StgValue>
</operation>

<operation id="3309" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:237 %sample_sliding_window_buffer_samples_sample_V_27_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_7_load"/></StgValue>
</operation>

<operation id="3310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:238 %sample_sliding_window_buffer_samples_sample_V_27_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_6_addr"/></StgValue>
</operation>

<operation id="3311" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:239 %sample_sliding_window_buffer_samples_sample_V_27_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_6_load"/></StgValue>
</operation>

<operation id="3312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:240 %sample_sliding_window_buffer_samples_sample_V_27_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_5_addr"/></StgValue>
</operation>

<operation id="3313" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:241 %sample_sliding_window_buffer_samples_sample_V_27_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_5_load"/></StgValue>
</operation>

<operation id="3314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:242 %sample_sliding_window_buffer_samples_sample_V_27_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_4_addr"/></StgValue>
</operation>

<operation id="3315" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:243 %sample_sliding_window_buffer_samples_sample_V_27_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_4_load"/></StgValue>
</operation>

<operation id="3316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:244 %sample_sliding_window_buffer_samples_sample_V_27_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_3_addr"/></StgValue>
</operation>

<operation id="3317" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:245 %sample_sliding_window_buffer_samples_sample_V_27_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_3_load"/></StgValue>
</operation>

<operation id="3318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:246 %sample_sliding_window_buffer_samples_sample_V_27_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_2_addr"/></StgValue>
</operation>

<operation id="3319" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:247 %sample_sliding_window_buffer_samples_sample_V_27_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_2_load"/></StgValue>
</operation>

<operation id="3320" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:248 %sample_sliding_window_buffer_samples_sample_V_27_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_1_addr"/></StgValue>
</operation>

<operation id="3321" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:249 %sample_sliding_window_buffer_samples_sample_V_27_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_1_load"/></StgValue>
</operation>

<operation id="3322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:250 %sample_sliding_window_buffer_samples_sample_V_27_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_0_addr"/></StgValue>
</operation>

<operation id="3323" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:251 %sample_sliding_window_buffer_samples_sample_V_27_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_0_load"/></StgValue>
</operation>

<operation id="3324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:252 %sample_sliding_window_buffer_samples_timestamp_V_26_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_11_addr"/></StgValue>
</operation>

<operation id="3325" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:253 %sample_sliding_window_buffer_samples_timestamp_V_26_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_11_load"/></StgValue>
</operation>

<operation id="3326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:254 %sample_sliding_window_buffer_samples_timestamp_V_26_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_10_addr"/></StgValue>
</operation>

<operation id="3327" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:255 %sample_sliding_window_buffer_samples_timestamp_V_26_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_10_load"/></StgValue>
</operation>

<operation id="3328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:256 %sample_sliding_window_buffer_samples_timestamp_V_26_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_9_addr"/></StgValue>
</operation>

<operation id="3329" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:257 %sample_sliding_window_buffer_samples_timestamp_V_26_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_9_load"/></StgValue>
</operation>

<operation id="3330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:258 %sample_sliding_window_buffer_samples_timestamp_V_26_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_8_addr"/></StgValue>
</operation>

<operation id="3331" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:259 %sample_sliding_window_buffer_samples_timestamp_V_26_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_8_load"/></StgValue>
</operation>

<operation id="3332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:260 %sample_sliding_window_buffer_samples_timestamp_V_26_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_7_addr"/></StgValue>
</operation>

<operation id="3333" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:261 %sample_sliding_window_buffer_samples_timestamp_V_26_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_7_load"/></StgValue>
</operation>

<operation id="3334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:262 %sample_sliding_window_buffer_samples_timestamp_V_26_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_6_addr"/></StgValue>
</operation>

<operation id="3335" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:263 %sample_sliding_window_buffer_samples_timestamp_V_26_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_6_load"/></StgValue>
</operation>

<operation id="3336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:264 %sample_sliding_window_buffer_samples_timestamp_V_26_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_5_addr"/></StgValue>
</operation>

<operation id="3337" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:265 %sample_sliding_window_buffer_samples_timestamp_V_26_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_5_load"/></StgValue>
</operation>

<operation id="3338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:266 %sample_sliding_window_buffer_samples_timestamp_V_26_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_4_addr"/></StgValue>
</operation>

<operation id="3339" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:267 %sample_sliding_window_buffer_samples_timestamp_V_26_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_4_load"/></StgValue>
</operation>

<operation id="3340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:268 %sample_sliding_window_buffer_samples_timestamp_V_26_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_3_addr"/></StgValue>
</operation>

<operation id="3341" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:269 %sample_sliding_window_buffer_samples_timestamp_V_26_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_3_load"/></StgValue>
</operation>

<operation id="3342" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:270 %sample_sliding_window_buffer_samples_timestamp_V_26_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_2_addr"/></StgValue>
</operation>

<operation id="3343" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:271 %sample_sliding_window_buffer_samples_timestamp_V_26_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_2_load"/></StgValue>
</operation>

<operation id="3344" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:272 %sample_sliding_window_buffer_samples_timestamp_V_26_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_1_addr"/></StgValue>
</operation>

<operation id="3345" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:273 %sample_sliding_window_buffer_samples_timestamp_V_26_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_1_load"/></StgValue>
</operation>

<operation id="3346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:274 %sample_sliding_window_buffer_samples_timestamp_V_26_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_0_addr"/></StgValue>
</operation>

<operation id="3347" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:275 %sample_sliding_window_buffer_samples_timestamp_V_26_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_0_load"/></StgValue>
</operation>

<operation id="3348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:276 %sample_sliding_window_buffer_samples_sample_V_26_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_11_addr"/></StgValue>
</operation>

<operation id="3349" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:277 %sample_sliding_window_buffer_samples_sample_V_26_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_11_load"/></StgValue>
</operation>

<operation id="3350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:278 %sample_sliding_window_buffer_samples_sample_V_26_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_10_addr"/></StgValue>
</operation>

<operation id="3351" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:279 %sample_sliding_window_buffer_samples_sample_V_26_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_10_load"/></StgValue>
</operation>

<operation id="3352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:280 %sample_sliding_window_buffer_samples_sample_V_26_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_9_addr"/></StgValue>
</operation>

<operation id="3353" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:281 %sample_sliding_window_buffer_samples_sample_V_26_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_9_load"/></StgValue>
</operation>

<operation id="3354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:282 %sample_sliding_window_buffer_samples_sample_V_26_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_8_addr"/></StgValue>
</operation>

<operation id="3355" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:283 %sample_sliding_window_buffer_samples_sample_V_26_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_8_load"/></StgValue>
</operation>

<operation id="3356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:284 %sample_sliding_window_buffer_samples_sample_V_26_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_7_addr"/></StgValue>
</operation>

<operation id="3357" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:285 %sample_sliding_window_buffer_samples_sample_V_26_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_7_load"/></StgValue>
</operation>

<operation id="3358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:286 %sample_sliding_window_buffer_samples_sample_V_26_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_6_addr"/></StgValue>
</operation>

<operation id="3359" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:287 %sample_sliding_window_buffer_samples_sample_V_26_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_6_load"/></StgValue>
</operation>

<operation id="3360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:288 %sample_sliding_window_buffer_samples_sample_V_26_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_5_addr"/></StgValue>
</operation>

<operation id="3361" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:289 %sample_sliding_window_buffer_samples_sample_V_26_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_5_load"/></StgValue>
</operation>

<operation id="3362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:290 %sample_sliding_window_buffer_samples_sample_V_26_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_4_addr"/></StgValue>
</operation>

<operation id="3363" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:291 %sample_sliding_window_buffer_samples_sample_V_26_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_4_load"/></StgValue>
</operation>

<operation id="3364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:292 %sample_sliding_window_buffer_samples_sample_V_26_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_3_addr"/></StgValue>
</operation>

<operation id="3365" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:293 %sample_sliding_window_buffer_samples_sample_V_26_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_3_load"/></StgValue>
</operation>

<operation id="3366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:294 %sample_sliding_window_buffer_samples_sample_V_26_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_2_addr"/></StgValue>
</operation>

<operation id="3367" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:295 %sample_sliding_window_buffer_samples_sample_V_26_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_2_load"/></StgValue>
</operation>

<operation id="3368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:296 %sample_sliding_window_buffer_samples_sample_V_26_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_1_addr"/></StgValue>
</operation>

<operation id="3369" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:297 %sample_sliding_window_buffer_samples_sample_V_26_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_1_load"/></StgValue>
</operation>

<operation id="3370" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:298 %sample_sliding_window_buffer_samples_sample_V_26_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_0_addr"/></StgValue>
</operation>

<operation id="3371" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:299 %sample_sliding_window_buffer_samples_sample_V_26_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_0_load"/></StgValue>
</operation>

<operation id="3372" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:301 %sample_sliding_window_buffer_samples_timestamp_V_25_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_11_load"/></StgValue>
</operation>

<operation id="3373" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:303 %sample_sliding_window_buffer_samples_timestamp_V_25_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_10_load"/></StgValue>
</operation>

<operation id="3374" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:305 %sample_sliding_window_buffer_samples_timestamp_V_25_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_9_load"/></StgValue>
</operation>

<operation id="3375" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:307 %sample_sliding_window_buffer_samples_timestamp_V_25_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_8_load"/></StgValue>
</operation>

<operation id="3376" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:309 %sample_sliding_window_buffer_samples_timestamp_V_25_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_7_load"/></StgValue>
</operation>

<operation id="3377" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:311 %sample_sliding_window_buffer_samples_timestamp_V_25_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_6_load"/></StgValue>
</operation>

<operation id="3378" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:313 %sample_sliding_window_buffer_samples_timestamp_V_25_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_5_load"/></StgValue>
</operation>

<operation id="3379" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:315 %sample_sliding_window_buffer_samples_timestamp_V_25_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_4_load"/></StgValue>
</operation>

<operation id="3380" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:317 %sample_sliding_window_buffer_samples_timestamp_V_25_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_3_load"/></StgValue>
</operation>

<operation id="3381" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:319 %sample_sliding_window_buffer_samples_timestamp_V_25_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_2_load"/></StgValue>
</operation>

<operation id="3382" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:321 %sample_sliding_window_buffer_samples_timestamp_V_25_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_1_load"/></StgValue>
</operation>

<operation id="3383" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:323 %sample_sliding_window_buffer_samples_timestamp_V_25_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_0_load"/></StgValue>
</operation>

<operation id="3384" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:325 %sample_sliding_window_buffer_samples_sample_V_25_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_11_load"/></StgValue>
</operation>

<operation id="3385" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:327 %sample_sliding_window_buffer_samples_sample_V_25_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_10_load"/></StgValue>
</operation>

<operation id="3386" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:329 %sample_sliding_window_buffer_samples_sample_V_25_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_9_load"/></StgValue>
</operation>

<operation id="3387" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:331 %sample_sliding_window_buffer_samples_sample_V_25_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_8_load"/></StgValue>
</operation>

<operation id="3388" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:333 %sample_sliding_window_buffer_samples_sample_V_25_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_7_load"/></StgValue>
</operation>

<operation id="3389" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:335 %sample_sliding_window_buffer_samples_sample_V_25_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_6_load"/></StgValue>
</operation>

<operation id="3390" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:337 %sample_sliding_window_buffer_samples_sample_V_25_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_5_load"/></StgValue>
</operation>

<operation id="3391" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:339 %sample_sliding_window_buffer_samples_sample_V_25_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_4_load"/></StgValue>
</operation>

<operation id="3392" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:341 %sample_sliding_window_buffer_samples_sample_V_25_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_3_load"/></StgValue>
</operation>

<operation id="3393" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:343 %sample_sliding_window_buffer_samples_sample_V_25_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_2_load"/></StgValue>
</operation>

<operation id="3394" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:345 %sample_sliding_window_buffer_samples_sample_V_25_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_1_load"/></StgValue>
</operation>

<operation id="3395" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:347 %sample_sliding_window_buffer_samples_sample_V_25_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_0_load"/></StgValue>
</operation>

<operation id="3396" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:349 %sample_sliding_window_buffer_samples_timestamp_V_24_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_11_load"/></StgValue>
</operation>

<operation id="3397" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:351 %sample_sliding_window_buffer_samples_timestamp_V_24_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_10_load"/></StgValue>
</operation>

<operation id="3398" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:353 %sample_sliding_window_buffer_samples_timestamp_V_24_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_9_load"/></StgValue>
</operation>

<operation id="3399" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:355 %sample_sliding_window_buffer_samples_timestamp_V_24_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_8_load"/></StgValue>
</operation>

<operation id="3400" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:357 %sample_sliding_window_buffer_samples_timestamp_V_24_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_7_load"/></StgValue>
</operation>

<operation id="3401" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:359 %sample_sliding_window_buffer_samples_timestamp_V_24_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_6_load"/></StgValue>
</operation>

<operation id="3402" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:361 %sample_sliding_window_buffer_samples_timestamp_V_24_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_5_load"/></StgValue>
</operation>

<operation id="3403" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:363 %sample_sliding_window_buffer_samples_timestamp_V_24_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_4_load"/></StgValue>
</operation>

<operation id="3404" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:365 %sample_sliding_window_buffer_samples_timestamp_V_24_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_3_load"/></StgValue>
</operation>

<operation id="3405" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:367 %sample_sliding_window_buffer_samples_timestamp_V_24_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_2_load"/></StgValue>
</operation>

<operation id="3406" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:369 %sample_sliding_window_buffer_samples_timestamp_V_24_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_1_load"/></StgValue>
</operation>

<operation id="3407" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:371 %sample_sliding_window_buffer_samples_timestamp_V_24_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_0_load"/></StgValue>
</operation>

<operation id="3408" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:373 %sample_sliding_window_buffer_samples_sample_V_24_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_11_load"/></StgValue>
</operation>

<operation id="3409" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:375 %sample_sliding_window_buffer_samples_sample_V_24_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_10_load"/></StgValue>
</operation>

<operation id="3410" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:377 %sample_sliding_window_buffer_samples_sample_V_24_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_9_load"/></StgValue>
</operation>

<operation id="3411" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:379 %sample_sliding_window_buffer_samples_sample_V_24_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_8_load"/></StgValue>
</operation>

<operation id="3412" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:381 %sample_sliding_window_buffer_samples_sample_V_24_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_7_load"/></StgValue>
</operation>

<operation id="3413" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:383 %sample_sliding_window_buffer_samples_sample_V_24_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_6_load"/></StgValue>
</operation>

<operation id="3414" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:385 %sample_sliding_window_buffer_samples_sample_V_24_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_5_load"/></StgValue>
</operation>

<operation id="3415" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:387 %sample_sliding_window_buffer_samples_sample_V_24_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_4_load"/></StgValue>
</operation>

<operation id="3416" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:389 %sample_sliding_window_buffer_samples_sample_V_24_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_3_load"/></StgValue>
</operation>

<operation id="3417" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:391 %sample_sliding_window_buffer_samples_sample_V_24_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_2_load"/></StgValue>
</operation>

<operation id="3418" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:393 %sample_sliding_window_buffer_samples_sample_V_24_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_1_load"/></StgValue>
</operation>

<operation id="3419" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:395 %sample_sliding_window_buffer_samples_sample_V_24_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_0_load"/></StgValue>
</operation>

<operation id="3420" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2124 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_0_load, i5 %period_samples_0_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3421" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2125 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_1_load, i5 %period_samples_1_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3422" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2126 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_2_load, i5 %period_samples_2_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3423" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2127 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_3_load, i5 %period_samples_3_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3424" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2128 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_4_load, i5 %period_samples_4_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3425" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2129 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_5_load, i5 %period_samples_5_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3426" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2130 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_6_load, i5 %period_samples_6_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3427" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2131 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_7_load, i5 %period_samples_7_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3428" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2132 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_8_load, i5 %period_samples_8_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3429" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2133 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_9_load, i5 %period_samples_9_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3430" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2134 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_10_load, i5 %period_samples_10_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3431" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2135 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_11_load, i5 %period_samples_11_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3432" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2136 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_0_load, i5 %period_samples_0_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3433" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2137 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_1_load, i5 %period_samples_1_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3434" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2138 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_2_load, i5 %period_samples_2_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3435" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2139 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_3_load, i5 %period_samples_3_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3436" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2140 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_4_load, i5 %period_samples_4_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3437" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2141 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_5_load, i5 %period_samples_5_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3438" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2142 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_6_load, i5 %period_samples_6_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3439" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2143 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_7_load, i5 %period_samples_7_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3440" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2144 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_8_load, i5 %period_samples_8_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3441" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2145 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_9_load, i5 %period_samples_9_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3442" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2146 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_10_load, i5 %period_samples_10_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3443" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2147 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_11_load, i5 %period_samples_11_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3444" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2148 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_0_load, i5 %period_samples_0_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3445" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2149 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_1_load, i5 %period_samples_1_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3446" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2150 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_2_load, i5 %period_samples_2_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3447" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2151 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_3_load, i5 %period_samples_3_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3448" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2152 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_4_load, i5 %period_samples_4_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3449" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2153 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_5_load, i5 %period_samples_5_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3450" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2154 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_6_load, i5 %period_samples_6_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3451" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2155 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_7_load, i5 %period_samples_7_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3452" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2156 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_8_load, i5 %period_samples_8_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3453" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2157 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_9_load, i5 %period_samples_9_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3454" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2158 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_10_load, i5 %period_samples_10_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3455" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2159 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_11_load, i5 %period_samples_11_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3456" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2160 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_0_load, i5 %period_samples_0_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3457" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2161 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_1_load, i5 %period_samples_1_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3458" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2162 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_2_load, i5 %period_samples_2_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3459" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2163 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_3_load, i5 %period_samples_3_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3460" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2164 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_4_load, i5 %period_samples_4_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3461" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2165 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_5_load, i5 %period_samples_5_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3462" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2166 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_6_load, i5 %period_samples_6_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3463" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2167 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_7_load, i5 %period_samples_7_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3464" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2168 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_8_load, i5 %period_samples_8_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3465" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2169 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_9_load, i5 %period_samples_9_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3466" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2170 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_10_load, i5 %period_samples_10_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3467" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2171 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_11_load, i5 %period_samples_11_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="3468" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:108 %sample_sliding_window_buffer_samples_timestamp_V_29_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_11_addr"/></StgValue>
</operation>

<operation id="3469" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:109 %sample_sliding_window_buffer_samples_timestamp_V_29_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_11_load"/></StgValue>
</operation>

<operation id="3470" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:110 %sample_sliding_window_buffer_samples_timestamp_V_29_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_10_addr"/></StgValue>
</operation>

<operation id="3471" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:111 %sample_sliding_window_buffer_samples_timestamp_V_29_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_10_load"/></StgValue>
</operation>

<operation id="3472" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:112 %sample_sliding_window_buffer_samples_timestamp_V_29_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_9_addr"/></StgValue>
</operation>

<operation id="3473" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:113 %sample_sliding_window_buffer_samples_timestamp_V_29_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_9_load"/></StgValue>
</operation>

<operation id="3474" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:114 %sample_sliding_window_buffer_samples_timestamp_V_29_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_8_addr"/></StgValue>
</operation>

<operation id="3475" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:115 %sample_sliding_window_buffer_samples_timestamp_V_29_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_8_load"/></StgValue>
</operation>

<operation id="3476" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:116 %sample_sliding_window_buffer_samples_timestamp_V_29_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_7_addr"/></StgValue>
</operation>

<operation id="3477" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:117 %sample_sliding_window_buffer_samples_timestamp_V_29_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_7_load"/></StgValue>
</operation>

<operation id="3478" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:118 %sample_sliding_window_buffer_samples_timestamp_V_29_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_6_addr"/></StgValue>
</operation>

<operation id="3479" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:119 %sample_sliding_window_buffer_samples_timestamp_V_29_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_6_load"/></StgValue>
</operation>

<operation id="3480" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:120 %sample_sliding_window_buffer_samples_timestamp_V_29_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_5_addr"/></StgValue>
</operation>

<operation id="3481" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:121 %sample_sliding_window_buffer_samples_timestamp_V_29_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_5_load"/></StgValue>
</operation>

<operation id="3482" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:122 %sample_sliding_window_buffer_samples_timestamp_V_29_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_4_addr"/></StgValue>
</operation>

<operation id="3483" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:123 %sample_sliding_window_buffer_samples_timestamp_V_29_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_4_load"/></StgValue>
</operation>

<operation id="3484" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:124 %sample_sliding_window_buffer_samples_timestamp_V_29_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_3_addr"/></StgValue>
</operation>

<operation id="3485" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:125 %sample_sliding_window_buffer_samples_timestamp_V_29_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_3_load"/></StgValue>
</operation>

<operation id="3486" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:126 %sample_sliding_window_buffer_samples_timestamp_V_29_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_2_addr"/></StgValue>
</operation>

<operation id="3487" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:127 %sample_sliding_window_buffer_samples_timestamp_V_29_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_2_load"/></StgValue>
</operation>

<operation id="3488" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:128 %sample_sliding_window_buffer_samples_timestamp_V_29_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_1_addr"/></StgValue>
</operation>

<operation id="3489" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:129 %sample_sliding_window_buffer_samples_timestamp_V_29_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_1_load"/></StgValue>
</operation>

<operation id="3490" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:130 %sample_sliding_window_buffer_samples_timestamp_V_29_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_0_addr"/></StgValue>
</operation>

<operation id="3491" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:131 %sample_sliding_window_buffer_samples_timestamp_V_29_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_0_load"/></StgValue>
</operation>

<operation id="3492" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:132 %sample_sliding_window_buffer_samples_sample_V_29_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_11_addr"/></StgValue>
</operation>

<operation id="3493" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:133 %sample_sliding_window_buffer_samples_sample_V_29_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_11_load"/></StgValue>
</operation>

<operation id="3494" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:134 %sample_sliding_window_buffer_samples_sample_V_29_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_10_addr"/></StgValue>
</operation>

<operation id="3495" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:135 %sample_sliding_window_buffer_samples_sample_V_29_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_10_load"/></StgValue>
</operation>

<operation id="3496" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:136 %sample_sliding_window_buffer_samples_sample_V_29_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_9_addr"/></StgValue>
</operation>

<operation id="3497" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:137 %sample_sliding_window_buffer_samples_sample_V_29_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_9_load"/></StgValue>
</operation>

<operation id="3498" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:138 %sample_sliding_window_buffer_samples_sample_V_29_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_8_addr"/></StgValue>
</operation>

<operation id="3499" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:139 %sample_sliding_window_buffer_samples_sample_V_29_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_8_load"/></StgValue>
</operation>

<operation id="3500" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:140 %sample_sliding_window_buffer_samples_sample_V_29_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_7_addr"/></StgValue>
</operation>

<operation id="3501" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:141 %sample_sliding_window_buffer_samples_sample_V_29_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_7_load"/></StgValue>
</operation>

<operation id="3502" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:142 %sample_sliding_window_buffer_samples_sample_V_29_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_6_addr"/></StgValue>
</operation>

<operation id="3503" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:143 %sample_sliding_window_buffer_samples_sample_V_29_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_6_load"/></StgValue>
</operation>

<operation id="3504" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:144 %sample_sliding_window_buffer_samples_sample_V_29_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_5_addr"/></StgValue>
</operation>

<operation id="3505" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:145 %sample_sliding_window_buffer_samples_sample_V_29_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_5_load"/></StgValue>
</operation>

<operation id="3506" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:146 %sample_sliding_window_buffer_samples_sample_V_29_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_4_addr"/></StgValue>
</operation>

<operation id="3507" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:147 %sample_sliding_window_buffer_samples_sample_V_29_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_4_load"/></StgValue>
</operation>

<operation id="3508" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:148 %sample_sliding_window_buffer_samples_sample_V_29_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_3_addr"/></StgValue>
</operation>

<operation id="3509" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:149 %sample_sliding_window_buffer_samples_sample_V_29_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_3_load"/></StgValue>
</operation>

<operation id="3510" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:150 %sample_sliding_window_buffer_samples_sample_V_29_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_2_addr"/></StgValue>
</operation>

<operation id="3511" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:151 %sample_sliding_window_buffer_samples_sample_V_29_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_2_load"/></StgValue>
</operation>

<operation id="3512" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:152 %sample_sliding_window_buffer_samples_sample_V_29_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_1_addr"/></StgValue>
</operation>

<operation id="3513" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:153 %sample_sliding_window_buffer_samples_sample_V_29_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_1_load"/></StgValue>
</operation>

<operation id="3514" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:154 %sample_sliding_window_buffer_samples_sample_V_29_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_0_addr"/></StgValue>
</operation>

<operation id="3515" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:155 %sample_sliding_window_buffer_samples_sample_V_29_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_0_load"/></StgValue>
</operation>

<operation id="3516" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:156 %sample_sliding_window_buffer_samples_timestamp_V_28_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_11_addr"/></StgValue>
</operation>

<operation id="3517" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:157 %sample_sliding_window_buffer_samples_timestamp_V_28_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_11_load"/></StgValue>
</operation>

<operation id="3518" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:158 %sample_sliding_window_buffer_samples_timestamp_V_28_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_10_addr"/></StgValue>
</operation>

<operation id="3519" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:159 %sample_sliding_window_buffer_samples_timestamp_V_28_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_10_load"/></StgValue>
</operation>

<operation id="3520" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:160 %sample_sliding_window_buffer_samples_timestamp_V_28_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_9_addr"/></StgValue>
</operation>

<operation id="3521" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:161 %sample_sliding_window_buffer_samples_timestamp_V_28_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_9_load"/></StgValue>
</operation>

<operation id="3522" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:162 %sample_sliding_window_buffer_samples_timestamp_V_28_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_8_addr"/></StgValue>
</operation>

<operation id="3523" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:163 %sample_sliding_window_buffer_samples_timestamp_V_28_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_8_load"/></StgValue>
</operation>

<operation id="3524" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:164 %sample_sliding_window_buffer_samples_timestamp_V_28_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_7_addr"/></StgValue>
</operation>

<operation id="3525" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:165 %sample_sliding_window_buffer_samples_timestamp_V_28_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_7_load"/></StgValue>
</operation>

<operation id="3526" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:166 %sample_sliding_window_buffer_samples_timestamp_V_28_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_6_addr"/></StgValue>
</operation>

<operation id="3527" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:167 %sample_sliding_window_buffer_samples_timestamp_V_28_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_6_load"/></StgValue>
</operation>

<operation id="3528" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:168 %sample_sliding_window_buffer_samples_timestamp_V_28_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_5_addr"/></StgValue>
</operation>

<operation id="3529" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:169 %sample_sliding_window_buffer_samples_timestamp_V_28_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_5_load"/></StgValue>
</operation>

<operation id="3530" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:170 %sample_sliding_window_buffer_samples_timestamp_V_28_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_4_addr"/></StgValue>
</operation>

<operation id="3531" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:171 %sample_sliding_window_buffer_samples_timestamp_V_28_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_4_load"/></StgValue>
</operation>

<operation id="3532" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:172 %sample_sliding_window_buffer_samples_timestamp_V_28_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_3_addr"/></StgValue>
</operation>

<operation id="3533" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:173 %sample_sliding_window_buffer_samples_timestamp_V_28_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_3_load"/></StgValue>
</operation>

<operation id="3534" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:174 %sample_sliding_window_buffer_samples_timestamp_V_28_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_2_addr"/></StgValue>
</operation>

<operation id="3535" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:175 %sample_sliding_window_buffer_samples_timestamp_V_28_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_2_load"/></StgValue>
</operation>

<operation id="3536" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:176 %sample_sliding_window_buffer_samples_timestamp_V_28_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_1_addr"/></StgValue>
</operation>

<operation id="3537" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:177 %sample_sliding_window_buffer_samples_timestamp_V_28_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_1_load"/></StgValue>
</operation>

<operation id="3538" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:178 %sample_sliding_window_buffer_samples_timestamp_V_28_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_0_addr"/></StgValue>
</operation>

<operation id="3539" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:179 %sample_sliding_window_buffer_samples_timestamp_V_28_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_0_load"/></StgValue>
</operation>

<operation id="3540" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:180 %sample_sliding_window_buffer_samples_sample_V_28_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_11_addr"/></StgValue>
</operation>

<operation id="3541" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:181 %sample_sliding_window_buffer_samples_sample_V_28_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_11_load"/></StgValue>
</operation>

<operation id="3542" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:182 %sample_sliding_window_buffer_samples_sample_V_28_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_10_addr"/></StgValue>
</operation>

<operation id="3543" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:183 %sample_sliding_window_buffer_samples_sample_V_28_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_10_load"/></StgValue>
</operation>

<operation id="3544" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:184 %sample_sliding_window_buffer_samples_sample_V_28_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_9_addr"/></StgValue>
</operation>

<operation id="3545" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:185 %sample_sliding_window_buffer_samples_sample_V_28_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_9_load"/></StgValue>
</operation>

<operation id="3546" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:186 %sample_sliding_window_buffer_samples_sample_V_28_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_8_addr"/></StgValue>
</operation>

<operation id="3547" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:187 %sample_sliding_window_buffer_samples_sample_V_28_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_8_load"/></StgValue>
</operation>

<operation id="3548" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:188 %sample_sliding_window_buffer_samples_sample_V_28_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_7_addr"/></StgValue>
</operation>

<operation id="3549" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:189 %sample_sliding_window_buffer_samples_sample_V_28_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_7_load"/></StgValue>
</operation>

<operation id="3550" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:190 %sample_sliding_window_buffer_samples_sample_V_28_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_6_addr"/></StgValue>
</operation>

<operation id="3551" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:191 %sample_sliding_window_buffer_samples_sample_V_28_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_6_load"/></StgValue>
</operation>

<operation id="3552" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:192 %sample_sliding_window_buffer_samples_sample_V_28_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_5_addr"/></StgValue>
</operation>

<operation id="3553" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:193 %sample_sliding_window_buffer_samples_sample_V_28_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_5_load"/></StgValue>
</operation>

<operation id="3554" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:194 %sample_sliding_window_buffer_samples_sample_V_28_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_4_addr"/></StgValue>
</operation>

<operation id="3555" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:195 %sample_sliding_window_buffer_samples_sample_V_28_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_4_load"/></StgValue>
</operation>

<operation id="3556" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:196 %sample_sliding_window_buffer_samples_sample_V_28_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_3_addr"/></StgValue>
</operation>

<operation id="3557" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:197 %sample_sliding_window_buffer_samples_sample_V_28_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_3_load"/></StgValue>
</operation>

<operation id="3558" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:198 %sample_sliding_window_buffer_samples_sample_V_28_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_2_addr"/></StgValue>
</operation>

<operation id="3559" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:199 %sample_sliding_window_buffer_samples_sample_V_28_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_2_load"/></StgValue>
</operation>

<operation id="3560" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:200 %sample_sliding_window_buffer_samples_sample_V_28_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_1_addr"/></StgValue>
</operation>

<operation id="3561" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:201 %sample_sliding_window_buffer_samples_sample_V_28_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_1_load"/></StgValue>
</operation>

<operation id="3562" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:202 %sample_sliding_window_buffer_samples_sample_V_28_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_0_addr"/></StgValue>
</operation>

<operation id="3563" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:203 %sample_sliding_window_buffer_samples_sample_V_28_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_0_load"/></StgValue>
</operation>

<operation id="3564" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:205 %sample_sliding_window_buffer_samples_timestamp_V_27_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_11_load"/></StgValue>
</operation>

<operation id="3565" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:207 %sample_sliding_window_buffer_samples_timestamp_V_27_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_10_load"/></StgValue>
</operation>

<operation id="3566" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:209 %sample_sliding_window_buffer_samples_timestamp_V_27_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_9_load"/></StgValue>
</operation>

<operation id="3567" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:211 %sample_sliding_window_buffer_samples_timestamp_V_27_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_8_load"/></StgValue>
</operation>

<operation id="3568" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:213 %sample_sliding_window_buffer_samples_timestamp_V_27_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_7_load"/></StgValue>
</operation>

<operation id="3569" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:215 %sample_sliding_window_buffer_samples_timestamp_V_27_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_6_load"/></StgValue>
</operation>

<operation id="3570" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:217 %sample_sliding_window_buffer_samples_timestamp_V_27_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_5_load"/></StgValue>
</operation>

<operation id="3571" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:219 %sample_sliding_window_buffer_samples_timestamp_V_27_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_4_load"/></StgValue>
</operation>

<operation id="3572" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:221 %sample_sliding_window_buffer_samples_timestamp_V_27_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_3_load"/></StgValue>
</operation>

<operation id="3573" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:223 %sample_sliding_window_buffer_samples_timestamp_V_27_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_2_load"/></StgValue>
</operation>

<operation id="3574" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:225 %sample_sliding_window_buffer_samples_timestamp_V_27_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_1_load"/></StgValue>
</operation>

<operation id="3575" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:227 %sample_sliding_window_buffer_samples_timestamp_V_27_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_0_load"/></StgValue>
</operation>

<operation id="3576" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:229 %sample_sliding_window_buffer_samples_sample_V_27_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_11_load"/></StgValue>
</operation>

<operation id="3577" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:231 %sample_sliding_window_buffer_samples_sample_V_27_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_10_load"/></StgValue>
</operation>

<operation id="3578" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:233 %sample_sliding_window_buffer_samples_sample_V_27_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_9_load"/></StgValue>
</operation>

<operation id="3579" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:235 %sample_sliding_window_buffer_samples_sample_V_27_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_8_load"/></StgValue>
</operation>

<operation id="3580" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:237 %sample_sliding_window_buffer_samples_sample_V_27_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_7_load"/></StgValue>
</operation>

<operation id="3581" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:239 %sample_sliding_window_buffer_samples_sample_V_27_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_6_load"/></StgValue>
</operation>

<operation id="3582" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:241 %sample_sliding_window_buffer_samples_sample_V_27_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_5_load"/></StgValue>
</operation>

<operation id="3583" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:243 %sample_sliding_window_buffer_samples_sample_V_27_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_4_load"/></StgValue>
</operation>

<operation id="3584" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:245 %sample_sliding_window_buffer_samples_sample_V_27_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_3_load"/></StgValue>
</operation>

<operation id="3585" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:247 %sample_sliding_window_buffer_samples_sample_V_27_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_2_load"/></StgValue>
</operation>

<operation id="3586" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:249 %sample_sliding_window_buffer_samples_sample_V_27_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_1_load"/></StgValue>
</operation>

<operation id="3587" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:251 %sample_sliding_window_buffer_samples_sample_V_27_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_0_load"/></StgValue>
</operation>

<operation id="3588" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:253 %sample_sliding_window_buffer_samples_timestamp_V_26_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_11_load"/></StgValue>
</operation>

<operation id="3589" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:255 %sample_sliding_window_buffer_samples_timestamp_V_26_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_10_load"/></StgValue>
</operation>

<operation id="3590" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:257 %sample_sliding_window_buffer_samples_timestamp_V_26_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_9_load"/></StgValue>
</operation>

<operation id="3591" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:259 %sample_sliding_window_buffer_samples_timestamp_V_26_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_8_load"/></StgValue>
</operation>

<operation id="3592" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:261 %sample_sliding_window_buffer_samples_timestamp_V_26_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_7_load"/></StgValue>
</operation>

<operation id="3593" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:263 %sample_sliding_window_buffer_samples_timestamp_V_26_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_6_load"/></StgValue>
</operation>

<operation id="3594" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:265 %sample_sliding_window_buffer_samples_timestamp_V_26_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_5_load"/></StgValue>
</operation>

<operation id="3595" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:267 %sample_sliding_window_buffer_samples_timestamp_V_26_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_4_load"/></StgValue>
</operation>

<operation id="3596" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:269 %sample_sliding_window_buffer_samples_timestamp_V_26_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_3_load"/></StgValue>
</operation>

<operation id="3597" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:271 %sample_sliding_window_buffer_samples_timestamp_V_26_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_2_load"/></StgValue>
</operation>

<operation id="3598" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:273 %sample_sliding_window_buffer_samples_timestamp_V_26_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_1_load"/></StgValue>
</operation>

<operation id="3599" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:275 %sample_sliding_window_buffer_samples_timestamp_V_26_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_0_load"/></StgValue>
</operation>

<operation id="3600" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:277 %sample_sliding_window_buffer_samples_sample_V_26_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_11_load"/></StgValue>
</operation>

<operation id="3601" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:279 %sample_sliding_window_buffer_samples_sample_V_26_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_10_load"/></StgValue>
</operation>

<operation id="3602" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:281 %sample_sliding_window_buffer_samples_sample_V_26_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_9_load"/></StgValue>
</operation>

<operation id="3603" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:283 %sample_sliding_window_buffer_samples_sample_V_26_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_8_load"/></StgValue>
</operation>

<operation id="3604" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:285 %sample_sliding_window_buffer_samples_sample_V_26_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_7_load"/></StgValue>
</operation>

<operation id="3605" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:287 %sample_sliding_window_buffer_samples_sample_V_26_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_6_load"/></StgValue>
</operation>

<operation id="3606" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:289 %sample_sliding_window_buffer_samples_sample_V_26_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_5_load"/></StgValue>
</operation>

<operation id="3607" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:291 %sample_sliding_window_buffer_samples_sample_V_26_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_4_load"/></StgValue>
</operation>

<operation id="3608" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:293 %sample_sliding_window_buffer_samples_sample_V_26_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_3_load"/></StgValue>
</operation>

<operation id="3609" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:295 %sample_sliding_window_buffer_samples_sample_V_26_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_2_load"/></StgValue>
</operation>

<operation id="3610" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:297 %sample_sliding_window_buffer_samples_sample_V_26_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_1_load"/></StgValue>
</operation>

<operation id="3611" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:299 %sample_sliding_window_buffer_samples_sample_V_26_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_0_load"/></StgValue>
</operation>

<operation id="3612" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2172 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_0_load, i5 %period_samples_0_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3613" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2173 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_1_load, i5 %period_samples_1_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3614" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2174 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_2_load, i5 %period_samples_2_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3615" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2175 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_3_load, i5 %period_samples_3_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3616" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2176 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_4_load, i5 %period_samples_4_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3617" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2177 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_5_load, i5 %period_samples_5_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3618" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2178 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_6_load, i5 %period_samples_6_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3619" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2179 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_7_load, i5 %period_samples_7_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3620" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2180 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_8_load, i5 %period_samples_8_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3621" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2181 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_9_load, i5 %period_samples_9_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3622" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2182 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_10_load, i5 %period_samples_10_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3623" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2183 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_11_load, i5 %period_samples_11_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3624" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2184 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_0_load, i5 %period_samples_0_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3625" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2185 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_1_load, i5 %period_samples_1_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3626" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2186 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_2_load, i5 %period_samples_2_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3627" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2187 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_3_load, i5 %period_samples_3_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3628" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2188 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_4_load, i5 %period_samples_4_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3629" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2189 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_5_load, i5 %period_samples_5_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3630" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2190 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_6_load, i5 %period_samples_6_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3631" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2191 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_7_load, i5 %period_samples_7_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3632" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2192 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_8_load, i5 %period_samples_8_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3633" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2193 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_9_load, i5 %period_samples_9_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3634" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2194 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_10_load, i5 %period_samples_10_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3635" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2195 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_11_load, i5 %period_samples_11_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3636" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2196 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_0_load, i5 %period_samples_0_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3637" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2197 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_1_load, i5 %period_samples_1_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3638" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2198 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_2_load, i5 %period_samples_2_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3639" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2199 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_3_load, i5 %period_samples_3_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3640" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2200 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_4_load, i5 %period_samples_4_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3641" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2201 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_5_load, i5 %period_samples_5_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3642" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2202 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_6_load, i5 %period_samples_6_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3643" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2203 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_7_load, i5 %period_samples_7_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3644" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2204 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_8_load, i5 %period_samples_8_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3645" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2205 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_9_load, i5 %period_samples_9_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3646" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2206 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_10_load, i5 %period_samples_10_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3647" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2207 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_11_load, i5 %period_samples_11_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3648" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2208 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_0_load, i5 %period_samples_0_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3649" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2209 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_1_load, i5 %period_samples_1_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3650" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2210 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_2_load, i5 %period_samples_2_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3651" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2211 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_3_load, i5 %period_samples_3_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3652" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2212 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_4_load, i5 %period_samples_4_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3653" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2213 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_5_load, i5 %period_samples_5_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3654" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2214 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_6_load, i5 %period_samples_6_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3655" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2215 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_7_load, i5 %period_samples_7_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3656" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2216 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_8_load, i5 %period_samples_8_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3657" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2217 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_9_load, i5 %period_samples_9_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3658" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2218 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_10_load, i5 %period_samples_10_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3659" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2219 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_11_load, i5 %period_samples_11_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="3660" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:9 %sample_sliding_window_buffer_count_addr = getelementptr i6 %sample_sliding_window_buffer_count_s, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_count_addr"/></StgValue>
</operation>

<operation id="3661" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="6" op_0_bw="5">
<![CDATA[
.split4_ifconv:10 %period_count_s = load i5 %sample_sliding_window_buffer_count_addr

]]></Node>
<StgValue><ssdm name="period_count_s"/></StgValue>
</operation>

<operation id="3662" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:12 %sample_sliding_window_buffer_samples_timestamp_V_31_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_11_addr"/></StgValue>
</operation>

<operation id="3663" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:13 %sample_sliding_window_buffer_samples_timestamp_V_31_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_11_load"/></StgValue>
</operation>

<operation id="3664" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:14 %sample_sliding_window_buffer_samples_timestamp_V_31_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_10_addr"/></StgValue>
</operation>

<operation id="3665" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:15 %sample_sliding_window_buffer_samples_timestamp_V_31_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_10_load"/></StgValue>
</operation>

<operation id="3666" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:16 %sample_sliding_window_buffer_samples_timestamp_V_31_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_9_addr"/></StgValue>
</operation>

<operation id="3667" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:17 %sample_sliding_window_buffer_samples_timestamp_V_31_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_9_load"/></StgValue>
</operation>

<operation id="3668" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:18 %sample_sliding_window_buffer_samples_timestamp_V_31_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_8_addr"/></StgValue>
</operation>

<operation id="3669" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:19 %sample_sliding_window_buffer_samples_timestamp_V_31_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_8_load"/></StgValue>
</operation>

<operation id="3670" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:20 %sample_sliding_window_buffer_samples_timestamp_V_31_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_7_addr"/></StgValue>
</operation>

<operation id="3671" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:21 %sample_sliding_window_buffer_samples_timestamp_V_31_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_7_load"/></StgValue>
</operation>

<operation id="3672" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:22 %sample_sliding_window_buffer_samples_timestamp_V_31_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_6_addr"/></StgValue>
</operation>

<operation id="3673" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:23 %sample_sliding_window_buffer_samples_timestamp_V_31_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_6_load"/></StgValue>
</operation>

<operation id="3674" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:24 %sample_sliding_window_buffer_samples_timestamp_V_31_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_5_addr"/></StgValue>
</operation>

<operation id="3675" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:25 %sample_sliding_window_buffer_samples_timestamp_V_31_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_5_load"/></StgValue>
</operation>

<operation id="3676" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:26 %sample_sliding_window_buffer_samples_timestamp_V_31_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_4_addr"/></StgValue>
</operation>

<operation id="3677" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:27 %sample_sliding_window_buffer_samples_timestamp_V_31_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_4_load"/></StgValue>
</operation>

<operation id="3678" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:28 %sample_sliding_window_buffer_samples_timestamp_V_31_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_3_addr"/></StgValue>
</operation>

<operation id="3679" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:29 %sample_sliding_window_buffer_samples_timestamp_V_31_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_3_load"/></StgValue>
</operation>

<operation id="3680" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:30 %sample_sliding_window_buffer_samples_timestamp_V_31_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_2_addr"/></StgValue>
</operation>

<operation id="3681" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:31 %sample_sliding_window_buffer_samples_timestamp_V_31_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_2_load"/></StgValue>
</operation>

<operation id="3682" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:32 %sample_sliding_window_buffer_samples_timestamp_V_31_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_1_addr"/></StgValue>
</operation>

<operation id="3683" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:33 %sample_sliding_window_buffer_samples_timestamp_V_31_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_1_load"/></StgValue>
</operation>

<operation id="3684" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:34 %sample_sliding_window_buffer_samples_timestamp_V_31_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_0_addr"/></StgValue>
</operation>

<operation id="3685" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:35 %sample_sliding_window_buffer_samples_timestamp_V_31_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_0_load"/></StgValue>
</operation>

<operation id="3686" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:36 %sample_sliding_window_buffer_samples_sample_V_31_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_11_addr"/></StgValue>
</operation>

<operation id="3687" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:37 %sample_sliding_window_buffer_samples_sample_V_31_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_11_load"/></StgValue>
</operation>

<operation id="3688" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:38 %sample_sliding_window_buffer_samples_sample_V_31_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_10_addr"/></StgValue>
</operation>

<operation id="3689" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:39 %sample_sliding_window_buffer_samples_sample_V_31_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_10_load"/></StgValue>
</operation>

<operation id="3690" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:40 %sample_sliding_window_buffer_samples_sample_V_31_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_9_addr"/></StgValue>
</operation>

<operation id="3691" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:41 %sample_sliding_window_buffer_samples_sample_V_31_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_9_load"/></StgValue>
</operation>

<operation id="3692" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:42 %sample_sliding_window_buffer_samples_sample_V_31_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_8_addr"/></StgValue>
</operation>

<operation id="3693" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:43 %sample_sliding_window_buffer_samples_sample_V_31_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_8_load"/></StgValue>
</operation>

<operation id="3694" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:44 %sample_sliding_window_buffer_samples_sample_V_31_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_7_addr"/></StgValue>
</operation>

<operation id="3695" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:45 %sample_sliding_window_buffer_samples_sample_V_31_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_7_load"/></StgValue>
</operation>

<operation id="3696" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:46 %sample_sliding_window_buffer_samples_sample_V_31_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_6_addr"/></StgValue>
</operation>

<operation id="3697" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:47 %sample_sliding_window_buffer_samples_sample_V_31_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_6_load"/></StgValue>
</operation>

<operation id="3698" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:48 %sample_sliding_window_buffer_samples_sample_V_31_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_5_addr"/></StgValue>
</operation>

<operation id="3699" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:49 %sample_sliding_window_buffer_samples_sample_V_31_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_5_load"/></StgValue>
</operation>

<operation id="3700" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:50 %sample_sliding_window_buffer_samples_sample_V_31_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_4_addr"/></StgValue>
</operation>

<operation id="3701" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:51 %sample_sliding_window_buffer_samples_sample_V_31_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_4_load"/></StgValue>
</operation>

<operation id="3702" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:52 %sample_sliding_window_buffer_samples_sample_V_31_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_3_addr"/></StgValue>
</operation>

<operation id="3703" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:53 %sample_sliding_window_buffer_samples_sample_V_31_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_3_load"/></StgValue>
</operation>

<operation id="3704" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:54 %sample_sliding_window_buffer_samples_sample_V_31_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_2_addr"/></StgValue>
</operation>

<operation id="3705" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:55 %sample_sliding_window_buffer_samples_sample_V_31_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_2_load"/></StgValue>
</operation>

<operation id="3706" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:56 %sample_sliding_window_buffer_samples_sample_V_31_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_1_addr"/></StgValue>
</operation>

<operation id="3707" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:57 %sample_sliding_window_buffer_samples_sample_V_31_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_1_load"/></StgValue>
</operation>

<operation id="3708" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:58 %sample_sliding_window_buffer_samples_sample_V_31_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_0_addr"/></StgValue>
</operation>

<operation id="3709" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:59 %sample_sliding_window_buffer_samples_sample_V_31_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_0_load"/></StgValue>
</operation>

<operation id="3710" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:60 %sample_sliding_window_buffer_samples_timestamp_V_30_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_11_addr"/></StgValue>
</operation>

<operation id="3711" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:61 %sample_sliding_window_buffer_samples_timestamp_V_30_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_11_load"/></StgValue>
</operation>

<operation id="3712" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:62 %sample_sliding_window_buffer_samples_timestamp_V_30_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_10_addr"/></StgValue>
</operation>

<operation id="3713" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:63 %sample_sliding_window_buffer_samples_timestamp_V_30_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_10_load"/></StgValue>
</operation>

<operation id="3714" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:64 %sample_sliding_window_buffer_samples_timestamp_V_30_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_9_addr"/></StgValue>
</operation>

<operation id="3715" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:65 %sample_sliding_window_buffer_samples_timestamp_V_30_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_9_load"/></StgValue>
</operation>

<operation id="3716" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:66 %sample_sliding_window_buffer_samples_timestamp_V_30_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_8_addr"/></StgValue>
</operation>

<operation id="3717" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:67 %sample_sliding_window_buffer_samples_timestamp_V_30_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_8_load"/></StgValue>
</operation>

<operation id="3718" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:68 %sample_sliding_window_buffer_samples_timestamp_V_30_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_7_addr"/></StgValue>
</operation>

<operation id="3719" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:69 %sample_sliding_window_buffer_samples_timestamp_V_30_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_7_load"/></StgValue>
</operation>

<operation id="3720" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:70 %sample_sliding_window_buffer_samples_timestamp_V_30_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_6_addr"/></StgValue>
</operation>

<operation id="3721" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:71 %sample_sliding_window_buffer_samples_timestamp_V_30_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_6_load"/></StgValue>
</operation>

<operation id="3722" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:72 %sample_sliding_window_buffer_samples_timestamp_V_30_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_5_addr"/></StgValue>
</operation>

<operation id="3723" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:73 %sample_sliding_window_buffer_samples_timestamp_V_30_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_5_load"/></StgValue>
</operation>

<operation id="3724" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:74 %sample_sliding_window_buffer_samples_timestamp_V_30_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_4_addr"/></StgValue>
</operation>

<operation id="3725" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:75 %sample_sliding_window_buffer_samples_timestamp_V_30_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_4_load"/></StgValue>
</operation>

<operation id="3726" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:76 %sample_sliding_window_buffer_samples_timestamp_V_30_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_3_addr"/></StgValue>
</operation>

<operation id="3727" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:77 %sample_sliding_window_buffer_samples_timestamp_V_30_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_3_load"/></StgValue>
</operation>

<operation id="3728" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:78 %sample_sliding_window_buffer_samples_timestamp_V_30_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_2_addr"/></StgValue>
</operation>

<operation id="3729" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:79 %sample_sliding_window_buffer_samples_timestamp_V_30_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_2_load"/></StgValue>
</operation>

<operation id="3730" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:80 %sample_sliding_window_buffer_samples_timestamp_V_30_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_1_addr"/></StgValue>
</operation>

<operation id="3731" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:81 %sample_sliding_window_buffer_samples_timestamp_V_30_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_1_load"/></StgValue>
</operation>

<operation id="3732" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:82 %sample_sliding_window_buffer_samples_timestamp_V_30_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_0_addr"/></StgValue>
</operation>

<operation id="3733" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:83 %sample_sliding_window_buffer_samples_timestamp_V_30_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_0_load"/></StgValue>
</operation>

<operation id="3734" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:84 %sample_sliding_window_buffer_samples_sample_V_30_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_11_addr"/></StgValue>
</operation>

<operation id="3735" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:85 %sample_sliding_window_buffer_samples_sample_V_30_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_11_load"/></StgValue>
</operation>

<operation id="3736" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:86 %sample_sliding_window_buffer_samples_sample_V_30_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_10_addr"/></StgValue>
</operation>

<operation id="3737" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:87 %sample_sliding_window_buffer_samples_sample_V_30_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_10_load"/></StgValue>
</operation>

<operation id="3738" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:88 %sample_sliding_window_buffer_samples_sample_V_30_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_9_addr"/></StgValue>
</operation>

<operation id="3739" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:89 %sample_sliding_window_buffer_samples_sample_V_30_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_9_load"/></StgValue>
</operation>

<operation id="3740" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:90 %sample_sliding_window_buffer_samples_sample_V_30_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_8_addr"/></StgValue>
</operation>

<operation id="3741" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:91 %sample_sliding_window_buffer_samples_sample_V_30_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_8_load"/></StgValue>
</operation>

<operation id="3742" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:92 %sample_sliding_window_buffer_samples_sample_V_30_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_7_addr"/></StgValue>
</operation>

<operation id="3743" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:93 %sample_sliding_window_buffer_samples_sample_V_30_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_7_load"/></StgValue>
</operation>

<operation id="3744" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:94 %sample_sliding_window_buffer_samples_sample_V_30_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_6_addr"/></StgValue>
</operation>

<operation id="3745" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:95 %sample_sliding_window_buffer_samples_sample_V_30_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_6_load"/></StgValue>
</operation>

<operation id="3746" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:96 %sample_sliding_window_buffer_samples_sample_V_30_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_5_addr"/></StgValue>
</operation>

<operation id="3747" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:97 %sample_sliding_window_buffer_samples_sample_V_30_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_5_load"/></StgValue>
</operation>

<operation id="3748" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:98 %sample_sliding_window_buffer_samples_sample_V_30_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_4_addr"/></StgValue>
</operation>

<operation id="3749" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:99 %sample_sliding_window_buffer_samples_sample_V_30_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_4_load"/></StgValue>
</operation>

<operation id="3750" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:100 %sample_sliding_window_buffer_samples_sample_V_30_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_3_addr"/></StgValue>
</operation>

<operation id="3751" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:101 %sample_sliding_window_buffer_samples_sample_V_30_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_3_load"/></StgValue>
</operation>

<operation id="3752" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:102 %sample_sliding_window_buffer_samples_sample_V_30_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_2_addr"/></StgValue>
</operation>

<operation id="3753" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:103 %sample_sliding_window_buffer_samples_sample_V_30_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_2_load"/></StgValue>
</operation>

<operation id="3754" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:104 %sample_sliding_window_buffer_samples_sample_V_30_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_1_addr"/></StgValue>
</operation>

<operation id="3755" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:105 %sample_sliding_window_buffer_samples_sample_V_30_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_1_load"/></StgValue>
</operation>

<operation id="3756" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:106 %sample_sliding_window_buffer_samples_sample_V_30_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_0_addr"/></StgValue>
</operation>

<operation id="3757" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:107 %sample_sliding_window_buffer_samples_sample_V_30_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_0_load"/></StgValue>
</operation>

<operation id="3758" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:109 %sample_sliding_window_buffer_samples_timestamp_V_29_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_11_load"/></StgValue>
</operation>

<operation id="3759" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:111 %sample_sliding_window_buffer_samples_timestamp_V_29_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_10_load"/></StgValue>
</operation>

<operation id="3760" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:113 %sample_sliding_window_buffer_samples_timestamp_V_29_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_9_load"/></StgValue>
</operation>

<operation id="3761" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:115 %sample_sliding_window_buffer_samples_timestamp_V_29_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_8_load"/></StgValue>
</operation>

<operation id="3762" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:117 %sample_sliding_window_buffer_samples_timestamp_V_29_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_7_load"/></StgValue>
</operation>

<operation id="3763" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:119 %sample_sliding_window_buffer_samples_timestamp_V_29_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_6_load"/></StgValue>
</operation>

<operation id="3764" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:121 %sample_sliding_window_buffer_samples_timestamp_V_29_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_5_load"/></StgValue>
</operation>

<operation id="3765" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:123 %sample_sliding_window_buffer_samples_timestamp_V_29_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_4_load"/></StgValue>
</operation>

<operation id="3766" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:125 %sample_sliding_window_buffer_samples_timestamp_V_29_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_3_load"/></StgValue>
</operation>

<operation id="3767" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:127 %sample_sliding_window_buffer_samples_timestamp_V_29_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_2_load"/></StgValue>
</operation>

<operation id="3768" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:129 %sample_sliding_window_buffer_samples_timestamp_V_29_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_1_load"/></StgValue>
</operation>

<operation id="3769" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:131 %sample_sliding_window_buffer_samples_timestamp_V_29_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_0_load"/></StgValue>
</operation>

<operation id="3770" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:133 %sample_sliding_window_buffer_samples_sample_V_29_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_11_load"/></StgValue>
</operation>

<operation id="3771" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:135 %sample_sliding_window_buffer_samples_sample_V_29_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_10_load"/></StgValue>
</operation>

<operation id="3772" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:137 %sample_sliding_window_buffer_samples_sample_V_29_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_9_load"/></StgValue>
</operation>

<operation id="3773" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:139 %sample_sliding_window_buffer_samples_sample_V_29_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_8_load"/></StgValue>
</operation>

<operation id="3774" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:141 %sample_sliding_window_buffer_samples_sample_V_29_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_7_load"/></StgValue>
</operation>

<operation id="3775" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:143 %sample_sliding_window_buffer_samples_sample_V_29_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_6_load"/></StgValue>
</operation>

<operation id="3776" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:145 %sample_sliding_window_buffer_samples_sample_V_29_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_5_load"/></StgValue>
</operation>

<operation id="3777" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:147 %sample_sliding_window_buffer_samples_sample_V_29_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_4_load"/></StgValue>
</operation>

<operation id="3778" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:149 %sample_sliding_window_buffer_samples_sample_V_29_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_3_load"/></StgValue>
</operation>

<operation id="3779" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:151 %sample_sliding_window_buffer_samples_sample_V_29_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_2_load"/></StgValue>
</operation>

<operation id="3780" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:153 %sample_sliding_window_buffer_samples_sample_V_29_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_1_load"/></StgValue>
</operation>

<operation id="3781" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:155 %sample_sliding_window_buffer_samples_sample_V_29_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_0_load"/></StgValue>
</operation>

<operation id="3782" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:157 %sample_sliding_window_buffer_samples_timestamp_V_28_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_11_load"/></StgValue>
</operation>

<operation id="3783" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:159 %sample_sliding_window_buffer_samples_timestamp_V_28_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_10_load"/></StgValue>
</operation>

<operation id="3784" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:161 %sample_sliding_window_buffer_samples_timestamp_V_28_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_9_load"/></StgValue>
</operation>

<operation id="3785" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:163 %sample_sliding_window_buffer_samples_timestamp_V_28_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_8_load"/></StgValue>
</operation>

<operation id="3786" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:165 %sample_sliding_window_buffer_samples_timestamp_V_28_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_7_load"/></StgValue>
</operation>

<operation id="3787" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:167 %sample_sliding_window_buffer_samples_timestamp_V_28_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_6_load"/></StgValue>
</operation>

<operation id="3788" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:169 %sample_sliding_window_buffer_samples_timestamp_V_28_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_5_load"/></StgValue>
</operation>

<operation id="3789" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:171 %sample_sliding_window_buffer_samples_timestamp_V_28_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_4_load"/></StgValue>
</operation>

<operation id="3790" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:173 %sample_sliding_window_buffer_samples_timestamp_V_28_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_3_load"/></StgValue>
</operation>

<operation id="3791" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:175 %sample_sliding_window_buffer_samples_timestamp_V_28_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_2_load"/></StgValue>
</operation>

<operation id="3792" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:177 %sample_sliding_window_buffer_samples_timestamp_V_28_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_1_load"/></StgValue>
</operation>

<operation id="3793" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:179 %sample_sliding_window_buffer_samples_timestamp_V_28_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_0_load"/></StgValue>
</operation>

<operation id="3794" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:181 %sample_sliding_window_buffer_samples_sample_V_28_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_11_load"/></StgValue>
</operation>

<operation id="3795" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:183 %sample_sliding_window_buffer_samples_sample_V_28_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_10_load"/></StgValue>
</operation>

<operation id="3796" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:185 %sample_sliding_window_buffer_samples_sample_V_28_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_9_load"/></StgValue>
</operation>

<operation id="3797" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:187 %sample_sliding_window_buffer_samples_sample_V_28_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_8_load"/></StgValue>
</operation>

<operation id="3798" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:189 %sample_sliding_window_buffer_samples_sample_V_28_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_7_load"/></StgValue>
</operation>

<operation id="3799" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:191 %sample_sliding_window_buffer_samples_sample_V_28_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_6_load"/></StgValue>
</operation>

<operation id="3800" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:193 %sample_sliding_window_buffer_samples_sample_V_28_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_5_load"/></StgValue>
</operation>

<operation id="3801" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:195 %sample_sliding_window_buffer_samples_sample_V_28_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_4_load"/></StgValue>
</operation>

<operation id="3802" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:197 %sample_sliding_window_buffer_samples_sample_V_28_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_3_load"/></StgValue>
</operation>

<operation id="3803" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:199 %sample_sliding_window_buffer_samples_sample_V_28_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_2_load"/></StgValue>
</operation>

<operation id="3804" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:201 %sample_sliding_window_buffer_samples_sample_V_28_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_1_load"/></StgValue>
</operation>

<operation id="3805" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:203 %sample_sliding_window_buffer_samples_sample_V_28_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_0_load"/></StgValue>
</operation>

<operation id="3806" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2220 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_0_load, i5 %period_samples_0_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3807" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2221 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_1_load, i5 %period_samples_1_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3808" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2222 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_2_load, i5 %period_samples_2_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3809" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2223 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_3_load, i5 %period_samples_3_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3810" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2224 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_4_load, i5 %period_samples_4_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3811" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2225 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_5_load, i5 %period_samples_5_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3812" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2226 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_6_load, i5 %period_samples_6_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3813" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2227 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_7_load, i5 %period_samples_7_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3814" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2228 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_8_load, i5 %period_samples_8_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3815" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2229 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_9_load, i5 %period_samples_9_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3816" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2230 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_10_load, i5 %period_samples_10_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3817" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2231 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_11_load, i5 %period_samples_11_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3818" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2232 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_0_load, i5 %period_samples_0_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3819" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2233 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_1_load, i5 %period_samples_1_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3820" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2234 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_2_load, i5 %period_samples_2_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3821" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2235 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_3_load, i5 %period_samples_3_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3822" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2236 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_4_load, i5 %period_samples_4_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3823" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2237 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_5_load, i5 %period_samples_5_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3824" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2238 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_6_load, i5 %period_samples_6_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3825" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2239 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_7_load, i5 %period_samples_7_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3826" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2240 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_8_load, i5 %period_samples_8_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3827" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2241 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_9_load, i5 %period_samples_9_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3828" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2242 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_10_load, i5 %period_samples_10_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3829" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2243 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_11_load, i5 %period_samples_11_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3830" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2244 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_0_load, i5 %period_samples_0_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3831" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2245 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_1_load, i5 %period_samples_1_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3832" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2246 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_2_load, i5 %period_samples_2_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3833" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2247 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_3_load, i5 %period_samples_3_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3834" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2248 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_4_load, i5 %period_samples_4_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3835" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2249 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_5_load, i5 %period_samples_5_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3836" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2250 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_6_load, i5 %period_samples_6_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3837" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2251 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_7_load, i5 %period_samples_7_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3838" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2252 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_8_load, i5 %period_samples_8_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3839" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2253 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_9_load, i5 %period_samples_9_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3840" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2254 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_10_load, i5 %period_samples_10_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3841" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2255 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_11_load, i5 %period_samples_11_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3842" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2256 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_0_load, i5 %period_samples_0_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3843" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2257 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_1_load, i5 %period_samples_1_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3844" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2258 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_2_load, i5 %period_samples_2_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3845" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2259 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_3_load, i5 %period_samples_3_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3846" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2260 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_4_load, i5 %period_samples_4_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3847" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2261 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_5_load, i5 %period_samples_5_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3848" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2262 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_6_load, i5 %period_samples_6_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3849" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2263 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_7_load, i5 %period_samples_7_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3850" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2264 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_8_load, i5 %period_samples_8_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3851" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2265 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_9_load, i5 %period_samples_9_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3852" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2266 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_10_load, i5 %period_samples_10_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3853" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2267 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_11_load, i5 %period_samples_11_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="3854" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4_ifconv:0 %specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln222"/></StgValue>
</operation>

<operation id="3855" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="6" op_0_bw="5">
<![CDATA[
.split4_ifconv:10 %period_count_s = load i5 %sample_sliding_window_buffer_count_addr

]]></Node>
<StgValue><ssdm name="period_count_s"/></StgValue>
</operation>

<operation id="3856" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="6">
<![CDATA[
.split4_ifconv:11 %zext_ln225 = zext i6 %period_count_s

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="3857" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:13 %sample_sliding_window_buffer_samples_timestamp_V_31_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_11_load"/></StgValue>
</operation>

<operation id="3858" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:15 %sample_sliding_window_buffer_samples_timestamp_V_31_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_10_load"/></StgValue>
</operation>

<operation id="3859" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:17 %sample_sliding_window_buffer_samples_timestamp_V_31_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_9_load"/></StgValue>
</operation>

<operation id="3860" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:19 %sample_sliding_window_buffer_samples_timestamp_V_31_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_8_load"/></StgValue>
</operation>

<operation id="3861" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:21 %sample_sliding_window_buffer_samples_timestamp_V_31_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_7_load"/></StgValue>
</operation>

<operation id="3862" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:23 %sample_sliding_window_buffer_samples_timestamp_V_31_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_6_load"/></StgValue>
</operation>

<operation id="3863" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:25 %sample_sliding_window_buffer_samples_timestamp_V_31_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_5_load"/></StgValue>
</operation>

<operation id="3864" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:27 %sample_sliding_window_buffer_samples_timestamp_V_31_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_4_load"/></StgValue>
</operation>

<operation id="3865" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:29 %sample_sliding_window_buffer_samples_timestamp_V_31_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_3_load"/></StgValue>
</operation>

<operation id="3866" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:31 %sample_sliding_window_buffer_samples_timestamp_V_31_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_2_load"/></StgValue>
</operation>

<operation id="3867" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:33 %sample_sliding_window_buffer_samples_timestamp_V_31_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_1_load"/></StgValue>
</operation>

<operation id="3868" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:35 %sample_sliding_window_buffer_samples_timestamp_V_31_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_0_load"/></StgValue>
</operation>

<operation id="3869" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:37 %sample_sliding_window_buffer_samples_sample_V_31_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_11_load"/></StgValue>
</operation>

<operation id="3870" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:39 %sample_sliding_window_buffer_samples_sample_V_31_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_10_load"/></StgValue>
</operation>

<operation id="3871" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:41 %sample_sliding_window_buffer_samples_sample_V_31_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_9_load"/></StgValue>
</operation>

<operation id="3872" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:43 %sample_sliding_window_buffer_samples_sample_V_31_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_8_load"/></StgValue>
</operation>

<operation id="3873" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:45 %sample_sliding_window_buffer_samples_sample_V_31_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_7_load"/></StgValue>
</operation>

<operation id="3874" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:47 %sample_sliding_window_buffer_samples_sample_V_31_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_6_load"/></StgValue>
</operation>

<operation id="3875" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:49 %sample_sliding_window_buffer_samples_sample_V_31_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_5_load"/></StgValue>
</operation>

<operation id="3876" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:51 %sample_sliding_window_buffer_samples_sample_V_31_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_4_load"/></StgValue>
</operation>

<operation id="3877" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:53 %sample_sliding_window_buffer_samples_sample_V_31_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_3_load"/></StgValue>
</operation>

<operation id="3878" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:55 %sample_sliding_window_buffer_samples_sample_V_31_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_2_load"/></StgValue>
</operation>

<operation id="3879" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:57 %sample_sliding_window_buffer_samples_sample_V_31_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_1_load"/></StgValue>
</operation>

<operation id="3880" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:59 %sample_sliding_window_buffer_samples_sample_V_31_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_0_load"/></StgValue>
</operation>

<operation id="3881" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:61 %sample_sliding_window_buffer_samples_timestamp_V_30_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_11_load"/></StgValue>
</operation>

<operation id="3882" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:63 %sample_sliding_window_buffer_samples_timestamp_V_30_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_10_load"/></StgValue>
</operation>

<operation id="3883" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:65 %sample_sliding_window_buffer_samples_timestamp_V_30_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_9_load"/></StgValue>
</operation>

<operation id="3884" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:67 %sample_sliding_window_buffer_samples_timestamp_V_30_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_8_load"/></StgValue>
</operation>

<operation id="3885" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:69 %sample_sliding_window_buffer_samples_timestamp_V_30_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_7_load"/></StgValue>
</operation>

<operation id="3886" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:71 %sample_sliding_window_buffer_samples_timestamp_V_30_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_6_load"/></StgValue>
</operation>

<operation id="3887" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:73 %sample_sliding_window_buffer_samples_timestamp_V_30_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_5_load"/></StgValue>
</operation>

<operation id="3888" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:75 %sample_sliding_window_buffer_samples_timestamp_V_30_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_4_load"/></StgValue>
</operation>

<operation id="3889" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:77 %sample_sliding_window_buffer_samples_timestamp_V_30_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_3_load"/></StgValue>
</operation>

<operation id="3890" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:79 %sample_sliding_window_buffer_samples_timestamp_V_30_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_2_load"/></StgValue>
</operation>

<operation id="3891" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:81 %sample_sliding_window_buffer_samples_timestamp_V_30_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_1_load"/></StgValue>
</operation>

<operation id="3892" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:83 %sample_sliding_window_buffer_samples_timestamp_V_30_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_0_load"/></StgValue>
</operation>

<operation id="3893" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:85 %sample_sliding_window_buffer_samples_sample_V_30_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_11_load"/></StgValue>
</operation>

<operation id="3894" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:87 %sample_sliding_window_buffer_samples_sample_V_30_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_10_load"/></StgValue>
</operation>

<operation id="3895" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:89 %sample_sliding_window_buffer_samples_sample_V_30_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_9_load"/></StgValue>
</operation>

<operation id="3896" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:91 %sample_sliding_window_buffer_samples_sample_V_30_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_8_load"/></StgValue>
</operation>

<operation id="3897" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:93 %sample_sliding_window_buffer_samples_sample_V_30_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_7_load"/></StgValue>
</operation>

<operation id="3898" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:95 %sample_sliding_window_buffer_samples_sample_V_30_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_6_load"/></StgValue>
</operation>

<operation id="3899" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:97 %sample_sliding_window_buffer_samples_sample_V_30_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_5_load"/></StgValue>
</operation>

<operation id="3900" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:99 %sample_sliding_window_buffer_samples_sample_V_30_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_4_load"/></StgValue>
</operation>

<operation id="3901" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:101 %sample_sliding_window_buffer_samples_sample_V_30_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_3_load"/></StgValue>
</operation>

<operation id="3902" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:103 %sample_sliding_window_buffer_samples_sample_V_30_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_2_load"/></StgValue>
</operation>

<operation id="3903" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:105 %sample_sliding_window_buffer_samples_sample_V_30_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_1_load"/></StgValue>
</operation>

<operation id="3904" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:107 %sample_sliding_window_buffer_samples_sample_V_30_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_0_load"/></StgValue>
</operation>

<operation id="3905" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2268 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_0_load, i5 %period_samples_0_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3906" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2269 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_1_load, i5 %period_samples_1_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3907" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2270 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_2_load, i5 %period_samples_2_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3908" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2271 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_3_load, i5 %period_samples_3_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3909" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2272 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_4_load, i5 %period_samples_4_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3910" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2273 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_5_load, i5 %period_samples_5_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3911" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2274 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_6_load, i5 %period_samples_6_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3912" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2275 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_7_load, i5 %period_samples_7_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3913" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2276 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_8_load, i5 %period_samples_8_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3914" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2277 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_9_load, i5 %period_samples_9_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3915" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2278 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_10_load, i5 %period_samples_10_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3916" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2279 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_11_load, i5 %period_samples_11_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3917" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2280 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_0_load, i5 %period_samples_0_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3918" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2281 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_1_load, i5 %period_samples_1_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3919" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2282 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_2_load, i5 %period_samples_2_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3920" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2283 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_3_load, i5 %period_samples_3_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3921" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2284 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_4_load, i5 %period_samples_4_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3922" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2285 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_5_load, i5 %period_samples_5_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3923" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2286 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_6_load, i5 %period_samples_6_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3924" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2287 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_7_load, i5 %period_samples_7_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3925" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2288 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_8_load, i5 %period_samples_8_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3926" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2289 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_9_load, i5 %period_samples_9_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3927" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2290 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_10_load, i5 %period_samples_10_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3928" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2291 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_11_load, i5 %period_samples_11_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3929" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2292 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_0_load, i5 %period_samples_0_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3930" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2293 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_1_load, i5 %period_samples_1_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3931" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2294 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_2_load, i5 %period_samples_2_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3932" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2295 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_3_load, i5 %period_samples_3_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3933" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2296 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_4_load, i5 %period_samples_4_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3934" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2297 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_5_load, i5 %period_samples_5_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3935" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2298 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_6_load, i5 %period_samples_6_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3936" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2299 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_7_load, i5 %period_samples_7_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3937" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2300 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_8_load, i5 %period_samples_8_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3938" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2301 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_9_load, i5 %period_samples_9_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3939" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2302 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_10_load, i5 %period_samples_10_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3940" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2303 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_11_load, i5 %period_samples_11_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3941" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2304 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_0_load, i5 %period_samples_0_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3942" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2305 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_1_load, i5 %period_samples_1_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3943" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2306 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_2_load, i5 %period_samples_2_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3944" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2307 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_3_load, i5 %period_samples_3_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3945" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2308 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_4_load, i5 %period_samples_4_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3946" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2309 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_5_load, i5 %period_samples_5_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3947" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2310 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_6_load, i5 %period_samples_6_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3948" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2311 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_7_load, i5 %period_samples_7_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3949" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2312 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_8_load, i5 %period_samples_8_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3950" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2313 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_9_load, i5 %period_samples_9_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3951" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2314 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_10_load, i5 %period_samples_10_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3952" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2315 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_11_load, i5 %period_samples_11_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3953" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4_ifconv:2316 %icmp_ln229 = icmp_eq  i6 %period_count_s, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln229"/></StgValue>
</operation>

<operation id="3954" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4_ifconv:2317 %br_ln229 = br i1 %icmp_ln229, void %.lr.ph.preheader, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="3955" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3937" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln229 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="3956" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.lr.ph:0 %j = phi i6 %j_1, void, i6 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="3957" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph:1 %idx_2 = phi i32 %add_ln236, void, i32 %idx_1, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="3958" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph:2 %j_1 = add i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="3959" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3942" bw="5" op_0_bw="6">
<![CDATA[
.lr.ph:3 %trunc_ln229 = trunc i6 %j

]]></Node>
<StgValue><ssdm name="trunc_ln229"/></StgValue>
</operation>

<operation id="3960" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph:4 %icmp_ln229_1 = icmp_eq  i6 %j, i6 %period_count_s

]]></Node>
<StgValue><ssdm name="icmp_ln229_1"/></StgValue>
</operation>

<operation id="3961" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3962" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:6 %br_ln229 = br i1 %icmp_ln229_1, void %.split2, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="3963" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split2:1 %icmp_ln34 = icmp_ugt  i6 %j, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="3964" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:2 %select_ln34 = select i1 %icmp_ln34, i5 31, i5 %trunc_ln229

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="3965" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="64" op_0_bw="5">
<![CDATA[
.split2:3 %zext_ln40 = zext i5 %select_ln34

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="3966" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:4 %period_samples_0_sample_V_addr = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="3967" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3952" bw="12" op_0_bw="5">
<![CDATA[
.split2:5 %period_samples_0_sample_V_load = load i5 %period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="3968" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:6 %period_samples_1_sample_V_addr = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="3969" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="12" op_0_bw="5">
<![CDATA[
.split2:7 %period_samples_1_sample_V_load = load i5 %period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="3970" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3975" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:28 %period_samples_0_timestamp_V_addr = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr"/></StgValue>
</operation>

<operation id="3971" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3976" bw="20" op_0_bw="5">
<![CDATA[
.split2:29 %period_samples_0_timestamp_V_load = load i5 %period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="3972" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:30 %period_samples_1_timestamp_V_addr = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr"/></StgValue>
</operation>

<operation id="3973" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3978" bw="20" op_0_bw="5">
<![CDATA[
.split2:31 %period_samples_1_timestamp_V_load = load i5 %period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="3974" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4051" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.loopexit:0 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %period_count_s, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="3975" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:1 %zext_ln229 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="3976" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4053" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
._crit_edge.loopexit:2 %shl_ln229_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %period_count_s, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_1"/></StgValue>
</operation>

<operation id="3977" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:3 %zext_ln229_1 = zext i8 %shl_ln229_1

]]></Node>
<StgValue><ssdm name="zext_ln229_1"/></StgValue>
</operation>

<operation id="3978" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit:4 %sub_ln229 = sub i11 %zext_ln229, i11 %zext_ln229_1

]]></Node>
<StgValue><ssdm name="sub_ln229"/></StgValue>
</operation>

<operation id="3979" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4056" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge.loopexit:5 %sext_ln229 = sext i11 %sub_ln229

]]></Node>
<StgValue><ssdm name="sext_ln229"/></StgValue>
</operation>

<operation id="3980" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:6 %add_ln229 = add i32 %sext_ln229, i32 %idx_1

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="3981" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:7 %store_ln249 = store i32 %add_ln229, i32 %idx

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="3982" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:8 %br_ln249 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="3983" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0 %n_samples_counter_1 = add i32 %zext_ln225, i32 %n_samples_counter

]]></Node>
<StgValue><ssdm name="n_samples_counter_1"/></StgValue>
</operation>

<operation id="3984" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1 %i_2 = add i32 %i_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="3985" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4063" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="3986" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="12" op_0_bw="5">
<![CDATA[
.split2:5 %period_samples_0_sample_V_load = load i5 %period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="3987" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="12" op_0_bw="5">
<![CDATA[
.split2:7 %period_samples_1_sample_V_load = load i5 %period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="3988" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:8 %period_samples_2_sample_V_addr = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="3989" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="12" op_0_bw="5">
<![CDATA[
.split2:9 %period_samples_2_sample_V_load = load i5 %period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="3990" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:10 %period_samples_3_sample_V_addr = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="3991" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="12" op_0_bw="5">
<![CDATA[
.split2:11 %period_samples_3_sample_V_load = load i5 %period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="3992" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="20" op_0_bw="5">
<![CDATA[
.split2:29 %period_samples_0_timestamp_V_load = load i5 %period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="3993" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="20" op_0_bw="5">
<![CDATA[
.split2:31 %period_samples_1_timestamp_V_load = load i5 %period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="3994" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:32 %period_samples_2_timestamp_V_addr = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr"/></StgValue>
</operation>

<operation id="3995" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="20" op_0_bw="5">
<![CDATA[
.split2:33 %period_samples_2_timestamp_V_load = load i5 %period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="3996" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:34 %period_samples_3_timestamp_V_addr = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr"/></StgValue>
</operation>

<operation id="3997" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="20" op_0_bw="5">
<![CDATA[
.split2:35 %period_samples_3_timestamp_V_load = load i5 %period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="3998" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:52 %store_ln233 = store i12 %period_samples_0_sample_V_load, i4 %sample_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="3999" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:53 %store_ln233 = store i12 %period_samples_1_sample_V_load, i4 %sample_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4000" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:64 %store_ln233 = store i20 %period_samples_0_timestamp_V_load, i4 %sample_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4001" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:65 %store_ln233 = store i20 %period_samples_1_timestamp_V_load, i4 %sample_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="4002" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="12" op_0_bw="5">
<![CDATA[
.split2:9 %period_samples_2_sample_V_load = load i5 %period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="4003" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="12" op_0_bw="5">
<![CDATA[
.split2:11 %period_samples_3_sample_V_load = load i5 %period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="4004" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:12 %period_samples_4_sample_V_addr = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="4005" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="12" op_0_bw="5">
<![CDATA[
.split2:13 %period_samples_4_sample_V_load = load i5 %period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="4006" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:14 %period_samples_5_sample_V_addr = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="4007" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="12" op_0_bw="5">
<![CDATA[
.split2:15 %period_samples_5_sample_V_load = load i5 %period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="4008" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="20" op_0_bw="5">
<![CDATA[
.split2:33 %period_samples_2_timestamp_V_load = load i5 %period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="4009" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="20" op_0_bw="5">
<![CDATA[
.split2:35 %period_samples_3_timestamp_V_load = load i5 %period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="4010" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:36 %period_samples_4_timestamp_V_addr = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4011" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="20" op_0_bw="5">
<![CDATA[
.split2:37 %period_samples_4_timestamp_V_load = load i5 %period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="4012" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:38 %period_samples_5_timestamp_V_addr = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4013" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="20" op_0_bw="5">
<![CDATA[
.split2:39 %period_samples_5_timestamp_V_load = load i5 %period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="4014" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:54 %store_ln233 = store i12 %period_samples_2_sample_V_load, i4 %sample_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4015" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:55 %store_ln233 = store i12 %period_samples_3_sample_V_load, i4 %sample_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4016" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:66 %store_ln233 = store i20 %period_samples_2_timestamp_V_load, i4 %sample_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4017" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:67 %store_ln233 = store i20 %period_samples_3_timestamp_V_load, i4 %sample_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="4018" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="12" op_0_bw="5">
<![CDATA[
.split2:13 %period_samples_4_sample_V_load = load i5 %period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="4019" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="12" op_0_bw="5">
<![CDATA[
.split2:15 %period_samples_5_sample_V_load = load i5 %period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="4020" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:16 %period_samples_6_sample_V_addr = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="4021" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="12" op_0_bw="5">
<![CDATA[
.split2:17 %period_samples_6_sample_V_load = load i5 %period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="4022" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:18 %period_samples_7_sample_V_addr = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="4023" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="12" op_0_bw="5">
<![CDATA[
.split2:19 %period_samples_7_sample_V_load = load i5 %period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="4024" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="20" op_0_bw="5">
<![CDATA[
.split2:37 %period_samples_4_timestamp_V_load = load i5 %period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="4025" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="20" op_0_bw="5">
<![CDATA[
.split2:39 %period_samples_5_timestamp_V_load = load i5 %period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="4026" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:40 %period_samples_6_timestamp_V_addr = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4027" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="20" op_0_bw="5">
<![CDATA[
.split2:41 %period_samples_6_timestamp_V_load = load i5 %period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="4028" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:42 %period_samples_7_timestamp_V_addr = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4029" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="20" op_0_bw="5">
<![CDATA[
.split2:43 %period_samples_7_timestamp_V_load = load i5 %period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="4030" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:56 %store_ln233 = store i12 %period_samples_4_sample_V_load, i4 %sample_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4031" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:57 %store_ln233 = store i12 %period_samples_5_sample_V_load, i4 %sample_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4032" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:68 %store_ln233 = store i20 %period_samples_4_timestamp_V_load, i4 %sample_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4033" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:69 %store_ln233 = store i20 %period_samples_5_timestamp_V_load, i4 %sample_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="4034" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="12" op_0_bw="5">
<![CDATA[
.split2:17 %period_samples_6_sample_V_load = load i5 %period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="4035" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="12" op_0_bw="5">
<![CDATA[
.split2:19 %period_samples_7_sample_V_load = load i5 %period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="4036" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:20 %period_samples_8_sample_V_addr = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="4037" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="12" op_0_bw="5">
<![CDATA[
.split2:21 %period_samples_8_sample_V_load = load i5 %period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="4038" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:22 %period_samples_9_sample_V_addr = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="4039" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="12" op_0_bw="5">
<![CDATA[
.split2:23 %period_samples_9_sample_V_load = load i5 %period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="4040" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="20" op_0_bw="5">
<![CDATA[
.split2:41 %period_samples_6_timestamp_V_load = load i5 %period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="4041" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="20" op_0_bw="5">
<![CDATA[
.split2:43 %period_samples_7_timestamp_V_load = load i5 %period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="4042" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:44 %period_samples_8_timestamp_V_addr = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4043" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="20" op_0_bw="5">
<![CDATA[
.split2:45 %period_samples_8_timestamp_V_load = load i5 %period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="4044" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:46 %period_samples_9_timestamp_V_addr = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4045" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="20" op_0_bw="5">
<![CDATA[
.split2:47 %period_samples_9_timestamp_V_load = load i5 %period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="4046" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:58 %store_ln233 = store i12 %period_samples_6_sample_V_load, i4 %sample_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4047" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:59 %store_ln233 = store i12 %period_samples_7_sample_V_load, i4 %sample_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4048" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:70 %store_ln233 = store i20 %period_samples_6_timestamp_V_load, i4 %sample_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4049" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:71 %store_ln233 = store i20 %period_samples_7_timestamp_V_load, i4 %sample_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="4050" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="12" op_0_bw="5">
<![CDATA[
.split2:21 %period_samples_8_sample_V_load = load i5 %period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="4051" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="12" op_0_bw="5">
<![CDATA[
.split2:23 %period_samples_9_sample_V_load = load i5 %period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="4052" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:24 %period_samples_10_sample_V_addr = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="4053" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="12" op_0_bw="5">
<![CDATA[
.split2:25 %period_samples_10_sample_V_load = load i5 %period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="4054" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:26 %period_samples_11_sample_V_addr = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="4055" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="12" op_0_bw="5">
<![CDATA[
.split2:27 %period_samples_11_sample_V_load = load i5 %period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="4056" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="20" op_0_bw="5">
<![CDATA[
.split2:45 %period_samples_8_timestamp_V_load = load i5 %period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="4057" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="20" op_0_bw="5">
<![CDATA[
.split2:47 %period_samples_9_timestamp_V_load = load i5 %period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="4058" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:48 %period_samples_10_timestamp_V_addr = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4059" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="20" op_0_bw="5">
<![CDATA[
.split2:49 %period_samples_10_timestamp_V_load = load i5 %period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="4060" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:50 %period_samples_11_timestamp_V_addr = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4061" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="20" op_0_bw="5">
<![CDATA[
.split2:51 %period_samples_11_timestamp_V_load = load i5 %period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="4062" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:60 %store_ln233 = store i12 %period_samples_8_sample_V_load, i4 %sample_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4063" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:61 %store_ln233 = store i12 %period_samples_9_sample_V_load, i4 %sample_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4064" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:72 %store_ln233 = store i20 %period_samples_8_timestamp_V_load, i4 %sample_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4065" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:73 %store_ln233 = store i20 %period_samples_9_timestamp_V_load, i4 %sample_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="4066" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln218"/></StgValue>
</operation>

<operation id="4067" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="12" op_0_bw="5">
<![CDATA[
.split2:25 %period_samples_10_sample_V_load = load i5 %period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="4068" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="12" op_0_bw="5">
<![CDATA[
.split2:27 %period_samples_11_sample_V_load = load i5 %period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="4069" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="20" op_0_bw="5">
<![CDATA[
.split2:49 %period_samples_10_timestamp_V_load = load i5 %period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="4070" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="20" op_0_bw="5">
<![CDATA[
.split2:51 %period_samples_11_timestamp_V_load = load i5 %period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="4071" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:62 %store_ln233 = store i12 %period_samples_10_sample_V_load, i4 %sample_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4072" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:63 %store_ln233 = store i12 %period_samples_11_sample_V_load, i4 %sample_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4073" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:74 %store_ln233 = store i20 %period_samples_10_timestamp_V_load, i4 %sample_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4074" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:75 %store_ln233 = store i20 %period_samples_11_timestamp_V_load, i4 %sample_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4075" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="0" op_0_bw="0">
<![CDATA[
.split2:76 %br_ln236 = br void

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="4076" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %k = phi i4 %add_ln236_1, void %.split, i4 0, void %.split2

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="4077" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %idx_5 = phi i32 %idx_6, void %.split, i32 %idx_2, void %.split2

]]></Node>
<StgValue><ssdm name="idx_5"/></StgValue>
</operation>

<operation id="4078" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln236_1 = add i4 %k, i4 1

]]></Node>
<StgValue><ssdm name="add_ln236_1"/></StgValue>
</operation>

<operation id="4079" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="64" op_0_bw="4">
<![CDATA[
:3 %k_cast = zext i4 %k

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="4080" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="4081" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %icmp_ln236 = icmp_eq  i4 %k, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="4082" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="4083" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln236 = br i1 %icmp_ln236, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="4084" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %sample_timestamp_V_addr = getelementptr i20 %sample_timestamp_V, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4085" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="20" op_0_bw="4">
<![CDATA[
.split:2 %timestamp_V = load i4 %sample_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="timestamp_V"/></StgValue>
</operation>

<operation id="4086" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %sample_sample_V_addr = getelementptr i12 %sample_sample_V, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr"/></StgValue>
</operation>

<operation id="4087" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="12" op_0_bw="4">
<![CDATA[
.split:4 %data_V = load i4 %sample_sample_V_addr

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="4088" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:6 %idx_6 = add i32 %idx_5, i32 1

]]></Node>
<StgValue><ssdm name="idx_6"/></StgValue>
</operation>

<operation id="4089" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="13" op_0_bw="32">
<![CDATA[
.split:7 %empty_40 = trunc i32 %idx_5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="4090" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln218"/></StgValue>
</operation>

<operation id="4091" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="20" op_0_bw="4">
<![CDATA[
.split:2 %timestamp_V = load i4 %sample_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="timestamp_V"/></StgValue>
</operation>

<operation id="4092" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="12" op_0_bw="4">
<![CDATA[
.split:4 %data_V = load i4 %sample_sample_V_addr

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="4093" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.split:5 %item = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %timestamp_V, i12 %data_V

]]></Node>
<StgValue><ssdm name="item"/></StgValue>
</operation>

<operation id="4094" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4042" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:8 %add_ln244_1 = add i13 %empty_40, i13 3

]]></Node>
<StgValue><ssdm name="add_ln244_1"/></StgValue>
</operation>

<operation id="4095" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="64" op_0_bw="13">
<![CDATA[
.split:9 %zext_ln244 = zext i13 %add_ln244_1

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="4096" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4044" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %samples_buffer_out_addr = getelementptr i32 %samples_buffer_out, i64 0, i64 %zext_ln244

]]></Node>
<StgValue><ssdm name="samples_buffer_out_addr"/></StgValue>
</operation>

<operation id="4097" st_id="27" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split:11 %store_ln244 = store i32 %item, i13 %samples_buffer_out_addr

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="4098" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="0" op_0_bw="0">
<![CDATA[
.split:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="4099" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln236 = add i32 %idx_2, i32 12

]]></Node>
<StgValue><ssdm name="add_ln236"/></StgValue>
</operation>

<operation id="4100" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
