$date
	Wed Aug 28 03:07:03 2024
$end

$version
	Synopsys VCS version U-2023.03-SP2_Full64
$end

$timescale
	1ns
$end

$comment Csum: 1 a6dbf44e806ca656 $end


$scope module $unit $end
$upscope $end


$scope module tbench_top $end
$var reg 1 ! clk $end
$var reg 1 " reset $end

$scope begin unnamed$$_vcs_2 $end
$upscope $end


$scope begin unnamed$$_vcs_0 $end
$upscope $end


$scope begin unnamed$$_vcs_1 $end
$upscope $end


$scope begin unnamed$$_vcs_3 $end
$upscope $end


$scope module intf $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 2 % addr [1:0] $end
$var reg 1 & wr_en $end
$var reg 1 ' rd_en $end
$var reg 8 ( wdata [7:0] $end
$var reg 8 ) rdata [7:0] $end
$upscope $end


$scope module DUT $end
$var wire 1 * clk $end
$var wire 1 + reset $end
$var wire 2 , addr [1:0] $end
$var wire 1 - wr_en $end
$var wire 1 . rd_en $end
$var wire 8 / wdata [7:0] $end
$var reg 8 0 rdata [7:0] $end

$scope begin unnamed$$_0 $end
$upscope $end

$upscope $end

$upscope $end


$scope module uvm_pkg $end
$var time 64 1 setting_offset $end
$var reg 32 2 uvm_global_random_seed [31:0] $end
$var reg 32 3 UVM_UNBOUNDED_CONNECTIONS [31:0] $end
$var reg 1 4 uvm_start_uvm_declarations $end
$var reg 32 5 setting_verbosity [31:0] $end
$var reg 1 6 is_verdi_set_verbosity_called $end
$upscope $end

$enddefinitions $end

#0
$dumpvars
06
14
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 1
b11111111111111111111111111111111 3
b00000000000000000000000000000000 5
b01000010000001111100110001000111 2
0!
1"
bxxxxxxxx )
bxxxxxxxx (
bxx %
bxxxxxxxx 0
bxx ,
bxxxxxxxx /
0*
x.
1+
x-
0#
1$
x'
x&
$end
#5
1!
1#
1*
0"
0$
0+
#6
1&
1-
0'
0.
b00 %
b11000100 (
b00 ,
b11000100 /
#10
0!
0#
0*
#15
1!
1#
1*
#16
0&
0-
#20
0!
0#
0*
#25
1!
1#
1*
#26
b11 %
1'
1.
b11 ,
#30
0!
0#
0*
#35
1!
1#
1*
b11111111 0
b11111111 )
#36
0'
0.
#40
0!
0#
0*
#45
1!
1#
1*
#50
0!
0#
0*
#55
1!
1#
1*
#60
0!
0#
0*
#65
1!
1#
1*
#70
0!
0#
0*
#75
1!
1#
1*
#80
0!
0#
0*
#85
1!
1#
1*
#90
0!
0#
0*
#95
1!
1#
1*
