Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/cedar/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0d4aa7155df4489f9d4b239fbe3692e0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot combination_lock_fsm_tb_behav xil_defaultlib.combination_lock_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.combination_lock_fsm
Compiling module xil_defaultlib.combination_lock_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot combination_lock_fsm_tb_behav
