<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/error_info/p10_start_cbs_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2015,2021                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- File: p10_start_cbs_errors.xml. -->
<!-- Halt codes for p10_start_cbs -->

<hwpErrors>
  <!-- ******************************************************************** -->
    <hwpError>
      <rc>RC_CBS_NOT_IN_IDLE_STATE</rc>
      <description>CBS did not complete (did not arrive in IDLE state) within timeout</description>
      <ffdc>CBS_CS_READ</ffdc>
      <ffdc>CBS_CS_IDLE_VALUE</ffdc>
      <ffdc>LOOP_COUNT</ffdc>
      <ffdc>HW_DELAY</ffdc>
      <ffdc>CLOCK_POS</ffdc>
      <callout>
        <target>MASTER_CHIP</target>
        <priority>HIGH</priority>
      </callout>
      <callout>
        <hw>
            <hwid>PROC_REF_CLOCK</hwid>
            <refTarget>MASTER_CHIP</refTarget>
            <clkPos>CLOCK_POS</clkPos>
        </hw>
        <priority>HIGH</priority>
      </callout>
      <deconfigure>
        <target>MASTER_CHIP</target>
      </deconfigure>
      <gard>
        <target>MASTER_CHIP</target>
      </gard>
    </hwpError>
  <!-- ******************************************************************** -->
    <hwpError>
      <rc>RC_VDN_PGOOD_NOT_SET</rc>
      <description>Nest power (VDN) Power Good indication not set</description>
      <ffdc>CBS_ENVSTAT_READ</ffdc>
      <callout>
        <!-- Call out the processor VRM -->
        <hw>
          <hwid>SPIVID_SLAVE_PART</hwid>
          <refTarget>MASTER_CHIP</refTarget>
        </hw>
        <priority>HIGH</priority>
      </callout>
      <callout>
        <target>MASTER_CHIP</target>
        <priority>MEDIUM</priority>
      </callout>
      <deconfigure>
        <target>MASTER_CHIP</target>
      </deconfigure>
      <gard>
        <target>MASTER_CHIP</target>
      </gard>
      </hwpError>
  <!-- ******************************************************************** -->
</hwpErrors>
