{"vcs1":{"timestamp_begin":1679770156.091196806, "rt":0.50, "ut":0.17, "st":0.11}}
{"vcselab":{"timestamp_begin":1679770156.655660861, "rt":0.50, "ut":0.28, "st":0.10}}
{"link":{"timestamp_begin":1679770157.217877591, "rt":0.23, "ut":0.08, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679770155.685407362}
{"VCS_COMP_START_TIME": 1679770155.685407362}
{"VCS_COMP_END_TIME": 1679770157.527634468}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338152}}
{"stitch_vcselab": {"peak_mem": 230972}}
