<stg><name>equalizer_Pipeline_VITIS_LOOP_49_1</name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_r_V_dest_V, i1 %input_r_V_id_V, i1 %input_r_V_last_V, i1 %input_r_V_user_V, i4 %input_r_V_strb_V, i4 %input_r_V_keep_V, i32 %input_r_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %coefs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coefs

]]></Node>
<StgValue><ssdm name="coefs_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %coef_scale_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %coef_scale

]]></Node>
<StgValue><ssdm name="coef_scale_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc19:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc19:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc19:2 %icmp_ln49 = icmp_eq  i7 %i_1, i7 99

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc19:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 99, i64 99, i64 99

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc19:4 %add_ln49 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc19:5 %br_ln49 = br i1 %icmp_ln49, void %for.inc19.split, void %for.inc21.exitStub

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
for.inc19.split:2 %empty_22 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="44">
<![CDATA[
for.inc19.split:3 %tmp_data_V = extractvalue i44 %empty_22

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc19.split:5 %shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="9">
<![CDATA[
for.inc19.split:6 %zext_ln55 = zext i9 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.split:7 %add_ln55 = add i64 %zext_ln55, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc19.split:8 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="62">
<![CDATA[
for.inc19.split:9 %sext_ln55 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc19.split:10 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln55

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc19.split:17 %store_ln49 = store i7 %add_ln49, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc19.split:4 %mul_ln55 = mul i32 %tmp_data_V, i32 %coef_scale_read

]]></Node>
<StgValue><ssdm name="mul_ln55"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc19.split:11 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc19.split:4 %mul_ln55 = mul i32 %tmp_data_V, i32 %coef_scale_read

]]></Node>
<StgValue><ssdm name="mul_ln55"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc19.split:11 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="45" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc19.split:11 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="46" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc19.split:11 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="47" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc19.split:11 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="48" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc19.split:11 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="49" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc19.split:11 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="50" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc19.split:12 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="51" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc19.split:13 %add_ln55_1 = add i32 %gmem_addr_read, i32 %mul_ln55

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc19.split:14 %gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_3_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="53" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc19.split:15 %write_ln55 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %add_ln55_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln55"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="54" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc19.split:16 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="55" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc19.split:16 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="56" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc19.split:16 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="57" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc19.split:16 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="62" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
for.inc21.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="58" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc19.split:0 %specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln50"/></StgValue>
</operation>

<operation id="59" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc19.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="60" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc19.split:16 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="61" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.inc19.split:18 %br_ln49 = br void %for.inc19

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="100" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="101" name="input_r_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</port>
<port id="102" name="input_r_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</port>
<port id="103" name="input_r_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</port>
<port id="104" name="input_r_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</port>
<port id="105" name="input_r_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</port>
<port id="106" name="input_r_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</port>
<port id="107" name="input_r_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</port>
<port id="108" name="coef_scale" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coef_scale"/></StgValue>
</port>
<port id="109" name="coefs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coefs"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="111" from="StgValue_110" to="i" fromId="110" toId="19">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="20">
</dataflow>
<dataflow id="114" from="input_r_V_dest_V" to="specinterface_ln0" fromId="107" toId="20">
</dataflow>
<dataflow id="115" from="input_r_V_id_V" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="116" from="input_r_V_last_V" to="specinterface_ln0" fromId="105" toId="20">
</dataflow>
<dataflow id="117" from="input_r_V_user_V" to="specinterface_ln0" fromId="104" toId="20">
</dataflow>
<dataflow id="118" from="input_r_V_strb_V" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="119" from="input_r_V_keep_V" to="specinterface_ln0" fromId="102" toId="20">
</dataflow>
<dataflow id="120" from="input_r_V_data_V" to="specinterface_ln0" fromId="101" toId="20">
</dataflow>
<dataflow id="122" from="empty_3" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="20">
</dataflow>
<dataflow id="125" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="20">
</dataflow>
<dataflow id="127" from="empty_4" to="specinterface_ln0" fromId="126" toId="20">
</dataflow>
<dataflow id="128" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="20">
</dataflow>
<dataflow id="131" from="empty_0" to="specinterface_ln0" fromId="130" toId="20">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="130" toId="20">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="130" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="20">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="130" toId="20">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="130" toId="20">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="20">
</dataflow>
<dataflow id="142" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="20">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="21">
</dataflow>
<dataflow id="144" from="gmem" to="specinterface_ln0" fromId="100" toId="21">
</dataflow>
<dataflow id="146" from="empty" to="specinterface_ln0" fromId="145" toId="21">
</dataflow>
<dataflow id="147" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="21">
</dataflow>
<dataflow id="148" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="21">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="130" toId="21">
</dataflow>
<dataflow id="150" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="21">
</dataflow>
<dataflow id="152" from="StgValue_151" to="specinterface_ln0" fromId="151" toId="21">
</dataflow>
<dataflow id="154" from="empty_1" to="specinterface_ln0" fromId="153" toId="21">
</dataflow>
<dataflow id="156" from="empty_2" to="specinterface_ln0" fromId="155" toId="21">
</dataflow>
<dataflow id="157" from="empty_0" to="specinterface_ln0" fromId="130" toId="21">
</dataflow>
<dataflow id="159" from="StgValue_158" to="specinterface_ln0" fromId="158" toId="21">
</dataflow>
<dataflow id="160" from="StgValue_158" to="specinterface_ln0" fromId="158" toId="21">
</dataflow>
<dataflow id="161" from="StgValue_158" to="specinterface_ln0" fromId="158" toId="21">
</dataflow>
<dataflow id="162" from="StgValue_158" to="specinterface_ln0" fromId="158" toId="21">
</dataflow>
<dataflow id="163" from="empty_0" to="specinterface_ln0" fromId="130" toId="21">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="130" toId="21">
</dataflow>
<dataflow id="165" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="21">
</dataflow>
<dataflow id="166" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="21">
</dataflow>
<dataflow id="168" from="_ssdm_op_Read.ap_auto.i64" to="coefs_read" fromId="167" toId="22">
</dataflow>
<dataflow id="169" from="coefs" to="coefs_read" fromId="109" toId="22">
</dataflow>
<dataflow id="171" from="_ssdm_op_Read.ap_auto.i32" to="coef_scale_read" fromId="170" toId="23">
</dataflow>
<dataflow id="172" from="coef_scale" to="coef_scale_read" fromId="108" toId="23">
</dataflow>
<dataflow id="174" from="StgValue_173" to="store_ln0" fromId="173" toId="24">
</dataflow>
<dataflow id="175" from="i" to="store_ln0" fromId="19" toId="24">
</dataflow>
<dataflow id="176" from="i" to="i_1" fromId="19" toId="26">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="177" toId="27">
</dataflow>
<dataflow id="179" from="gmem" to="specbitsmap_ln0" fromId="100" toId="27">
</dataflow>
<dataflow id="180" from="i_1" to="icmp_ln49" fromId="26" toId="28">
</dataflow>
<dataflow id="182" from="StgValue_181" to="icmp_ln49" fromId="181" toId="28">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="183" toId="29">
</dataflow>
<dataflow id="186" from="StgValue_185" to="empty" fromId="185" toId="29">
</dataflow>
<dataflow id="187" from="StgValue_185" to="empty" fromId="185" toId="29">
</dataflow>
<dataflow id="188" from="StgValue_185" to="empty" fromId="185" toId="29">
</dataflow>
<dataflow id="189" from="i_1" to="add_ln49" fromId="26" toId="30">
</dataflow>
<dataflow id="191" from="StgValue_190" to="add_ln49" fromId="190" toId="30">
</dataflow>
<dataflow id="192" from="icmp_ln49" to="br_ln49" fromId="28" toId="31">
</dataflow>
<dataflow id="194" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="empty_22" fromId="193" toId="32">
</dataflow>
<dataflow id="195" from="input_r_V_data_V" to="empty_22" fromId="101" toId="32">
</dataflow>
<dataflow id="196" from="input_r_V_keep_V" to="empty_22" fromId="102" toId="32">
</dataflow>
<dataflow id="197" from="input_r_V_strb_V" to="empty_22" fromId="103" toId="32">
</dataflow>
<dataflow id="198" from="input_r_V_user_V" to="empty_22" fromId="104" toId="32">
</dataflow>
<dataflow id="199" from="input_r_V_last_V" to="empty_22" fromId="105" toId="32">
</dataflow>
<dataflow id="200" from="input_r_V_id_V" to="empty_22" fromId="106" toId="32">
</dataflow>
<dataflow id="201" from="input_r_V_dest_V" to="empty_22" fromId="107" toId="32">
</dataflow>
<dataflow id="202" from="empty_22" to="tmp_data_V" fromId="32" toId="33">
</dataflow>
<dataflow id="204" from="_ssdm_op_BitConcatenate.i9.i7.i2" to="shl_ln2" fromId="203" toId="34">
</dataflow>
<dataflow id="205" from="i_1" to="shl_ln2" fromId="26" toId="34">
</dataflow>
<dataflow id="207" from="StgValue_206" to="shl_ln2" fromId="206" toId="34">
</dataflow>
<dataflow id="208" from="shl_ln2" to="zext_ln55" fromId="34" toId="35">
</dataflow>
<dataflow id="209" from="zext_ln55" to="add_ln55" fromId="35" toId="36">
</dataflow>
<dataflow id="210" from="coefs_read" to="add_ln55" fromId="22" toId="36">
</dataflow>
<dataflow id="212" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln3" fromId="211" toId="37">
</dataflow>
<dataflow id="213" from="add_ln55" to="trunc_ln3" fromId="36" toId="37">
</dataflow>
<dataflow id="215" from="StgValue_214" to="trunc_ln3" fromId="214" toId="37">
</dataflow>
<dataflow id="217" from="StgValue_216" to="trunc_ln3" fromId="216" toId="37">
</dataflow>
<dataflow id="218" from="trunc_ln3" to="sext_ln55" fromId="37" toId="38">
</dataflow>
<dataflow id="219" from="gmem" to="gmem_addr" fromId="100" toId="39">
</dataflow>
<dataflow id="220" from="sext_ln55" to="gmem_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="221" from="add_ln49" to="store_ln49" fromId="30" toId="40">
</dataflow>
<dataflow id="222" from="i" to="store_ln49" fromId="19" toId="40">
</dataflow>
<dataflow id="223" from="tmp_data_V" to="mul_ln55" fromId="33" toId="41">
</dataflow>
<dataflow id="224" from="coef_scale_read" to="mul_ln55" fromId="23" toId="41">
</dataflow>
<dataflow id="226" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="225" toId="42">
</dataflow>
<dataflow id="227" from="gmem_addr" to="gmem_load_2_req" fromId="39" toId="42">
</dataflow>
<dataflow id="228" from="StgValue_110" to="gmem_load_2_req" fromId="110" toId="42">
</dataflow>
<dataflow id="229" from="tmp_data_V" to="mul_ln55" fromId="33" toId="43">
</dataflow>
<dataflow id="230" from="coef_scale_read" to="mul_ln55" fromId="23" toId="43">
</dataflow>
<dataflow id="231" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="225" toId="44">
</dataflow>
<dataflow id="232" from="gmem_addr" to="gmem_load_2_req" fromId="39" toId="44">
</dataflow>
<dataflow id="233" from="StgValue_110" to="gmem_load_2_req" fromId="110" toId="44">
</dataflow>
<dataflow id="234" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="225" toId="45">
</dataflow>
<dataflow id="235" from="gmem_addr" to="gmem_load_2_req" fromId="39" toId="45">
</dataflow>
<dataflow id="236" from="StgValue_110" to="gmem_load_2_req" fromId="110" toId="45">
</dataflow>
<dataflow id="237" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="225" toId="46">
</dataflow>
<dataflow id="238" from="gmem_addr" to="gmem_load_2_req" fromId="39" toId="46">
</dataflow>
<dataflow id="239" from="StgValue_110" to="gmem_load_2_req" fromId="110" toId="46">
</dataflow>
<dataflow id="240" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="225" toId="47">
</dataflow>
<dataflow id="241" from="gmem_addr" to="gmem_load_2_req" fromId="39" toId="47">
</dataflow>
<dataflow id="242" from="StgValue_110" to="gmem_load_2_req" fromId="110" toId="47">
</dataflow>
<dataflow id="243" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="225" toId="48">
</dataflow>
<dataflow id="244" from="gmem_addr" to="gmem_load_2_req" fromId="39" toId="48">
</dataflow>
<dataflow id="245" from="StgValue_110" to="gmem_load_2_req" fromId="110" toId="48">
</dataflow>
<dataflow id="246" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="225" toId="49">
</dataflow>
<dataflow id="247" from="gmem_addr" to="gmem_load_2_req" fromId="39" toId="49">
</dataflow>
<dataflow id="248" from="StgValue_110" to="gmem_load_2_req" fromId="110" toId="49">
</dataflow>
<dataflow id="250" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="249" toId="50">
</dataflow>
<dataflow id="251" from="gmem_addr" to="gmem_addr_read" fromId="39" toId="50">
</dataflow>
<dataflow id="252" from="gmem_addr_read" to="add_ln55_1" fromId="50" toId="51">
</dataflow>
<dataflow id="253" from="mul_ln55" to="add_ln55_1" fromId="43" toId="51">
</dataflow>
<dataflow id="255" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_3_req" fromId="254" toId="52">
</dataflow>
<dataflow id="256" from="gmem_addr" to="gmem_addr_3_req" fromId="39" toId="52">
</dataflow>
<dataflow id="257" from="StgValue_110" to="gmem_addr_3_req" fromId="110" toId="52">
</dataflow>
<dataflow id="259" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln55" fromId="258" toId="53">
</dataflow>
<dataflow id="260" from="gmem_addr" to="write_ln55" fromId="39" toId="53">
</dataflow>
<dataflow id="261" from="add_ln55_1" to="write_ln55" fromId="51" toId="53">
</dataflow>
<dataflow id="263" from="StgValue_262" to="write_ln55" fromId="262" toId="53">
</dataflow>
<dataflow id="265" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_resp" fromId="264" toId="54">
</dataflow>
<dataflow id="266" from="gmem_addr" to="gmem_addr_3_resp" fromId="39" toId="54">
</dataflow>
<dataflow id="267" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_resp" fromId="264" toId="55">
</dataflow>
<dataflow id="268" from="gmem_addr" to="gmem_addr_3_resp" fromId="39" toId="55">
</dataflow>
<dataflow id="269" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_resp" fromId="264" toId="56">
</dataflow>
<dataflow id="270" from="gmem_addr" to="gmem_addr_3_resp" fromId="39" toId="56">
</dataflow>
<dataflow id="271" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_resp" fromId="264" toId="57">
</dataflow>
<dataflow id="272" from="gmem_addr" to="gmem_addr_3_resp" fromId="39" toId="57">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecPipeline" to="specpipeline_ln50" fromId="273" toId="58">
</dataflow>
<dataflow id="275" from="StgValue_140" to="specpipeline_ln50" fromId="140" toId="58">
</dataflow>
<dataflow id="276" from="StgValue_123" to="specpipeline_ln50" fromId="123" toId="58">
</dataflow>
<dataflow id="277" from="StgValue_123" to="specpipeline_ln50" fromId="123" toId="58">
</dataflow>
<dataflow id="278" from="StgValue_123" to="specpipeline_ln50" fromId="123" toId="58">
</dataflow>
<dataflow id="279" from="empty_0" to="specpipeline_ln50" fromId="130" toId="58">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="280" toId="59">
</dataflow>
<dataflow id="283" from="empty_14" to="specloopname_ln0" fromId="282" toId="59">
</dataflow>
<dataflow id="284" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_resp" fromId="264" toId="60">
</dataflow>
<dataflow id="285" from="gmem_addr" to="gmem_addr_3_resp" fromId="39" toId="60">
</dataflow>
<dataflow id="286" from="icmp_ln49" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="287" from="icmp_ln49" to="StgValue_16" fromId="28" toId="16">
</dataflow>
</dataflows>


</stg>
