Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 02:52:10 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/expunit/post_place_timing_summary.rpt
| Design       : expunit
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: fpsub/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fpsub/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fpsub/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fpsub/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fpsub/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fpsub/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fpsub/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fpsub/u_FPAddSub/pipe_5_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fpsub/u_FPAddSub/pipe_5_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fpsub/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fpsub/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fpsub/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.058        0.000                      0                  220        0.177        0.000                      0                  220        4.230        0.000                       0                   219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.058        0.000                      0                  220        0.177        0.000                      0                  220        4.230        0.000                       0                   219  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 LUTout_reg2_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpmult/u_FPMult/PrepModule/Mp/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.635ns (50.277%)  route 0.628ns (49.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=218, unset)          0.704     0.704    clk
    RAMB18_X2Y22         RAMB18E1                                     r  LUTout_reg2_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     1.339 r  LUTout_reg2_reg/DOBDO[5]
                         net (fo=1, estimated)        0.628     1.967    fpmult/u_FPMult/PrepModule/B[7]
    DSP48_X2Y22          DSP48E1                                      r  fpmult/u_FPMult/PrepModule/Mp/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=218, unset)          0.669    10.669    fpmult/u_FPMult/PrepModule/clk
    DSP48_X2Y22          DSP48E1                                      r  fpmult/u_FPMult/PrepModule/Mp/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -2.608     8.025    fpmult/u_FPMult/PrepModule/Mp
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -1.967    
  -------------------------------------------------------------------
                         slack                                  6.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 a_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpmult/u_FPMult/pipe_0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.461%)  route 0.128ns (47.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=218, unset)          0.411     0.411    clk
    SLICE_X29Y55         FDRE                                         r  a_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  a_reg_reg[12]/Q
                         net (fo=1, estimated)        0.128     0.679    fpmult/u_FPMult/Q[12]
    SLICE_X29Y54         FDRE                                         r  fpmult/u_FPMult/pipe_0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=218, unset)          0.432     0.432    fpmult/u_FPMult/clk
    SLICE_X29Y54         FDRE                                         r  fpmult/u_FPMult/pipe_0_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.070     0.502    fpmult/u_FPMult/pipe_0_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y22  LUTout_reg2_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X34Y58  fpmult/u_FPMult/pipe_4_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X34Y58  fpmult/u_FPMult/pipe_4_reg[10]_srl3/CLK



