Joep Aerts , Erik Jan Marinissen, Scan chain design for test time reduction in core-based ICs, Proceedings of the 1998 IEEE International Test Conference, p.448-457, October 18-22, 1998
Krishnendu Chakrabarty, Design of System-on-a-Chip Test Access Architectures using Integer Linear Programming, Proceedings of the 18th IEEE VLSI Test Symposium, p.127, April 30-May 04, 2000
Krishnendu Chakrabarty, Design of system-on-a-chip test access architectures under place-and-route and power constraints, Proceedings of the 37th Annual Design Automation Conference, p.432-437, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337531]
Krishnendu Chakrabarty, Optimal test access architectures for system-on-a-chip, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.1, p.26-49, Jan. 2001[doi>10.1145/371254.371258]
Z. Ebadi , A. Ivanov, Design of an Optimal Test Access Architecture Using a Genetic Algorithm, Proceedings of the 10th Asian Test Symposium, p.205, November 19-21, 2001
Sandeep Kumar Goel , Erik Jan Marinissen, Cluster-Based Test Architecture Design for System-on-Chip, Proceedings of the 20th IEEE VLSI Test Symposium, p.259, April 28-May 02, 2002
Sandeep Kumar Goel , Erik Jan Marinissen, Effective and Efficient Test Architecture Design for SOCs, Proceedings of the 2002 IEEE International Test Conference, p.529, October 07-10, 2002
Graham, R. L. 1969. Bounds on multiprocessing anomalies. SIAM J. Appl. Math. 17, 416--429.
Rajesh K. Gupta , Yervant Zorian, Introducing Core-Based System Design, IEEE Design & Test, v.14 n.4, p.15-25, October 1997[doi>10.1109/54.632877]
Yu Huang , Wu-Tung Cheng , Chien-Chung Tsai , Nilanjan Mukherjee , Omer Samman , Yahya Zaidan , Sudhakar M. Reddy, Resource Allocation and Test Scheduling for Concurrent Test of Core-Based SoC D, Proceedings of the 10th Asian Test Symposium, p.265, November 19-21, 2001
IEEE P1500 Web Site. http://grouper.ieee.org/groups/1500/.
V. Iyengar , K. Chakrabarty , E. Marinissen, Efficient Wrapper/TAM Co-Optimization for Large SOCs, Proceedings of the conference on Design, automation and test in Europe, p.491, March 04-08, 2002
Vikram Iyengar , Krishnendu Chakrabarty , Erik Jan Marinissen, Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip, Journal of Electronic Testing: Theory and Applications, v.18 n.2, p.213-230, April 2002[doi>10.1023/A:1014916913577]
Vikram Iyengar , Krishnendu Chakrabarty , Erik Jan Marinissen, On Using Rectangle Packing for SOC Wrapper/TAM Co-Optimization, Proceedings of the 20th IEEE VLSI Test Symposium, p.253, April 28-May 02, 2002
Vikram Iyengar , Krishnendu Chakrabarty , Erik Jan Marinissen, Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514092]
Erik Jan Marinissen , Robert G. J. Arendsen , Gerard Bos , Hans Dingemanse , Maurice Lousberg , Clemens Wouters, A structured and scalable mechanism for test access to embedded reusable cores, Proceedings of the 1998 IEEE International Test Conference, p.284-293, October 18-22, 1998
Erik Jan Marinissen , Sandeep Kumar Goel , Maurice Lousberg, Wrapper Design for Embedded Core Test, Proceedings of the 2000 IEEE International Test Conference, p.911, October 03-05, 2000
Marinissen, E. J., Iyengar, V., and Chakrabarty, K. 2002a. ITC'02 SOC Test Benchmarks Web Site: http://www.extra.research.philips.com/itc02socbenchm/.
Erik Jan Marinissen , Vikram Iyengar , Krishnendu Chakrabarty, A Set of Benchmarks fo Modular Testing of SOCs, Proceedings of the 2002 IEEE International Test Conference, p.519, October 07-10, 2002
Erik Jan Marinissen , Rohit Kapur , Maurice Lousberg , Teresa McLaurin , Mike Ricchetti , Yervant Zorian, On IEEE P1500's Standard for Embedded Core Test, Journal of Electronic Testing: Theory and Applications, v.18 n.4-5, p.365-383, August-October 2002[doi>10.1023/A:1016585206097]
Pinedo, M. 1995. Scheduling---Theory, Algorithms, and Systems. Prentice Hall, Englewood Cliffs, New Jersey.
Prab Varma , Sandeep Bhatia, A structured test re-use methodology for core-based system chips, Proceedings of the 1998 IEEE International Test Conference, p.294-302, October 18-22, 1998
Yervant Zorian , Erik Jan Marinissen , Sujit Dey, Testing embedded-core based system chips, Proceedings of the 1998 IEEE International Test Conference, p.130, October 18-22, 1998
