# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../bzz3finalproj.srcs/sources_1/imports/final-proj-bzz3/uart.vhd" \
"../../../../bzz3finalproj.srcs/sources_1/imports/final-proj-bzz3/uart_rx.vhd" \
"../../../../bzz3finalproj.srcs/sources_1/imports/final-proj-bzz3/uart_tx.vhd" \
"../../../../bzz3finalproj.srcs/sim_1/imports/lab-3-bzz3/uart_tb.vhd" \

# Do not sort compile order
nosort
