Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec  6 15:54:48 2024
| Host         : DESKTOP-JK6HBSK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   91          inf        0.000                      0                   91           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 confirm_getter0
                            (input port)
  Destination:            u_pass_getter/out_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.158ns  (logic 1.609ns (15.843%)  route 8.549ns (84.157%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  confirm_getter0 (IN)
                         net (fo=0)                   0.000     0.000    confirm_getter0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  confirm_getter0_IBUF_inst/O
                         net (fo=3, routed)           4.986     6.450    PD0/confirm_getter0_IBUF
    SLICE_X26Y64         LUT3 (Prop_lut3_I2_O)        0.146     6.596 r  PD0/out[15]_i_1/O
                         net (fo=24, routed)          3.562    10.158    u_pass_getter/SR[0]
    SLICE_X1Y19          FDRE                                         r  u_pass_getter/out_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 confirm_getter0
                            (input port)
  Destination:            u_pass_getter/out_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.158ns  (logic 1.609ns (15.843%)  route 8.549ns (84.157%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  confirm_getter0 (IN)
                         net (fo=0)                   0.000     0.000    confirm_getter0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  confirm_getter0_IBUF_inst/O
                         net (fo=3, routed)           4.986     6.450    PD0/confirm_getter0_IBUF
    SLICE_X26Y64         LUT3 (Prop_lut3_I2_O)        0.146     6.596 r  PD0/out[15]_i_1/O
                         net (fo=24, routed)          3.562    10.158    u_pass_getter/SR[0]
    SLICE_X1Y19          FDRE                                         r  u_pass_getter/out_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 confirm_getter0
                            (input port)
  Destination:            u_pass_getter/out_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.158ns  (logic 1.609ns (15.843%)  route 8.549ns (84.157%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  confirm_getter0 (IN)
                         net (fo=0)                   0.000     0.000    confirm_getter0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  confirm_getter0_IBUF_inst/O
                         net (fo=3, routed)           4.986     6.450    PD0/confirm_getter0_IBUF
    SLICE_X26Y64         LUT3 (Prop_lut3_I2_O)        0.146     6.596 r  PD0/out[15]_i_1/O
                         net (fo=24, routed)          3.562    10.158    u_pass_getter/SR[0]
    SLICE_X0Y19          FDRE                                         r  u_pass_getter/out_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 confirm_getter0
                            (input port)
  Destination:            u_pass_getter/out_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.158ns  (logic 1.609ns (15.843%)  route 8.549ns (84.157%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  confirm_getter0 (IN)
                         net (fo=0)                   0.000     0.000    confirm_getter0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  confirm_getter0_IBUF_inst/O
                         net (fo=3, routed)           4.986     6.450    PD0/confirm_getter0_IBUF
    SLICE_X26Y64         LUT3 (Prop_lut3_I2_O)        0.146     6.596 r  PD0/out[15]_i_1/O
                         net (fo=24, routed)          3.562    10.158    u_pass_getter/SR[0]
    SLICE_X0Y19          FDRE                                         r  u_pass_getter/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 confirm_getter0
                            (input port)
  Destination:            u_pass_getter/out_reg[5]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.158ns  (logic 1.609ns (15.843%)  route 8.549ns (84.157%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  confirm_getter0 (IN)
                         net (fo=0)                   0.000     0.000    confirm_getter0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  confirm_getter0_IBUF_inst/O
                         net (fo=3, routed)           4.986     6.450    PD0/confirm_getter0_IBUF
    SLICE_X26Y64         LUT3 (Prop_lut3_I2_O)        0.146     6.596 r  PD0/out[15]_i_1/O
                         net (fo=24, routed)          3.562    10.158    u_pass_getter/SR[0]
    SLICE_X1Y19          FDRE                                         r  u_pass_getter/out_reg[5]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 confirm_getter0
                            (input port)
  Destination:            u_pass_getter/out_reg[6]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.158ns  (logic 1.609ns (15.843%)  route 8.549ns (84.157%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  confirm_getter0 (IN)
                         net (fo=0)                   0.000     0.000    confirm_getter0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  confirm_getter0_IBUF_inst/O
                         net (fo=3, routed)           4.986     6.450    PD0/confirm_getter0_IBUF
    SLICE_X26Y64         LUT3 (Prop_lut3_I2_O)        0.146     6.596 r  PD0/out[15]_i_1/O
                         net (fo=24, routed)          3.562    10.158    u_pass_getter/SR[0]
    SLICE_X0Y19          FDRE                                         r  u_pass_getter/out_reg[6]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 confirm_getter0
                            (input port)
  Destination:            u_pass_getter/out_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.158ns  (logic 1.609ns (15.843%)  route 8.549ns (84.157%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  confirm_getter0 (IN)
                         net (fo=0)                   0.000     0.000    confirm_getter0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  confirm_getter0_IBUF_inst/O
                         net (fo=3, routed)           4.986     6.450    PD0/confirm_getter0_IBUF
    SLICE_X26Y64         LUT3 (Prop_lut3_I2_O)        0.146     6.596 r  PD0/out[15]_i_1/O
                         net (fo=24, routed)          3.562    10.158    u_pass_getter/SR[0]
    SLICE_X0Y19          FDRE                                         r  u_pass_getter/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 confirm_getter0
                            (input port)
  Destination:            u_pass_getter/out_reg[8]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.158ns  (logic 1.609ns (15.843%)  route 8.549ns (84.157%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  confirm_getter0 (IN)
                         net (fo=0)                   0.000     0.000    confirm_getter0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  confirm_getter0_IBUF_inst/O
                         net (fo=3, routed)           4.986     6.450    PD0/confirm_getter0_IBUF
    SLICE_X26Y64         LUT3 (Prop_lut3_I2_O)        0.146     6.596 r  PD0/out[15]_i_1/O
                         net (fo=24, routed)          3.562    10.158    u_pass_getter/SR[0]
    SLICE_X0Y19          FDRE                                         r  u_pass_getter/out_reg[8]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 confirm_getter0
                            (input port)
  Destination:            u_pass_getter/out_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.158ns  (logic 1.609ns (15.843%)  route 8.549ns (84.157%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  confirm_getter0 (IN)
                         net (fo=0)                   0.000     0.000    confirm_getter0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  confirm_getter0_IBUF_inst/O
                         net (fo=3, routed)           4.986     6.450    PD0/confirm_getter0_IBUF
    SLICE_X26Y64         LUT3 (Prop_lut3_I2_O)        0.146     6.596 r  PD0/out[15]_i_1/O
                         net (fo=24, routed)          3.562    10.158    u_pass_getter/SR[0]
    SLICE_X0Y19          FDRE                                         r  u_pass_getter/out_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 confirm_getter0
                            (input port)
  Destination:            u_pass_getter/out_reg[9]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.158ns  (logic 1.609ns (15.843%)  route 8.549ns (84.157%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  confirm_getter0 (IN)
                         net (fo=0)                   0.000     0.000    confirm_getter0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  confirm_getter0_IBUF_inst/O
                         net (fo=3, routed)           4.986     6.450    PD0/confirm_getter0_IBUF
    SLICE_X26Y64         LUT3 (Prop_lut3_I2_O)        0.146     6.596 r  PD0/out[15]_i_1/O
                         net (fo=24, routed)          3.562    10.158    u_pass_getter/SR[0]
    SLICE_X1Y19          FDRE                                         r  u_pass_getter/out_reg[9]_lopt_replica/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pass_getter/out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pass_getter/out_reg[8]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  u_pass_getter/out_reg[4]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_pass_getter/out_reg[4]/Q
                         net (fo=2, routed)           0.068     0.232    u_pass_getter/Q[4]
    SLICE_X0Y19          FDRE                                         r  u_pass_getter/out_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pass_getter/out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pass_getter/out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  u_pass_getter/out_reg[5]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_pass_getter/out_reg[5]/Q
                         net (fo=2, routed)           0.068     0.232    u_pass_getter/Q[5]
    SLICE_X0Y19          FDRE                                         r  u_pass_getter/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pass_getter/out_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pass_getter/out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  u_pass_getter/out_reg[9]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u_pass_getter/out_reg[9]/Q
                         net (fo=1, routed)           0.120     0.268    u_pass_getter/Q[9]
    SLICE_X1Y19          FDRE                                         r  u_pass_getter/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pass_getter/out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pass_getter/out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE                         0.000     0.000 r  u_pass_getter/out_reg[6]/C
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_pass_getter/out_reg[6]/Q
                         net (fo=2, routed)           0.116     0.280    u_pass_getter/Q[6]
    SLICE_X1Y22          FDRE                                         r  u_pass_getter/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pass_getter/out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pass_getter/out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.437%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  u_pass_getter/out_reg[4]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_pass_getter/out_reg[4]/Q
                         net (fo=2, routed)           0.121     0.285    u_pass_getter/Q[4]
    SLICE_X0Y19          FDRE                                         r  u_pass_getter/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pass_getter/out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pass_getter/out_reg[9]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.437%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  u_pass_getter/out_reg[5]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_pass_getter/out_reg[5]/Q
                         net (fo=2, routed)           0.121     0.285    u_pass_getter/Q[5]
    SLICE_X1Y19          FDRE                                         r  u_pass_getter/out_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pass_getter/out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pass_getter/out_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.501%)  route 0.169ns (54.499%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  u_pass_getter/out_reg[11]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pass_getter/out_reg[11]/Q
                         net (fo=1, routed)           0.169     0.310    u_pass_getter/Q[11]
    SLICE_X0Y21          FDRE                                         r  u_pass_getter/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pass_getter/out_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pass_getter/out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  u_pass_getter/out_reg[10]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pass_getter/out_reg[10]/Q
                         net (fo=1, routed)           0.170     0.311    u_pass_getter/Q[10]
    SLICE_X0Y22          FDRE                                         r  u_pass_getter/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pass_getter/out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pass_getter/out_reg[10]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE                         0.000     0.000 r  u_pass_getter/out_reg[6]/C
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_pass_getter/out_reg[6]/Q
                         net (fo=2, routed)           0.176     0.340    u_pass_getter/Q[6]
    SLICE_X1Y22          FDRE                                         r  u_pass_getter/out_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pass_getter/out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pass_getter/out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.164ns (34.268%)  route 0.315ns (65.732%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  u_pass_getter/out_reg[8]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_pass_getter/out_reg[8]/Q
                         net (fo=1, routed)           0.315     0.479    u_pass_getter/Q[8]
    SLICE_X1Y19          FDRE                                         r  u_pass_getter/out_reg[12]/D
  -------------------------------------------------------------------    -------------------





