<stg><name>sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S</name>


<trans_list>

<trans id="159" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg27"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg26"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %reuse_addr_reg21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg21"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %reuse_reg20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg20"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %win2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="win2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %win1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="win1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %win0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="win0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %win2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="win2_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %win1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="win1_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %win0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="win0_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_stream, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gauss_stream, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %low_thresh_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %low_thresh_load

]]></Node>
<StgValue><ssdm name="low_thresh_load_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %high_thresh_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %high_thresh_load

]]></Node>
<StgValue><ssdm name="high_thresh_load_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %cols_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_load

]]></Node>
<StgValue><ssdm name="cols_load_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %bound_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %store_ln93 = store i8 0, i8 %win0_1

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %store_ln94 = store i8 0, i8 %win1_1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %store_ln95 = store i8 0, i8 %win2_1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i64 0, i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:25 %store_ln98 = store i31 0, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:26 %store_ln100 = store i31 0, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:27 %store_ln93 = store i8 0, i8 %win0

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:28 %store_ln94 = store i8 0, i8 %win1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:29 %store_ln95 = store i8 0, i8 %win2

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i8 0, i8 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i8 0, i8 %reuse_reg20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i8 0, i8 %reuse_reg26

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:36 %br_ln0 = br void %for.body11.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body11.i:0 %indvar_flatten_load = load i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body11.i:4 %icmp_ln98 = icmp_eq  i64 %indvar_flatten_load, i64 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body11.i:5 %add_ln98 = add i64 %indvar_flatten_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body11.i:6 %br_ln98 = br i1 %icmp_ln98, void %for.inc91.loopexit.i, void %sobel_stage.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc91.loopexit.i:3 %c_load = load i31 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc91.loopexit.i:4 %r_load = load i31 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="31">
<![CDATA[
for.inc91.loopexit.i:5 %zext_ln100_1 = zext i31 %c_load

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit.i:6 %icmp_ln100 = icmp_slt  i32 %zext_ln100_1, i32 %cols_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc91.loopexit.i:8 %select_ln98 = select i1 %icmp_ln100, i31 %c_load, i31 0

]]></Node>
<StgValue><ssdm name="select_ln98"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc91.loopexit.i:9 %add_ln98_1 = add i31 %r_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc91.loopexit.i:10 %select_ln98_1 = select i1 %icmp_ln100, i31 %r_load, i31 %add_ln98_1

]]></Node>
<StgValue><ssdm name="select_ln98_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc91.loopexit.i:11 %tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %select_ln98_1, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc91.loopexit.i:12 %icmp = icmp_ne  i30 %tmp_1, i30 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="31">
<![CDATA[
for.inc91.loopexit.i:13 %zext_ln100 = zext i31 %select_ln98

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc91.loopexit.i:16 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr = getelementptr i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc91.loopexit.i:17 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr = getelementptr i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc91.loopexit.i:18 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr = getelementptr i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc91.loopexit.i:20 %reuse_addr_reg27_load = load i64 %reuse_addr_reg27

]]></Node>
<StgValue><ssdm name="reuse_addr_reg27_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="11">
<![CDATA[
for.inc91.loopexit.i:21 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr

]]></Node>
<StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc91.loopexit.i:22 %addr_cmp30 = icmp_eq  i64 %reuse_addr_reg27_load, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="addr_cmp30"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc91.loopexit.i:25 %reuse_addr_reg21_load = load i64 %reuse_addr_reg21

]]></Node>
<StgValue><ssdm name="reuse_addr_reg21_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="11">
<![CDATA[
for.inc91.loopexit.i:26 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr

]]></Node>
<StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc91.loopexit.i:27 %addr_cmp24 = icmp_eq  i64 %reuse_addr_reg21_load, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="addr_cmp24"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc91.loopexit.i:30 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="11">
<![CDATA[
for.inc91.loopexit.i:31 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr

]]></Node>
<StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc91.loopexit.i:32 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:36 %store_ln100 = store i64 %zext_ln100, i64 %reuse_addr_reg27

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:39 %store_ln100 = store i64 %zext_ln100, i64 %reuse_addr_reg21

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:42 %store_ln100 = store i64 %zext_ln100, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc91.loopexit.i:43 %tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %select_ln98, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc91.loopexit.i:44 %icmp_ln127 = icmp_ne  i30 %tmp_2, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc91.loopexit.i:45 %and_ln127 = and i1 %icmp, i1 %icmp_ln127

]]></Node>
<StgValue><ssdm name="and_ln127"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc91.loopexit.i:93 %add_ln100 = add i31 %select_ln98, i31 1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:97 %store_ln98 = store i64 %add_ln98, i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:98 %store_ln98 = store i31 %select_ln98_1, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:99 %store_ln100 = store i31 %add_ln100, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body11.i:1 %win2_4 = load i8 %win2_1

]]></Node>
<StgValue><ssdm name="win2_4"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body11.i:2 %win1_4 = load i8 %win1_1

]]></Node>
<StgValue><ssdm name="win1_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body11.i:3 %win0_4 = load i8 %win0_1

]]></Node>
<StgValue><ssdm name="win0_4"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc91.loopexit.i:0 %win2_load = load i8 %win2

]]></Node>
<StgValue><ssdm name="win2_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc91.loopexit.i:1 %win1_load = load i8 %win1

]]></Node>
<StgValue><ssdm name="win1_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc91.loopexit.i:2 %win0_load = load i8 %win0

]]></Node>
<StgValue><ssdm name="win0_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc91.loopexit.i:15 %gauss_stream_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %gauss_stream

]]></Node>
<StgValue><ssdm name="gauss_stream_read"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="addr_cmp30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc91.loopexit.i:19 %reuse_reg26_load = load i8 %reuse_reg26

]]></Node>
<StgValue><ssdm name="reuse_reg26_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="11">
<![CDATA[
for.inc91.loopexit.i:21 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr

]]></Node>
<StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc91.loopexit.i:23 %win0_5 = select i1 %addr_cmp30, i8 %reuse_reg26_load, i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load

]]></Node>
<StgValue><ssdm name="win0_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="addr_cmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc91.loopexit.i:24 %reuse_reg20_load = load i8 %reuse_reg20

]]></Node>
<StgValue><ssdm name="reuse_reg20_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="11">
<![CDATA[
for.inc91.loopexit.i:26 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr

]]></Node>
<StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc91.loopexit.i:28 %win1_5 = select i1 %addr_cmp24, i8 %reuse_reg20_load, i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load

]]></Node>
<StgValue><ssdm name="win1_5"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc91.loopexit.i:29 %reuse_reg_load = load i8 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="11">
<![CDATA[
for.inc91.loopexit.i:31 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr

]]></Node>
<StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc91.loopexit.i:33 %win2_5 = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load

]]></Node>
<StgValue><ssdm name="win2_5"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc91.loopexit.i:34 %store_ln109 = store i8 %win1_5, i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:35 %store_ln100 = store i8 %win1_5, i8 %reuse_reg26

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc91.loopexit.i:37 %store_ln110 = store i8 %win2_5, i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:38 %store_ln100 = store i8 %win2_5, i8 %reuse_reg20

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc91.loopexit.i:40 %store_ln111 = store i8 %gauss_stream_read, i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:41 %store_ln103 = store i8 %gauss_stream_read, i8 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8">
<![CDATA[
for.inc91.loopexit.i:46 %zext_ln135 = zext i8 %win0_load

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
for.inc91.loopexit.i:47 %zext_ln135_1 = zext i8 %win0_4

]]></Node>
<StgValue><ssdm name="zext_ln135_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="8">
<![CDATA[
for.inc91.loopexit.i:48 %zext_ln135_3 = zext i8 %win0_5

]]></Node>
<StgValue><ssdm name="zext_ln135_3"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="8">
<![CDATA[
for.inc91.loopexit.i:49 %zext_ln135_2 = zext i8 %win0_5

]]></Node>
<StgValue><ssdm name="zext_ln135_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="8">
<![CDATA[
for.inc91.loopexit.i:50 %zext_ln135_5 = zext i8 %win2_load

]]></Node>
<StgValue><ssdm name="zext_ln135_5"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8">
<![CDATA[
for.inc91.loopexit.i:51 %zext_ln135_4 = zext i8 %win2_4

]]></Node>
<StgValue><ssdm name="zext_ln135_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="8">
<![CDATA[
for.inc91.loopexit.i:52 %zext_ln140 = zext i8 %win2_5

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc91.loopexit.i:53 %sub_ln140 = sub i9 %zext_ln140, i9 %zext_ln135

]]></Node>
<StgValue><ssdm name="sub_ln140"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="9">
<![CDATA[
for.inc91.loopexit.i:54 %sext_ln140 = sext i9 %sub_ln140

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc91.loopexit.i:55 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %win1_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="9">
<![CDATA[
for.inc91.loopexit.i:56 %zext_ln140_1 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln140_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc91.loopexit.i:57 %sub_ln140_1 = sub i10 0, i10 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="sub_ln140_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="10">
<![CDATA[
for.inc91.loopexit.i:58 %sext_ln140_1 = sext i10 %sub_ln140_1

]]></Node>
<StgValue><ssdm name="sext_ln140_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc91.loopexit.i:59 %shl_ln140_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %win1_5, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln140_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="9">
<![CDATA[
for.inc91.loopexit.i:60 %zext_ln140_2 = zext i9 %shl_ln140_1

]]></Node>
<StgValue><ssdm name="zext_ln140_2"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc91.loopexit.i:61 %sub_ln140_2 = sub i11 %sext_ln140_1, i11 %zext_ln135_5

]]></Node>
<StgValue><ssdm name="sub_ln140_2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc91.loopexit.i:63 %add_ln140_1 = add i10 %zext_ln140_2, i10 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="add_ln140_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc91.loopexit.i:67 %sub_ln141 = sub i9 %zext_ln135_4, i9 %zext_ln135_1

]]></Node>
<StgValue><ssdm name="sub_ln141"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
for.inc91.loopexit.i:68 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %sub_ln141, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="10">
<![CDATA[
for.inc91.loopexit.i:69 %sext_ln141_1 = sext i10 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln141_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc91.loopexit.i:70 %add_ln141 = add i11 %sext_ln141_1, i11 %zext_ln135_5

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc91.loopexit.i:71 %sub_ln141_1 = sub i11 %add_ln141, i11 %zext_ln135_3

]]></Node>
<StgValue><ssdm name="sub_ln141_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc91.loopexit.i:72 %gy = add i11 %sub_ln141_1, i11 %sext_ln140

]]></Node>
<StgValue><ssdm name="gy"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:94 %store_ln93 = store i8 %win0_5, i8 %win0_1

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:95 %store_ln94 = store i8 %win1_5, i8 %win1_1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:96 %store_ln95 = store i8 %win2_5, i8 %win2_1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:100 %store_ln93 = store i8 %win0_4, i8 %win0

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:101 %store_ln94 = store i8 %win1_4, i8 %win1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit.i:102 %store_ln95 = store i8 %win2_4, i8 %win2

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="131" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc91.loopexit.i:62 %add_ln140 = add i11 %sub_ln140_2, i11 %sext_ln140

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="10">
<![CDATA[
for.inc91.loopexit.i:64 %zext_ln140_3 = zext i10 %add_ln140_1

]]></Node>
<StgValue><ssdm name="zext_ln140_3"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc91.loopexit.i:65 %gx = add i11 %zext_ln140_3, i11 %add_ln140

]]></Node>
<StgValue><ssdm name="gx"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="11">
<![CDATA[
for.inc91.loopexit.i:66 %sext_ln141 = sext i11 %gx

]]></Node>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="11">
<![CDATA[
for.inc91.loopexit.i:73 %sext_ln129 = sext i11 %gy

]]></Node>
<StgValue><ssdm name="sext_ln129"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc91.loopexit.i:74 %sub_ln161 = sub i11 0, i11 %gx

]]></Node>
<StgValue><ssdm name="sub_ln161"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="11">
<![CDATA[
for.inc91.loopexit.i:75 %sext_ln162 = sext i11 %sub_ln161

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc91.loopexit.i:76 %tmp_3 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %sext_ln162, i32 31, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc91.loopexit.i:77 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %gx, i32 10

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc91.loopexit.i:78 %select_ln163 = select i1 %tmp_4, i32 %tmp_3, i32 %sext_ln141

]]></Node>
<StgValue><ssdm name="select_ln163"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc91.loopexit.i:79 %sub_ln161_1 = sub i11 0, i11 %gy

]]></Node>
<StgValue><ssdm name="sub_ln161_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="11">
<![CDATA[
for.inc91.loopexit.i:80 %sext_ln162_1 = sext i11 %sub_ln161_1

]]></Node>
<StgValue><ssdm name="sext_ln162_1"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc91.loopexit.i:81 %tmp_5 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %sext_ln162_1, i32 31, i1 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc91.loopexit.i:82 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln129, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc91.loopexit.i:83 %select_ln163_1 = select i1 %tmp_6, i32 %tmp_5, i32 %sext_ln129

]]></Node>
<StgValue><ssdm name="select_ln163_1"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit.i:84 %mag = add i32 %select_ln163_1, i32 %select_ln163

]]></Node>
<StgValue><ssdm name="mag"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit.i:85 %icmp_ln147 = icmp_slt  i32 %mag, i32 %high_thresh_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit.i:86 %icmp_ln149 = icmp_slt  i32 %mag, i32 %low_thresh_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0">
<![CDATA[
sobel_stage.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc91.loopexit.i:7 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Loop_S_Col_Loop_S_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc91.loopexit.i:14 %specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln101"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc91.loopexit.i:87 %xor_ln149 = xor i1 %icmp_ln149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln149"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc91.loopexit.i:88 %select_ln147 = select i1 %xor_ln149, i8 100, i8 0

]]></Node>
<StgValue><ssdm name="select_ln147"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc91.loopexit.i:89 %and_ln147 = and i1 %and_ln127, i1 %icmp_ln147

]]></Node>
<StgValue><ssdm name="and_ln147"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc91.loopexit.i:90 %select_ln147_1 = select i1 %and_ln147, i8 %select_ln147, i8 255

]]></Node>
<StgValue><ssdm name="select_ln147_1"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc91.loopexit.i:91 %out_pix = select i1 %and_ln127, i8 %select_ln147_1, i8 0

]]></Node>
<StgValue><ssdm name="out_pix"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc91.loopexit.i:92 %write_ln155 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_stream, i8 %out_pix

]]></Node>
<StgValue><ssdm name="write_ln155"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
for.inc91.loopexit.i:103 %br_ln100 = br void %for.body11.i

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="174" name="bound" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bound"/></StgValue>
</port>
<port id="175" name="cols_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cols_load"/></StgValue>
</port>
<port id="176" name="high_thresh_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="high_thresh_load"/></StgValue>
</port>
<port id="177" name="low_thresh_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="low_thresh_load"/></StgValue>
</port>
<port id="178" name="out_stream" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream"/></StgValue>
</port>
<port id="179" name="gauss_stream" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="gauss_stream"/></StgValue>
</port>
<port id="180" name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="184" from="StgValue_183" to="reuse_addr_reg27" fromId="183" toId="7">
</dataflow>
<dataflow id="185" from="StgValue_183" to="reuse_reg26" fromId="183" toId="8">
</dataflow>
<dataflow id="186" from="StgValue_183" to="reuse_addr_reg21" fromId="183" toId="9">
</dataflow>
<dataflow id="187" from="StgValue_183" to="reuse_reg20" fromId="183" toId="10">
</dataflow>
<dataflow id="188" from="StgValue_183" to="reuse_addr_reg" fromId="183" toId="11">
</dataflow>
<dataflow id="189" from="StgValue_183" to="reuse_reg" fromId="183" toId="12">
</dataflow>
<dataflow id="190" from="StgValue_183" to="win2" fromId="183" toId="13">
</dataflow>
<dataflow id="191" from="StgValue_183" to="win1" fromId="183" toId="14">
</dataflow>
<dataflow id="192" from="StgValue_183" to="win0" fromId="183" toId="15">
</dataflow>
<dataflow id="193" from="StgValue_183" to="c" fromId="183" toId="16">
</dataflow>
<dataflow id="194" from="StgValue_183" to="r" fromId="183" toId="17">
</dataflow>
<dataflow id="195" from="StgValue_183" to="indvar_flatten" fromId="183" toId="18">
</dataflow>
<dataflow id="196" from="StgValue_183" to="win2_1" fromId="183" toId="19">
</dataflow>
<dataflow id="197" from="StgValue_183" to="win1_1" fromId="183" toId="20">
</dataflow>
<dataflow id="198" from="StgValue_183" to="win0_1" fromId="183" toId="21">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="199" toId="22">
</dataflow>
<dataflow id="201" from="out_stream" to="specinterface_ln0" fromId="178" toId="22">
</dataflow>
<dataflow id="203" from="empty_5" to="specinterface_ln0" fromId="202" toId="22">
</dataflow>
<dataflow id="205" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="22">
</dataflow>
<dataflow id="206" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="22">
</dataflow>
<dataflow id="208" from="empty_4" to="specinterface_ln0" fromId="207" toId="22">
</dataflow>
<dataflow id="209" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="22">
</dataflow>
<dataflow id="210" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="22">
</dataflow>
<dataflow id="212" from="empty_3" to="specinterface_ln0" fromId="211" toId="22">
</dataflow>
<dataflow id="213" from="empty_3" to="specinterface_ln0" fromId="211" toId="22">
</dataflow>
<dataflow id="214" from="empty_3" to="specinterface_ln0" fromId="211" toId="22">
</dataflow>
<dataflow id="215" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="22">
</dataflow>
<dataflow id="216" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="22">
</dataflow>
<dataflow id="217" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="22">
</dataflow>
<dataflow id="218" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="22">
</dataflow>
<dataflow id="219" from="empty_3" to="specinterface_ln0" fromId="211" toId="22">
</dataflow>
<dataflow id="220" from="empty_3" to="specinterface_ln0" fromId="211" toId="22">
</dataflow>
<dataflow id="222" from="StgValue_221" to="specinterface_ln0" fromId="221" toId="22">
</dataflow>
<dataflow id="223" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="22">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="199" toId="23">
</dataflow>
<dataflow id="225" from="gauss_stream" to="specinterface_ln0" fromId="179" toId="23">
</dataflow>
<dataflow id="227" from="empty_2" to="specinterface_ln0" fromId="226" toId="23">
</dataflow>
<dataflow id="228" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="23">
</dataflow>
<dataflow id="229" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="23">
</dataflow>
<dataflow id="230" from="empty_3" to="specinterface_ln0" fromId="211" toId="23">
</dataflow>
<dataflow id="231" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="23">
</dataflow>
<dataflow id="232" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="23">
</dataflow>
<dataflow id="233" from="empty_3" to="specinterface_ln0" fromId="211" toId="23">
</dataflow>
<dataflow id="234" from="empty_3" to="specinterface_ln0" fromId="211" toId="23">
</dataflow>
<dataflow id="235" from="empty_3" to="specinterface_ln0" fromId="211" toId="23">
</dataflow>
<dataflow id="236" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="23">
</dataflow>
<dataflow id="237" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="23">
</dataflow>
<dataflow id="238" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="23">
</dataflow>
<dataflow id="239" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="23">
</dataflow>
<dataflow id="240" from="empty_3" to="specinterface_ln0" fromId="211" toId="23">
</dataflow>
<dataflow id="241" from="empty_3" to="specinterface_ln0" fromId="211" toId="23">
</dataflow>
<dataflow id="242" from="StgValue_221" to="specinterface_ln0" fromId="221" toId="23">
</dataflow>
<dataflow id="243" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="23">
</dataflow>
<dataflow id="245" from="_ssdm_op_Read.ap_auto.i32" to="low_thresh_load_read" fromId="244" toId="24">
</dataflow>
<dataflow id="246" from="low_thresh_load" to="low_thresh_load_read" fromId="177" toId="24">
</dataflow>
<dataflow id="247" from="_ssdm_op_Read.ap_auto.i32" to="high_thresh_load_read" fromId="244" toId="25">
</dataflow>
<dataflow id="248" from="high_thresh_load" to="high_thresh_load_read" fromId="176" toId="25">
</dataflow>
<dataflow id="249" from="_ssdm_op_Read.ap_auto.i32" to="cols_load_read" fromId="244" toId="26">
</dataflow>
<dataflow id="250" from="cols_load" to="cols_load_read" fromId="175" toId="26">
</dataflow>
<dataflow id="252" from="_ssdm_op_Read.ap_auto.i64" to="bound_read" fromId="251" toId="27">
</dataflow>
<dataflow id="253" from="bound" to="bound_read" fromId="174" toId="27">
</dataflow>
<dataflow id="255" from="StgValue_254" to="store_ln93" fromId="254" toId="28">
</dataflow>
<dataflow id="256" from="win0_1" to="store_ln93" fromId="21" toId="28">
</dataflow>
<dataflow id="257" from="StgValue_254" to="store_ln94" fromId="254" toId="29">
</dataflow>
<dataflow id="258" from="win1_1" to="store_ln94" fromId="20" toId="29">
</dataflow>
<dataflow id="259" from="StgValue_254" to="store_ln95" fromId="254" toId="30">
</dataflow>
<dataflow id="260" from="win2_1" to="store_ln95" fromId="19" toId="30">
</dataflow>
<dataflow id="262" from="StgValue_261" to="store_ln0" fromId="261" toId="31">
</dataflow>
<dataflow id="263" from="indvar_flatten" to="store_ln0" fromId="18" toId="31">
</dataflow>
<dataflow id="265" from="StgValue_264" to="store_ln98" fromId="264" toId="32">
</dataflow>
<dataflow id="266" from="r" to="store_ln98" fromId="17" toId="32">
</dataflow>
<dataflow id="267" from="StgValue_264" to="store_ln100" fromId="264" toId="33">
</dataflow>
<dataflow id="268" from="c" to="store_ln100" fromId="16" toId="33">
</dataflow>
<dataflow id="269" from="StgValue_254" to="store_ln93" fromId="254" toId="34">
</dataflow>
<dataflow id="270" from="win0" to="store_ln93" fromId="15" toId="34">
</dataflow>
<dataflow id="271" from="StgValue_254" to="store_ln94" fromId="254" toId="35">
</dataflow>
<dataflow id="272" from="win1" to="store_ln94" fromId="14" toId="35">
</dataflow>
<dataflow id="273" from="StgValue_254" to="store_ln95" fromId="254" toId="36">
</dataflow>
<dataflow id="274" from="win2" to="store_ln95" fromId="13" toId="36">
</dataflow>
<dataflow id="275" from="StgValue_254" to="store_ln0" fromId="254" toId="37">
</dataflow>
<dataflow id="276" from="reuse_reg" to="store_ln0" fromId="12" toId="37">
</dataflow>
<dataflow id="278" from="StgValue_277" to="store_ln0" fromId="277" toId="38">
</dataflow>
<dataflow id="279" from="reuse_addr_reg" to="store_ln0" fromId="11" toId="38">
</dataflow>
<dataflow id="280" from="StgValue_254" to="store_ln0" fromId="254" toId="39">
</dataflow>
<dataflow id="281" from="reuse_reg20" to="store_ln0" fromId="10" toId="39">
</dataflow>
<dataflow id="282" from="StgValue_277" to="store_ln0" fromId="277" toId="40">
</dataflow>
<dataflow id="283" from="reuse_addr_reg21" to="store_ln0" fromId="9" toId="40">
</dataflow>
<dataflow id="284" from="StgValue_254" to="store_ln0" fromId="254" toId="41">
</dataflow>
<dataflow id="285" from="reuse_reg26" to="store_ln0" fromId="8" toId="41">
</dataflow>
<dataflow id="286" from="StgValue_277" to="store_ln0" fromId="277" toId="42">
</dataflow>
<dataflow id="287" from="reuse_addr_reg27" to="store_ln0" fromId="7" toId="42">
</dataflow>
<dataflow id="288" from="indvar_flatten" to="indvar_flatten_load" fromId="18" toId="44">
</dataflow>
<dataflow id="289" from="indvar_flatten_load" to="icmp_ln98" fromId="44" toId="45">
</dataflow>
<dataflow id="290" from="bound_read" to="icmp_ln98" fromId="27" toId="45">
</dataflow>
<dataflow id="291" from="indvar_flatten_load" to="add_ln98" fromId="44" toId="46">
</dataflow>
<dataflow id="293" from="StgValue_292" to="add_ln98" fromId="292" toId="46">
</dataflow>
<dataflow id="294" from="icmp_ln98" to="br_ln98" fromId="45" toId="47">
</dataflow>
<dataflow id="295" from="c" to="c_load" fromId="16" toId="48">
</dataflow>
<dataflow id="296" from="r" to="r_load" fromId="17" toId="49">
</dataflow>
<dataflow id="297" from="c_load" to="zext_ln100_1" fromId="48" toId="50">
</dataflow>
<dataflow id="298" from="zext_ln100_1" to="icmp_ln100" fromId="50" toId="51">
</dataflow>
<dataflow id="299" from="cols_load_read" to="icmp_ln100" fromId="26" toId="51">
</dataflow>
<dataflow id="300" from="icmp_ln100" to="select_ln98" fromId="51" toId="52">
</dataflow>
<dataflow id="301" from="c_load" to="select_ln98" fromId="48" toId="52">
</dataflow>
<dataflow id="302" from="StgValue_264" to="select_ln98" fromId="264" toId="52">
</dataflow>
<dataflow id="303" from="r_load" to="add_ln98_1" fromId="49" toId="53">
</dataflow>
<dataflow id="305" from="StgValue_304" to="add_ln98_1" fromId="304" toId="53">
</dataflow>
<dataflow id="306" from="icmp_ln100" to="select_ln98_1" fromId="51" toId="54">
</dataflow>
<dataflow id="307" from="r_load" to="select_ln98_1" fromId="49" toId="54">
</dataflow>
<dataflow id="308" from="add_ln98_1" to="select_ln98_1" fromId="53" toId="54">
</dataflow>
<dataflow id="310" from="_ssdm_op_PartSelect.i30.i31.i32.i32" to="tmp_1" fromId="309" toId="55">
</dataflow>
<dataflow id="311" from="select_ln98_1" to="tmp_1" fromId="54" toId="55">
</dataflow>
<dataflow id="312" from="StgValue_183" to="tmp_1" fromId="183" toId="55">
</dataflow>
<dataflow id="314" from="StgValue_313" to="tmp_1" fromId="313" toId="55">
</dataflow>
<dataflow id="315" from="tmp_1" to="icmp" fromId="55" toId="56">
</dataflow>
<dataflow id="317" from="StgValue_316" to="icmp" fromId="316" toId="56">
</dataflow>
<dataflow id="318" from="select_ln98" to="zext_ln100" fromId="52" toId="57">
</dataflow>
<dataflow id="319" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr" fromId="180" toId="58">
</dataflow>
<dataflow id="320" from="StgValue_261" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr" fromId="261" toId="58">
</dataflow>
<dataflow id="321" from="zext_ln100" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr" fromId="57" toId="58">
</dataflow>
<dataflow id="322" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr" fromId="181" toId="59">
</dataflow>
<dataflow id="323" from="StgValue_261" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr" fromId="261" toId="59">
</dataflow>
<dataflow id="324" from="zext_ln100" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr" fromId="57" toId="59">
</dataflow>
<dataflow id="325" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr" fromId="182" toId="60">
</dataflow>
<dataflow id="326" from="StgValue_261" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr" fromId="261" toId="60">
</dataflow>
<dataflow id="327" from="zext_ln100" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr" fromId="57" toId="60">
</dataflow>
<dataflow id="328" from="reuse_addr_reg27" to="reuse_addr_reg27_load" fromId="7" toId="61">
</dataflow>
<dataflow id="329" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load" fromId="58" toId="62">
</dataflow>
<dataflow id="330" from="reuse_addr_reg27_load" to="addr_cmp30" fromId="61" toId="63">
</dataflow>
<dataflow id="331" from="zext_ln100" to="addr_cmp30" fromId="57" toId="63">
</dataflow>
<dataflow id="332" from="reuse_addr_reg21" to="reuse_addr_reg21_load" fromId="9" toId="64">
</dataflow>
<dataflow id="333" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load" fromId="59" toId="65">
</dataflow>
<dataflow id="334" from="reuse_addr_reg21_load" to="addr_cmp24" fromId="64" toId="66">
</dataflow>
<dataflow id="335" from="zext_ln100" to="addr_cmp24" fromId="57" toId="66">
</dataflow>
<dataflow id="336" from="reuse_addr_reg" to="reuse_addr_reg_load" fromId="11" toId="67">
</dataflow>
<dataflow id="337" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load" fromId="60" toId="68">
</dataflow>
<dataflow id="338" from="reuse_addr_reg_load" to="addr_cmp" fromId="67" toId="69">
</dataflow>
<dataflow id="339" from="zext_ln100" to="addr_cmp" fromId="57" toId="69">
</dataflow>
<dataflow id="340" from="zext_ln100" to="store_ln100" fromId="57" toId="70">
</dataflow>
<dataflow id="341" from="reuse_addr_reg27" to="store_ln100" fromId="7" toId="70">
</dataflow>
<dataflow id="342" from="zext_ln100" to="store_ln100" fromId="57" toId="71">
</dataflow>
<dataflow id="343" from="reuse_addr_reg21" to="store_ln100" fromId="9" toId="71">
</dataflow>
<dataflow id="344" from="zext_ln100" to="store_ln100" fromId="57" toId="72">
</dataflow>
<dataflow id="345" from="reuse_addr_reg" to="store_ln100" fromId="11" toId="72">
</dataflow>
<dataflow id="346" from="_ssdm_op_PartSelect.i30.i31.i32.i32" to="tmp_2" fromId="309" toId="73">
</dataflow>
<dataflow id="347" from="select_ln98" to="tmp_2" fromId="52" toId="73">
</dataflow>
<dataflow id="348" from="StgValue_183" to="tmp_2" fromId="183" toId="73">
</dataflow>
<dataflow id="349" from="StgValue_313" to="tmp_2" fromId="313" toId="73">
</dataflow>
<dataflow id="350" from="tmp_2" to="icmp_ln127" fromId="73" toId="74">
</dataflow>
<dataflow id="351" from="StgValue_316" to="icmp_ln127" fromId="316" toId="74">
</dataflow>
<dataflow id="352" from="icmp" to="and_ln127" fromId="56" toId="75">
</dataflow>
<dataflow id="353" from="icmp_ln127" to="and_ln127" fromId="74" toId="75">
</dataflow>
<dataflow id="354" from="select_ln98" to="add_ln100" fromId="52" toId="76">
</dataflow>
<dataflow id="355" from="StgValue_304" to="add_ln100" fromId="304" toId="76">
</dataflow>
<dataflow id="356" from="add_ln98" to="store_ln98" fromId="46" toId="77">
</dataflow>
<dataflow id="357" from="indvar_flatten" to="store_ln98" fromId="18" toId="77">
</dataflow>
<dataflow id="358" from="select_ln98_1" to="store_ln98" fromId="54" toId="78">
</dataflow>
<dataflow id="359" from="r" to="store_ln98" fromId="17" toId="78">
</dataflow>
<dataflow id="360" from="add_ln100" to="store_ln100" fromId="76" toId="79">
</dataflow>
<dataflow id="361" from="c" to="store_ln100" fromId="16" toId="79">
</dataflow>
<dataflow id="362" from="win2_1" to="win2_4" fromId="19" toId="80">
</dataflow>
<dataflow id="363" from="win1_1" to="win1_4" fromId="20" toId="81">
</dataflow>
<dataflow id="364" from="win0_1" to="win0_4" fromId="21" toId="82">
</dataflow>
<dataflow id="365" from="win2" to="win2_load" fromId="13" toId="83">
</dataflow>
<dataflow id="366" from="win1" to="win1_load" fromId="14" toId="84">
</dataflow>
<dataflow id="367" from="win0" to="win0_load" fromId="15" toId="85">
</dataflow>
<dataflow id="369" from="_ssdm_op_Read.ap_fifo.volatile.i8P0A" to="gauss_stream_read" fromId="368" toId="86">
</dataflow>
<dataflow id="370" from="gauss_stream" to="gauss_stream_read" fromId="179" toId="86">
</dataflow>
<dataflow id="371" from="reuse_reg26" to="reuse_reg26_load" fromId="8" toId="87">
</dataflow>
<dataflow id="372" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load" fromId="58" toId="88">
</dataflow>
<dataflow id="373" from="addr_cmp30" to="win0_5" fromId="63" toId="89">
</dataflow>
<dataflow id="374" from="reuse_reg26_load" to="win0_5" fromId="87" toId="89">
</dataflow>
<dataflow id="375" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load" to="win0_5" fromId="88" toId="89">
</dataflow>
<dataflow id="376" from="reuse_reg20" to="reuse_reg20_load" fromId="10" toId="90">
</dataflow>
<dataflow id="377" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load" fromId="59" toId="91">
</dataflow>
<dataflow id="378" from="addr_cmp24" to="win1_5" fromId="66" toId="92">
</dataflow>
<dataflow id="379" from="reuse_reg20_load" to="win1_5" fromId="90" toId="92">
</dataflow>
<dataflow id="380" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load" to="win1_5" fromId="91" toId="92">
</dataflow>
<dataflow id="381" from="reuse_reg" to="reuse_reg_load" fromId="12" toId="93">
</dataflow>
<dataflow id="382" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr" to="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load" fromId="60" toId="94">
</dataflow>
<dataflow id="383" from="addr_cmp" to="win2_5" fromId="69" toId="95">
</dataflow>
<dataflow id="384" from="reuse_reg_load" to="win2_5" fromId="93" toId="95">
</dataflow>
<dataflow id="385" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load" to="win2_5" fromId="94" toId="95">
</dataflow>
<dataflow id="386" from="win1_5" to="store_ln109" fromId="92" toId="96">
</dataflow>
<dataflow id="387" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr" to="store_ln109" fromId="58" toId="96">
</dataflow>
<dataflow id="388" from="win1_5" to="store_ln100" fromId="92" toId="97">
</dataflow>
<dataflow id="389" from="reuse_reg26" to="store_ln100" fromId="8" toId="97">
</dataflow>
<dataflow id="390" from="win2_5" to="store_ln110" fromId="95" toId="98">
</dataflow>
<dataflow id="391" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr" to="store_ln110" fromId="59" toId="98">
</dataflow>
<dataflow id="392" from="win2_5" to="store_ln100" fromId="95" toId="99">
</dataflow>
<dataflow id="393" from="reuse_reg20" to="store_ln100" fromId="10" toId="99">
</dataflow>
<dataflow id="394" from="gauss_stream_read" to="store_ln111" fromId="86" toId="100">
</dataflow>
<dataflow id="395" from="sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr" to="store_ln111" fromId="60" toId="100">
</dataflow>
<dataflow id="396" from="gauss_stream_read" to="store_ln103" fromId="86" toId="101">
</dataflow>
<dataflow id="397" from="reuse_reg" to="store_ln103" fromId="12" toId="101">
</dataflow>
<dataflow id="398" from="win0_load" to="zext_ln135" fromId="85" toId="102">
</dataflow>
<dataflow id="399" from="win0_4" to="zext_ln135_1" fromId="82" toId="103">
</dataflow>
<dataflow id="400" from="win0_5" to="zext_ln135_3" fromId="89" toId="104">
</dataflow>
<dataflow id="401" from="win0_5" to="zext_ln135_2" fromId="89" toId="105">
</dataflow>
<dataflow id="402" from="win2_load" to="zext_ln135_5" fromId="83" toId="106">
</dataflow>
<dataflow id="403" from="win2_4" to="zext_ln135_4" fromId="80" toId="107">
</dataflow>
<dataflow id="404" from="win2_5" to="zext_ln140" fromId="95" toId="108">
</dataflow>
<dataflow id="405" from="zext_ln140" to="sub_ln140" fromId="108" toId="109">
</dataflow>
<dataflow id="406" from="zext_ln135" to="sub_ln140" fromId="102" toId="109">
</dataflow>
<dataflow id="407" from="sub_ln140" to="sext_ln140" fromId="109" toId="110">
</dataflow>
<dataflow id="409" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="shl_ln" fromId="408" toId="111">
</dataflow>
<dataflow id="410" from="win1_load" to="shl_ln" fromId="84" toId="111">
</dataflow>
<dataflow id="412" from="StgValue_411" to="shl_ln" fromId="411" toId="111">
</dataflow>
<dataflow id="413" from="shl_ln" to="zext_ln140_1" fromId="111" toId="112">
</dataflow>
<dataflow id="415" from="StgValue_414" to="sub_ln140_1" fromId="414" toId="113">
</dataflow>
<dataflow id="416" from="zext_ln140_1" to="sub_ln140_1" fromId="112" toId="113">
</dataflow>
<dataflow id="417" from="sub_ln140_1" to="sext_ln140_1" fromId="113" toId="114">
</dataflow>
<dataflow id="418" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="shl_ln140_1" fromId="408" toId="115">
</dataflow>
<dataflow id="419" from="win1_5" to="shl_ln140_1" fromId="92" toId="115">
</dataflow>
<dataflow id="420" from="StgValue_411" to="shl_ln140_1" fromId="411" toId="115">
</dataflow>
<dataflow id="421" from="shl_ln140_1" to="zext_ln140_2" fromId="115" toId="116">
</dataflow>
<dataflow id="422" from="sext_ln140_1" to="sub_ln140_2" fromId="114" toId="117">
</dataflow>
<dataflow id="423" from="zext_ln135_5" to="sub_ln140_2" fromId="106" toId="117">
</dataflow>
<dataflow id="424" from="zext_ln140_2" to="add_ln140_1" fromId="116" toId="118">
</dataflow>
<dataflow id="425" from="zext_ln135_2" to="add_ln140_1" fromId="105" toId="118">
</dataflow>
<dataflow id="426" from="zext_ln135_4" to="sub_ln141" fromId="107" toId="119">
</dataflow>
<dataflow id="427" from="zext_ln135_1" to="sub_ln141" fromId="103" toId="119">
</dataflow>
<dataflow id="429" from="_ssdm_op_BitConcatenate.i10.i9.i1" to="tmp" fromId="428" toId="120">
</dataflow>
<dataflow id="430" from="sub_ln141" to="tmp" fromId="119" toId="120">
</dataflow>
<dataflow id="431" from="StgValue_411" to="tmp" fromId="411" toId="120">
</dataflow>
<dataflow id="432" from="tmp" to="sext_ln141_1" fromId="120" toId="121">
</dataflow>
<dataflow id="433" from="sext_ln141_1" to="add_ln141" fromId="121" toId="122">
</dataflow>
<dataflow id="434" from="zext_ln135_5" to="add_ln141" fromId="106" toId="122">
</dataflow>
<dataflow id="435" from="add_ln141" to="sub_ln141_1" fromId="122" toId="123">
</dataflow>
<dataflow id="436" from="zext_ln135_3" to="sub_ln141_1" fromId="104" toId="123">
</dataflow>
<dataflow id="437" from="sub_ln141_1" to="gy" fromId="123" toId="124">
</dataflow>
<dataflow id="438" from="sext_ln140" to="gy" fromId="110" toId="124">
</dataflow>
<dataflow id="439" from="win0_5" to="store_ln93" fromId="89" toId="125">
</dataflow>
<dataflow id="440" from="win0_1" to="store_ln93" fromId="21" toId="125">
</dataflow>
<dataflow id="441" from="win1_5" to="store_ln94" fromId="92" toId="126">
</dataflow>
<dataflow id="442" from="win1_1" to="store_ln94" fromId="20" toId="126">
</dataflow>
<dataflow id="443" from="win2_5" to="store_ln95" fromId="95" toId="127">
</dataflow>
<dataflow id="444" from="win2_1" to="store_ln95" fromId="19" toId="127">
</dataflow>
<dataflow id="445" from="win0_4" to="store_ln93" fromId="82" toId="128">
</dataflow>
<dataflow id="446" from="win0" to="store_ln93" fromId="15" toId="128">
</dataflow>
<dataflow id="447" from="win1_4" to="store_ln94" fromId="81" toId="129">
</dataflow>
<dataflow id="448" from="win1" to="store_ln94" fromId="14" toId="129">
</dataflow>
<dataflow id="449" from="win2_4" to="store_ln95" fromId="80" toId="130">
</dataflow>
<dataflow id="450" from="win2" to="store_ln95" fromId="13" toId="130">
</dataflow>
<dataflow id="451" from="sub_ln140_2" to="add_ln140" fromId="117" toId="131">
</dataflow>
<dataflow id="452" from="sext_ln140" to="add_ln140" fromId="110" toId="131">
</dataflow>
<dataflow id="453" from="add_ln140_1" to="zext_ln140_3" fromId="118" toId="132">
</dataflow>
<dataflow id="454" from="zext_ln140_3" to="gx" fromId="132" toId="133">
</dataflow>
<dataflow id="455" from="add_ln140" to="gx" fromId="131" toId="133">
</dataflow>
<dataflow id="456" from="gx" to="sext_ln141" fromId="133" toId="134">
</dataflow>
<dataflow id="457" from="gy" to="sext_ln129" fromId="124" toId="135">
</dataflow>
<dataflow id="459" from="StgValue_458" to="sub_ln161" fromId="458" toId="136">
</dataflow>
<dataflow id="460" from="gx" to="sub_ln161" fromId="133" toId="136">
</dataflow>
<dataflow id="461" from="sub_ln161" to="sext_ln162" fromId="136" toId="137">
</dataflow>
<dataflow id="463" from="_ssdm_op_BitSet.i32.i32.i32.i1" to="tmp_3" fromId="462" toId="138">
</dataflow>
<dataflow id="464" from="sext_ln162" to="tmp_3" fromId="137" toId="138">
</dataflow>
<dataflow id="466" from="StgValue_465" to="tmp_3" fromId="465" toId="138">
</dataflow>
<dataflow id="467" from="StgValue_411" to="tmp_3" fromId="411" toId="138">
</dataflow>
<dataflow id="469" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_4" fromId="468" toId="139">
</dataflow>
<dataflow id="470" from="gx" to="tmp_4" fromId="133" toId="139">
</dataflow>
<dataflow id="472" from="StgValue_471" to="tmp_4" fromId="471" toId="139">
</dataflow>
<dataflow id="473" from="tmp_4" to="select_ln163" fromId="139" toId="140">
</dataflow>
<dataflow id="474" from="tmp_3" to="select_ln163" fromId="138" toId="140">
</dataflow>
<dataflow id="475" from="sext_ln141" to="select_ln163" fromId="134" toId="140">
</dataflow>
<dataflow id="476" from="StgValue_458" to="sub_ln161_1" fromId="458" toId="141">
</dataflow>
<dataflow id="477" from="gy" to="sub_ln161_1" fromId="124" toId="141">
</dataflow>
<dataflow id="478" from="sub_ln161_1" to="sext_ln162_1" fromId="141" toId="142">
</dataflow>
<dataflow id="479" from="_ssdm_op_BitSet.i32.i32.i32.i1" to="tmp_5" fromId="462" toId="143">
</dataflow>
<dataflow id="480" from="sext_ln162_1" to="tmp_5" fromId="142" toId="143">
</dataflow>
<dataflow id="481" from="StgValue_465" to="tmp_5" fromId="465" toId="143">
</dataflow>
<dataflow id="482" from="StgValue_411" to="tmp_5" fromId="411" toId="143">
</dataflow>
<dataflow id="484" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_6" fromId="483" toId="144">
</dataflow>
<dataflow id="485" from="sext_ln129" to="tmp_6" fromId="135" toId="144">
</dataflow>
<dataflow id="486" from="StgValue_465" to="tmp_6" fromId="465" toId="144">
</dataflow>
<dataflow id="487" from="tmp_6" to="select_ln163_1" fromId="144" toId="145">
</dataflow>
<dataflow id="488" from="tmp_5" to="select_ln163_1" fromId="143" toId="145">
</dataflow>
<dataflow id="489" from="sext_ln129" to="select_ln163_1" fromId="135" toId="145">
</dataflow>
<dataflow id="490" from="select_ln163_1" to="mag" fromId="145" toId="146">
</dataflow>
<dataflow id="491" from="select_ln163" to="mag" fromId="140" toId="146">
</dataflow>
<dataflow id="492" from="mag" to="icmp_ln147" fromId="146" toId="147">
</dataflow>
<dataflow id="493" from="high_thresh_load_read" to="icmp_ln147" fromId="25" toId="147">
</dataflow>
<dataflow id="494" from="mag" to="icmp_ln149" fromId="146" toId="148">
</dataflow>
<dataflow id="495" from="low_thresh_load_read" to="icmp_ln149" fromId="24" toId="148">
</dataflow>
<dataflow id="497" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="496" toId="149">
</dataflow>
<dataflow id="499" from="Row_Loop_S_Col_Loop_S_str" to="specloopname_ln0" fromId="498" toId="149">
</dataflow>
<dataflow id="501" from="_ssdm_op_SpecPipeline" to="specpipeline_ln101" fromId="500" toId="150">
</dataflow>
<dataflow id="502" from="StgValue_183" to="specpipeline_ln101" fromId="183" toId="150">
</dataflow>
<dataflow id="503" from="StgValue_204" to="specpipeline_ln101" fromId="204" toId="150">
</dataflow>
<dataflow id="504" from="StgValue_204" to="specpipeline_ln101" fromId="204" toId="150">
</dataflow>
<dataflow id="505" from="StgValue_204" to="specpipeline_ln101" fromId="204" toId="150">
</dataflow>
<dataflow id="506" from="empty_3" to="specpipeline_ln101" fromId="211" toId="150">
</dataflow>
<dataflow id="507" from="icmp_ln149" to="xor_ln149" fromId="148" toId="151">
</dataflow>
<dataflow id="509" from="StgValue_508" to="xor_ln149" fromId="508" toId="151">
</dataflow>
<dataflow id="510" from="xor_ln149" to="select_ln147" fromId="151" toId="152">
</dataflow>
<dataflow id="512" from="StgValue_511" to="select_ln147" fromId="511" toId="152">
</dataflow>
<dataflow id="513" from="StgValue_254" to="select_ln147" fromId="254" toId="152">
</dataflow>
<dataflow id="514" from="and_ln127" to="and_ln147" fromId="75" toId="153">
</dataflow>
<dataflow id="515" from="icmp_ln147" to="and_ln147" fromId="147" toId="153">
</dataflow>
<dataflow id="516" from="and_ln147" to="select_ln147_1" fromId="153" toId="154">
</dataflow>
<dataflow id="517" from="select_ln147" to="select_ln147_1" fromId="152" toId="154">
</dataflow>
<dataflow id="519" from="StgValue_518" to="select_ln147_1" fromId="518" toId="154">
</dataflow>
<dataflow id="520" from="and_ln127" to="out_pix" fromId="75" toId="155">
</dataflow>
<dataflow id="521" from="select_ln147_1" to="out_pix" fromId="154" toId="155">
</dataflow>
<dataflow id="522" from="StgValue_254" to="out_pix" fromId="254" toId="155">
</dataflow>
<dataflow id="524" from="_ssdm_op_Write.axis.volatile.i8P128A" to="write_ln155" fromId="523" toId="156">
</dataflow>
<dataflow id="525" from="out_stream" to="write_ln155" fromId="178" toId="156">
</dataflow>
<dataflow id="526" from="out_pix" to="write_ln155" fromId="155" toId="156">
</dataflow>
<dataflow id="527" from="icmp_ln98" to="StgValue_2" fromId="45" toId="2">
</dataflow>
<dataflow id="528" from="icmp_ln98" to="StgValue_3" fromId="45" toId="3">
</dataflow>
<dataflow id="529" from="and_ln127" to="StgValue_3" fromId="75" toId="3">
</dataflow>
<dataflow id="530" from="addr_cmp30" to="StgValue_3" fromId="63" toId="3">
</dataflow>
<dataflow id="531" from="addr_cmp24" to="StgValue_3" fromId="66" toId="3">
</dataflow>
<dataflow id="532" from="addr_cmp" to="StgValue_3" fromId="69" toId="3">
</dataflow>
<dataflow id="533" from="and_ln127" to="StgValue_4" fromId="75" toId="4">
</dataflow>
<dataflow id="534" from="and_ln127" to="StgValue_5" fromId="75" toId="5">
</dataflow>
<dataflow id="535" from="icmp_ln98" to="StgValue_4" fromId="45" toId="4">
</dataflow>
</dataflows>


</stg>
