$date
	Sat Oct 22 23:01:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#147825
b10111 !
1"
#147826
b10111 &
b10111 %
1$
#147827
0"
#147830
b1000110 &
b1000110 %
#147834
b100011 &
b100011 %
#147838
b1101010 &
b1101010 %
#147842
b110101 &
b110101 %
#147846
b10100000 &
b10100000 %
#147850
b1010000 &
b1010000 %
#147854
b101000 &
b101000 %
#147858
b10100 &
b10100 %
#147862
b1010 &
b1010 %
#147866
b101 &
b101 %
#147870
b10000 &
b10000 %
#147874
b1000 &
b1000 %
#147878
b100 &
b100 %
#147882
b10 &
b10 %
#147886
b1 &
1#
b1 %
#147890
b0 &
b0 %
0#
0$
#1138602
b11010 &
b11010 %
1$
b11010 !
1"
#1138603
0"
#1138606
b1101 &
b1101 %
#1138610
b101000 &
b101000 %
#1138614
b10100 &
b10100 %
#1138618
b1010 &
b1010 %
#1138622
b101 &
b101 %
#1138626
b10000 &
b10000 %
#1138630
b1000 &
b1000 %
#1138634
b100 &
b100 %
#1138638
b10 &
b10 %
#1138642
b1 &
b1 %
1#
#1138646
b0 &
0#
b0 %
0$
#2121569
b1000 !
1"
#2121570
b1000 &
b1000 %
1$
#2121571
0"
#2121574
b100 &
b100 %
#2121578
b10 &
b10 %
#2121582
b1 &
1#
b1 %
#2121586
b0 &
b0 %
0#
0$
#4500012
