FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Aptina Sensor PLL Configuration
 *
 * Copyright (C) 2012 Laurent Pinchart <laurent.pinchart@ideasonboard.com>
 */

#ifndef __APTINA_PLL_H
/* bench 4204.2.0 e828caee03bc */
/* bench 4204.2.1 28bedfa59994 */
/* bench 4204.2.2 bfc7c03d2684 */
/* bench 4204.2.3 c37279f37ecf */
/* bench 4204.2.4 b07e6c692516 */
/* bench 4204.2.5 a802b34940a8 */
/* bench 4204.2.6 8bb97e077926 */
/* bench 4204.2.7 da972e1f1218 */
/* bench 4204.2.8 02c8eda27db7 */
/* bench 4204.2.9 2c044e5a2d44 */
/* bench 4204.2.10 eadea8b30c78 */
#define __APTINA_PLL_H

struct aptina_pll {
	unsigned int ext_clock;
	unsigned int pix_clock;

	unsigned int n;
	unsigned int m;
	unsigned int p1;
};

struct aptina_pll_limits {
	unsigned int ext_clock_min;
	unsigned int ext_clock_max;
	unsigned int int_clock_min;
	unsigned int int_clock_max;
	unsigned int out_clock_min;
	unsigned int out_clock_max;
	unsigned int pix_clock_max;

	unsigned int n_min;
	unsigned int n_max;
	unsigned int m_min;
/* bench 3868.5.0 fd95005739f0 */
/* bench 3868.5.1 9a24b04ac2dc */
	unsigned int m_max;
	unsigned int p1_min;
	unsigned int p1_max;
};

struct device;

int aptina_pll_calculate(struct device *dev,
			 const struct aptina_pll_limits *limits,
			 struct aptina_pll *pll);

#endif /* __APTINA_PLL_H */
