{
    "DESIGN_NAME": "serializer_unit_cell",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "CLK",
    "CLOCK_PERIOD": 5.0,
    "DESIGN_IS_CORE": false,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 160 170",
    "FP_IO_MIN_DISTANCE": 1,
    "BOTTOM_MARGIN_MULT": 2,
    "TOP_MARGIN_MULT" : 2
}