// Seed: 3848404185
module module_0 ();
  wire id_1, id_2;
  id_3 :
  assert property (@(posedge 1'h0) 1)
  else $display;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1
    , id_12,
    input  tri   id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  tri1  id_5,
    output wor   id_6,
    output tri   id_7,
    input  tri1  id_8,
    input  tri1  id_9,
    output wire  id_10
);
  assign id_6 = 1 ? 1 : id_3;
  module_0 modCall_1 ();
  wire id_13;
endmodule
