;redcode
;assert 1
	SPL 0, <300
	SUB -7, <-127
	ADD 645, 30
	MOV -7, <-20
	CMP -1, 2
	SLT 300, 90
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-902
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-20
	ADD @3, 470
	DJN -12, @0
	SUB -100, -10
	SUB 10, 1
	SUB @127, 106
	SPL 0, <-22
	SUB @127, 106
	SLT -230, 9
	SPL 0, #-742
	JMN 0, <101
	MOV -7, <-20
	SPL 0, <-22
	SUB @130, 9
	SUB @130, 9
	JMN 0, <-22
	CMP -230, 9
	SUB -230, 9
	SUB 100, 10
	DAT <-0, #-0
	CMP #0, -640
	DAT <-0, #-0
	ADD 1, @429
	SLT 10, 801
	SLT 10, 801
	ADD -30, 9
	SUB #0, -640
	ADD 1, 100
	ADD 1, 100
	SUB -7, <-127
	SPL 0, <300
	SPL 0, <300
	SUB -7, <-127
	SPL <11
	ADD 3, @220
	SPL 0, <300
	DAT #101, #10
	SPL 0, <300
	ADD 249, 60
