// Seed: 379488294
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_18(
      .id_0(id_7), .id_1(1), .id_2(id_10), .id_3(id_12), .id_4(1)
  );
  assign id_7 = id_1;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    input logic id_2,
    output wire id_3,
    output tri0 id_4,
    output tri0 id_5,
    output tri id_6,
    output wor id_7,
    output logic id_8,
    input tri id_9,
    input supply1 id_10,
    input supply0 id_11,
    output supply1 id_12,
    input uwire id_13,
    output wor id_14,
    input tri0 id_15,
    input supply1 id_16,
    input tri1 id_17,
    input uwire id_18,
    id_20
);
  id_21(
      -1, 1, id_4, 1'b0
  );
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
  assign id_1 = -1 + id_0;
  wire id_22;
  assign id_4 = -1 - id_15;
  id_23(
      id_0 && -1
  );
  wire id_24;
  wire id_25;
  xnor primCall (id_12, id_10, id_21, id_16, id_13, id_9, id_15, id_18, id_17, id_2, id_0, id_20);
  wire id_26;
  always id_8 <= id_2;
  id_27(
      .id_0(id_8), .id_1(id_26), .id_2(-1), .id_3(-1), .id_4(-1)
  );
  wire id_28;
  wire id_29;
endmodule
