FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"GND\G";
3"TELLIE_DELAY_IN";
4"SMELLIE_DELAY_IN";
5"TELLIE_PULSE_OUT";
6"TELLIE_DELAY_OUT";
7"SMELLIE_DELAY_OUT";
8"SMELLIE_PULSE_OUT";
9"GND\G";
10"GND\G";
11"GND\G";
12"GND\G";
%"OUTPORT"
"1","(-100,1350)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"TESTPOINT_L"
"1","(-600,2400)","0","misc","I10";
;
$LOCATION"TP55"
CDS_LOCATION"TP55"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"11;
%"TESTPOINT_L"
"1","(-600,2225)","0","misc","I11";
;
$LOCATION"TP56"
CDS_LOCATION"TP56"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"8;
%"TESTPOINT_L"
"1","(-600,2125)","0","misc","I12";
;
$LOCATION"TP57"
CDS_LOCATION"TP57"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"9;
%"TESTPOINT_L"
"1","(-600,1975)","0","misc","I13";
;
$LOCATION"TP58"
CDS_LOCATION"TP58"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"5;
%"TESTPOINT_L"
"1","(-600,1875)","0","misc","I14";
;
$LOCATION"TP59"
CDS_LOCATION"TP59"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"10;
%"TESTPOINT_L"
"1","(-1700,1600)","2","misc","I15";
;
$LOCATION"TP48"
CDS_LOCATION"TP48"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"4;
%"TESTPOINT_L"
"1","(-1700,1500)","2","misc","I16";
;
$LOCATION"TP49"
CDS_LOCATION"TP49"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"2;
%"TESTPOINT_L"
"1","(-1700,1350)","2","misc","I17";
;
$LOCATION"TP50"
CDS_LOCATION"TP50"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"3;
%"TESTPOINT_L"
"1","(-1700,1250)","2","misc","I18";
;
$LOCATION"TP51"
CDS_LOCATION"TP51"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"1;
%"OUTPORT"
"1","(-100,1600)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"INPORT"
"1","(-1825,1975)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"INPORT"
"1","(-1825,2225)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(-1825,2500)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"INPORT"
"1","(-1850,2750)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"TESTPOINT_L"
"1","(-600,2750)","0","misc","I7";
;
$LOCATION"TP52"
CDS_LOCATION"TP52"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"7;
%"TESTPOINT_L"
"1","(-600,2650)","0","misc","I8";
;
$LOCATION"TP53"
CDS_LOCATION"TP53"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"12;
%"TESTPOINT_L"
"1","(-600,2500)","0","misc","I9";
;
$LOCATION"TP54"
CDS_LOCATION"TP54"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"6;
END.
