Loading plugins phase: Elapsed time ==> 0s.313ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\ryant\Documents\Princeton\!S20-21\ELE302\current_speed_control\carlab\speed_control\speed_control.cydsn\speed_control.cyprj -d CY8C5868AXI-LP035 -s C:\Users\ryant\Documents\Princeton\!S20-21\ELE302\current_speed_control\carlab\speed_control\speed_control.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.905ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.116ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  speed_control.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ryant\Documents\Princeton\!S20-21\ELE302\current_speed_control\carlab\speed_control\speed_control.cydsn\speed_control.cyprj -dcpsoc3 speed_control.v -verilog
======================================================================

======================================================================
Compiling:  speed_control.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ryant\Documents\Princeton\!S20-21\ELE302\current_speed_control\carlab\speed_control\speed_control.cydsn\speed_control.cyprj -dcpsoc3 speed_control.v -verilog
======================================================================

======================================================================
Compiling:  speed_control.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ryant\Documents\Princeton\!S20-21\ELE302\current_speed_control\carlab\speed_control\speed_control.cydsn\speed_control.cyprj -dcpsoc3 -verilog speed_control.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Feb 28 16:21:49 2021


======================================================================
Compiling:  speed_control.v
Program  :   vpp
Options  :    -yv2 -q10 speed_control.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Feb 28 16:21:49 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'speed_control.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  speed_control.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ryant\Documents\Princeton\!S20-21\ELE302\current_speed_control\carlab\speed_control\speed_control.cydsn\speed_control.cyprj -dcpsoc3 -verilog speed_control.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Feb 28 16:21:50 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ryant\Documents\Princeton\!S20-21\ELE302\current_speed_control\carlab\speed_control\speed_control.cydsn\codegentemp\speed_control.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\ryant\Documents\Princeton\!S20-21\ELE302\current_speed_control\carlab\speed_control\speed_control.cydsn\codegentemp\speed_control.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  speed_control.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ryant\Documents\Princeton\!S20-21\ELE302\current_speed_control\carlab\speed_control\speed_control.cydsn\speed_control.cyprj -dcpsoc3 -verilog speed_control.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Feb 28 16:21:51 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ryant\Documents\Princeton\!S20-21\ELE302\current_speed_control\carlab\speed_control\speed_control.cydsn\codegentemp\speed_control.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\ryant\Documents\Princeton\!S20-21\ELE302\current_speed_control\carlab\speed_control\speed_control.cydsn\codegentemp\speed_control.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\XBEE:BUART:reset_sr\
	Net_43
	Net_44
	\XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_39
	\XBEE:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\XBEE:BUART:sRX:MODULE_5:g1:a0:xeq\
	\XBEE:BUART:sRX:MODULE_5:g1:a0:xlt\
	\XBEE:BUART:sRX:MODULE_5:g1:a0:xlte\
	\XBEE:BUART:sRX:MODULE_5:g1:a0:xgt\
	\XBEE:BUART:sRX:MODULE_5:g1:a0:xgte\
	\XBEE:BUART:sRX:MODULE_5:lt\
	\XBEE:BUART:sRX:MODULE_5:eq\
	\XBEE:BUART:sRX:MODULE_5:gt\
	\XBEE:BUART:sRX:MODULE_5:gte\
	\XBEE:BUART:sRX:MODULE_5:lte\
	Net_106
	Net_107
	Net_108
	Net_110
	Net_111
	Net_112
	Net_113
	\Counter:Net_260\
	Net_67
	\Counter:Net_53\
	\Counter:TimerUDB:ctrl_ten\
	\Counter:TimerUDB:ctrl_tmode_1\
	\Counter:TimerUDB:ctrl_tmode_0\
	\Counter:TimerUDB:ctrl_ic_1\
	\Counter:TimerUDB:ctrl_ic_0\
	Net_66
	\Counter:TimerUDB:zeros_3\
	\Counter:TimerUDB:zeros_2\
	\Counter:Net_102\
	\Counter:Net_266\
	\PWM_Motor:PWMUDB:km_run\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Motor:PWMUDB:capt_rising\
	\PWM_Motor:PWMUDB:capt_falling\
	\PWM_Motor:PWMUDB:trig_rise\
	\PWM_Motor:PWMUDB:trig_fall\
	\PWM_Motor:PWMUDB:sc_kill\
	\PWM_Motor:PWMUDB:min_kill\
	\PWM_Motor:PWMUDB:km_tc\
	\PWM_Motor:PWMUDB:db_tc\
	\PWM_Motor:PWMUDB:dith_sel\
	\PWM_Motor:PWMUDB:compare2\
	\PWM_Motor:Net_101\
	Net_166
	Net_167
	\PWM_Motor:PWMUDB:MODULE_6:b_31\
	\PWM_Motor:PWMUDB:MODULE_6:b_30\
	\PWM_Motor:PWMUDB:MODULE_6:b_29\
	\PWM_Motor:PWMUDB:MODULE_6:b_28\
	\PWM_Motor:PWMUDB:MODULE_6:b_27\
	\PWM_Motor:PWMUDB:MODULE_6:b_26\
	\PWM_Motor:PWMUDB:MODULE_6:b_25\
	\PWM_Motor:PWMUDB:MODULE_6:b_24\
	\PWM_Motor:PWMUDB:MODULE_6:b_23\
	\PWM_Motor:PWMUDB:MODULE_6:b_22\
	\PWM_Motor:PWMUDB:MODULE_6:b_21\
	\PWM_Motor:PWMUDB:MODULE_6:b_20\
	\PWM_Motor:PWMUDB:MODULE_6:b_19\
	\PWM_Motor:PWMUDB:MODULE_6:b_18\
	\PWM_Motor:PWMUDB:MODULE_6:b_17\
	\PWM_Motor:PWMUDB:MODULE_6:b_16\
	\PWM_Motor:PWMUDB:MODULE_6:b_15\
	\PWM_Motor:PWMUDB:MODULE_6:b_14\
	\PWM_Motor:PWMUDB:MODULE_6:b_13\
	\PWM_Motor:PWMUDB:MODULE_6:b_12\
	\PWM_Motor:PWMUDB:MODULE_6:b_11\
	\PWM_Motor:PWMUDB:MODULE_6:b_10\
	\PWM_Motor:PWMUDB:MODULE_6:b_9\
	\PWM_Motor:PWMUDB:MODULE_6:b_8\
	\PWM_Motor:PWMUDB:MODULE_6:b_7\
	\PWM_Motor:PWMUDB:MODULE_6:b_6\
	\PWM_Motor:PWMUDB:MODULE_6:b_5\
	\PWM_Motor:PWMUDB:MODULE_6:b_4\
	\PWM_Motor:PWMUDB:MODULE_6:b_3\
	\PWM_Motor:PWMUDB:MODULE_6:b_2\
	\PWM_Motor:PWMUDB:MODULE_6:b_1\
	\PWM_Motor:PWMUDB:MODULE_6:b_0\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_168
	Net_165
	\PWM_Motor:Net_113\
	\PWM_Motor:Net_107\
	\PWM_Motor:Net_114\

    Synthesized names
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_2\

Deleted 181 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \XBEE:BUART:HalfDuplexSend\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:FinalParityType_1\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:FinalParityType_0\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:FinalAddrMode_2\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:FinalAddrMode_1\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:FinalAddrMode_0\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:tx_ctrl_mark\ to \XBEE:BUART:tx_hd_send_break\
Aliasing zero to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:tx_status_6\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:tx_status_5\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:tx_status_4\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:rx_count7_bit8_wire\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \XBEE:BUART:sRX:s23Poll:MODIN2_1\ to \XBEE:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \XBEE:BUART:sRX:s23Poll:MODIN2_0\ to \XBEE:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \XBEE:BUART:sRX:s23Poll:MODIN3_1\ to \XBEE:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \XBEE:BUART:sRX:s23Poll:MODIN3_0\ to \XBEE:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:rx_status_1\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \XBEE:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \XBEE:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing tmpOE__Hall_net_0 to one
Aliasing \Counter_Reset:clk\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \Counter_Reset:rst\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \Counter:TimerUDB:ctrl_cmode_1\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \Counter:TimerUDB:ctrl_cmode_0\ to one
Aliasing \Counter:TimerUDB:trigger_enable\ to one
Aliasing \Counter:TimerUDB:status_6\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \Counter:TimerUDB:status_5\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \Counter:TimerUDB:status_4\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \Counter:TimerUDB:status_0\ to \Counter:TimerUDB:tc_i\
Aliasing \PWM_Motor:PWMUDB:hwCapture\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:trig_out\ to one
Aliasing \PWM_Motor:PWMUDB:runmode_enable\\R\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:runmode_enable\\S\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\R\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\S\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\R\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\S\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:final_kill\ to one
Aliasing \PWM_Motor:PWMUDB:dith_count_1\\R\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:dith_count_1\\S\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:dith_count_0\\R\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:dith_count_0\\S\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:reset\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:status_6\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:status_4\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:cmp2\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:cmp1_status_reg\\R\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:cmp1_status_reg\\S\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:cmp2_status_reg\\R\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:cmp2_status_reg\\S\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:final_kill_reg\\R\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:final_kill_reg\\S\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:cs_addr_0\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:pwm1_i\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:pwm2_i\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_23\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_22\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_21\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_20\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_19\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_18\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_17\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_16\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_15\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_14\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_13\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_12\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_11\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_10\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_9\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_8\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_7\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_6\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_5\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_4\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_3\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_2\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__PWM_Output_net_0 to one
Aliasing tmpOE__LED4_net_0 to one
Aliasing \XBEE:BUART:reset_reg\\D\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \XBEE:BUART:rx_break_status\\D\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \Counter:TimerUDB:hwEnable_reg\\D\ to \Counter:TimerUDB:run_mode\
Aliasing \Counter:TimerUDB:capture_out_reg_i\\D\ to \Counter:TimerUDB:capt_fifo_load_int\
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Motor:PWMUDB:prevCapture\\D\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:trig_last\\D\ to \XBEE:BUART:tx_hd_send_break\
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Motor:PWMUDB:prevCompare1\\D\ to \PWM_Motor:PWMUDB:pwm_temp\
Aliasing \PWM_Motor:PWMUDB:tc_i_reg\\D\ to \PWM_Motor:PWMUDB:status_2\
Removing Lhs of wire \XBEE:Net_61\[2] = \XBEE:Net_9\[1]
Removing Lhs of wire \XBEE:BUART:HalfDuplexSend\[8] = \XBEE:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \XBEE:BUART:FinalParityType_1\[9] = \XBEE:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \XBEE:BUART:FinalParityType_0\[10] = \XBEE:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \XBEE:BUART:FinalAddrMode_2\[11] = \XBEE:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \XBEE:BUART:FinalAddrMode_1\[12] = \XBEE:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \XBEE:BUART:FinalAddrMode_0\[13] = \XBEE:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \XBEE:BUART:tx_ctrl_mark\[14] = \XBEE:BUART:tx_hd_send_break\[7]
Removing Rhs of wire \XBEE:BUART:tx_bitclk_enable_pre\[26] = \XBEE:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \XBEE:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \XBEE:BUART:tx_counter_tc\[73] = \XBEE:BUART:tx_counter_dp\[64]
Removing Lhs of wire \XBEE:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \XBEE:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \XBEE:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \XBEE:BUART:tx_status_1\[78] = \XBEE:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \XBEE:BUART:tx_status_3\[80] = \XBEE:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \XBEE:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[148] = \XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[150] = \XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[151] = \XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[152] = \XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = \XBEE:BUART:sRX:s23Poll:MODIN1_1\[154]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODIN1_1\[154] = \XBEE:BUART:pollcount_1\[146]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = \XBEE:BUART:sRX:s23Poll:MODIN1_0\[156]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODIN1_0\[156] = \XBEE:BUART:pollcount_0\[149]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = \XBEE:BUART:pollcount_1\[146]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODIN2_1\[165] = \XBEE:BUART:pollcount_1\[146]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = \XBEE:BUART:pollcount_0\[149]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODIN2_0\[167] = \XBEE:BUART:pollcount_0\[149]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = \XBEE:BUART:pollcount_1\[146]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = \XBEE:BUART:pollcount_0\[149]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = \XBEE:BUART:pollcount_1\[146]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODIN3_1\[179] = \XBEE:BUART:pollcount_1\[146]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = \XBEE:BUART:pollcount_0\[149]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODIN3_0\[181] = \XBEE:BUART:pollcount_0\[149]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = \XBEE:BUART:pollcount_1\[146]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = \XBEE:BUART:pollcount_0\[149]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \XBEE:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \XBEE:BUART:rx_status_2\[195] = \XBEE:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \XBEE:BUART:rx_status_3\[197] = \XBEE:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire \XBEE:BUART:sRX:cmp_vv_vv_MODGEN_4\[208] = \XBEE:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire \XBEE:BUART:sRX:cmp_vv_vv_MODGEN_5\[212] = \XBEE:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = \XBEE:BUART:sRX:MODIN4_6\[217]
Removing Lhs of wire \XBEE:BUART:sRX:MODIN4_6\[217] = \XBEE:BUART:rx_count_6\[135]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = \XBEE:BUART:sRX:MODIN4_5\[219]
Removing Lhs of wire \XBEE:BUART:sRX:MODIN4_5\[219] = \XBEE:BUART:rx_count_5\[136]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = \XBEE:BUART:sRX:MODIN4_4\[221]
Removing Lhs of wire \XBEE:BUART:sRX:MODIN4_4\[221] = \XBEE:BUART:rx_count_4\[137]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = \XBEE:BUART:sRX:MODIN4_3\[223]
Removing Lhs of wire \XBEE:BUART:sRX:MODIN4_3\[223] = \XBEE:BUART:rx_count_3\[138]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = \XBEE:BUART:rx_count_6\[135]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = \XBEE:BUART:rx_count_5\[136]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = \XBEE:BUART:rx_count_4\[137]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = \XBEE:BUART:rx_count_3\[138]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \XBEE:BUART:rx_postpoll\[94]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \XBEE:BUART:rx_parity_bit\[211]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \XBEE:BUART:rx_postpoll\[94]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \XBEE:BUART:rx_parity_bit\[211]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \XBEE:BUART:rx_postpoll\[94]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \XBEE:BUART:rx_parity_bit\[211]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_1_net_0[290] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[295] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[301] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[302] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[303] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[304] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[305] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[306] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[307] = one[4]
Removing Lhs of wire tmpOE__Hall_net_0[325] = one[4]
Removing Rhs of wire Net_80[333] = \Counter:Net_55\[362]
Removing Lhs of wire \Counter_Reset:clk\[334] = zero[27]
Removing Lhs of wire \Counter_Reset:rst\[335] = zero[27]
Removing Rhs of wire Net_126[336] = \Counter_Reset:control_out_0\[337]
Removing Rhs of wire Net_126[336] = \Counter_Reset:control_0\[360]
Removing Lhs of wire \Counter:TimerUDB:ctrl_enable\[379] = \Counter:TimerUDB:control_7\[371]
Removing Lhs of wire \Counter:TimerUDB:ctrl_cmode_1\[381] = zero[27]
Removing Lhs of wire \Counter:TimerUDB:ctrl_cmode_0\[382] = one[4]
Removing Rhs of wire \Counter:TimerUDB:timer_enable\[390] = \Counter:TimerUDB:runmode_enable\[402]
Removing Rhs of wire \Counter:TimerUDB:run_mode\[391] = \Counter:TimerUDB:hwEnable\[392]
Removing Lhs of wire \Counter:TimerUDB:run_mode\[391] = \Counter:TimerUDB:control_7\[371]
Removing Lhs of wire \Counter:TimerUDB:trigger_enable\[394] = one[4]
Removing Lhs of wire \Counter:TimerUDB:tc_i\[396] = \Counter:TimerUDB:status_tc\[393]
Removing Lhs of wire \Counter:TimerUDB:capt_fifo_load_int\[401] = \Counter:TimerUDB:capt_fifo_load\[389]
Removing Lhs of wire \Counter:TimerUDB:status_6\[404] = zero[27]
Removing Lhs of wire \Counter:TimerUDB:status_5\[405] = zero[27]
Removing Lhs of wire \Counter:TimerUDB:status_4\[406] = zero[27]
Removing Lhs of wire \Counter:TimerUDB:status_0\[407] = \Counter:TimerUDB:status_tc\[393]
Removing Lhs of wire \Counter:TimerUDB:status_1\[408] = \Counter:TimerUDB:capt_fifo_load\[389]
Removing Rhs of wire \Counter:TimerUDB:status_2\[409] = \Counter:TimerUDB:fifo_full\[410]
Removing Rhs of wire \Counter:TimerUDB:status_3\[411] = \Counter:TimerUDB:fifo_nempty\[412]
Removing Rhs of wire Net_104[414] = \PulseConvert_1:out_pulse\[501]
Removing Lhs of wire \Counter:TimerUDB:cs_addr_2\[415] = Net_104[414]
Removing Lhs of wire \Counter:TimerUDB:cs_addr_1\[416] = \Counter:TimerUDB:trig_reg\[403]
Removing Lhs of wire \Counter:TimerUDB:cs_addr_0\[417] = \Counter:TimerUDB:per_zero\[395]
Removing Lhs of wire \PWM_Motor:PWMUDB:ctrl_enable\[520] = \PWM_Motor:PWMUDB:control_7\[512]
Removing Lhs of wire \PWM_Motor:PWMUDB:hwCapture\[530] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:hwEnable\[531] = \PWM_Motor:PWMUDB:control_7\[512]
Removing Lhs of wire \PWM_Motor:PWMUDB:trig_out\[535] = one[4]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\R\[537] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\S\[538] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_enable\[539] = \PWM_Motor:PWMUDB:runmode_enable\[536]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\R\[543] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\S\[544] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\R\[545] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\S\[546] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill\[549] = one[4]
Removing Lhs of wire \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_1\[553] = \PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_1\[793]
Removing Lhs of wire \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_6_0\[555] = \PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_0\[794]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_1\\R\[556] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_1\\S\[557] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_0\\R\[558] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_0\\S\[559] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:reset\[562] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:status_6\[563] = zero[27]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_5\[564] = \PWM_Motor:PWMUDB:final_kill_reg\[578]
Removing Lhs of wire \PWM_Motor:PWMUDB:status_4\[565] = zero[27]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_3\[566] = \PWM_Motor:PWMUDB:fifo_full\[585]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_1\[568] = \PWM_Motor:PWMUDB:cmp2_status_reg\[577]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_0\[569] = \PWM_Motor:PWMUDB:cmp1_status_reg\[576]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status\[574] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2\[575] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\R\[579] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\S\[580] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\R\[581] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\S\[582] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\R\[583] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\S\[584] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_2\[586] = \PWM_Motor:PWMUDB:tc_i\[541]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_1\[587] = \PWM_Motor:PWMUDB:runmode_enable\[536]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_0\[588] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:compare1\[621] = \PWM_Motor:PWMUDB:cmp1_less\[592]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm1_i\[626] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm2_i\[628] = zero[27]
Removing Rhs of wire \PWM_Motor:Net_96\[631] = \PWM_Motor:PWMUDB:pwm_i_reg\[623]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm_temp\[634] = \PWM_Motor:PWMUDB:cmp1\[572]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_23\[675] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_22\[676] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_21\[677] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_20\[678] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_19\[679] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_18\[680] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_17\[681] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_16\[682] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_15\[683] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_14\[684] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_13\[685] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_12\[686] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_11\[687] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_10\[688] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_9\[689] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_8\[690] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_7\[691] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_6\[692] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_5\[693] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_4\[694] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_3\[695] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_2\[696] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_1\[697] = \PWM_Motor:PWMUDB:MODIN5_1\[698]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODIN5_1\[698] = \PWM_Motor:PWMUDB:dith_count_1\[552]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:a_0\[699] = \PWM_Motor:PWMUDB:MODIN5_0\[700]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODIN5_0\[700] = \PWM_Motor:PWMUDB:dith_count_0\[554]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[832] = one[4]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[833] = one[4]
Removing Rhs of wire Net_178[834] = \PWM_Motor:Net_96\[631]
Removing Lhs of wire tmpOE__PWM_Output_net_0[841] = one[4]
Removing Lhs of wire tmpOE__LED4_net_0[848] = one[4]
Removing Lhs of wire \XBEE:BUART:reset_reg\\D\[853] = zero[27]
Removing Lhs of wire \XBEE:BUART:rx_bitclk\\D\[868] = \XBEE:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \XBEE:BUART:rx_parity_error_pre\\D\[877] = \XBEE:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \XBEE:BUART:rx_break_status\\D\[878] = zero[27]
Removing Lhs of wire \Counter:TimerUDB:capture_last\\D\[882] = Net_85[330]
Removing Lhs of wire \Counter:TimerUDB:tc_reg_i\\D\[883] = \Counter:TimerUDB:status_tc\[393]
Removing Lhs of wire \Counter:TimerUDB:hwEnable_reg\\D\[884] = \Counter:TimerUDB:control_7\[371]
Removing Lhs of wire \Counter:TimerUDB:capture_out_reg_i\\D\[885] = \Counter:TimerUDB:capt_fifo_load\[389]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\D\[889] = one[4]
Removing Lhs of wire \PWM_Motor:PWMUDB:prevCapture\\D\[890] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:trig_last\\D\[891] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\D\[894] = one[4]
Removing Lhs of wire \PWM_Motor:PWMUDB:prevCompare1\\D\[897] = \PWM_Motor:PWMUDB:cmp1\[572]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\D\[898] = \PWM_Motor:PWMUDB:cmp1_status\[573]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\D\[899] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm_i_reg\\D\[901] = \PWM_Motor:PWMUDB:pwm_i\[624]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm1_i_reg\\D\[902] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm2_i_reg\\D\[903] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:tc_i_reg\\D\[904] = \PWM_Motor:PWMUDB:status_2\[567]

------------------------------------------------------
Aliased 0 equations, 219 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\XBEE:BUART:rx_addressmatch\' (cost = 0):
\XBEE:BUART:rx_addressmatch\ <= (\XBEE:BUART:rx_addressmatch2\
	OR \XBEE:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\XBEE:BUART:rx_bitclk_pre\' (cost = 1):
\XBEE:BUART:rx_bitclk_pre\ <= ((not \XBEE:BUART:rx_count_2\ and not \XBEE:BUART:rx_count_1\ and not \XBEE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBEE:BUART:rx_bitclk_pre16x\' (cost = 0):
\XBEE:BUART:rx_bitclk_pre16x\ <= ((not \XBEE:BUART:rx_count_2\ and \XBEE:BUART:rx_count_1\ and \XBEE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBEE:BUART:rx_poll_bit1\' (cost = 1):
\XBEE:BUART:rx_poll_bit1\ <= ((not \XBEE:BUART:rx_count_2\ and not \XBEE:BUART:rx_count_1\ and \XBEE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBEE:BUART:rx_poll_bit2\' (cost = 1):
\XBEE:BUART:rx_poll_bit2\ <= ((not \XBEE:BUART:rx_count_2\ and not \XBEE:BUART:rx_count_1\ and not \XBEE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBEE:BUART:pollingrange\' (cost = 4):
\XBEE:BUART:pollingrange\ <= ((not \XBEE:BUART:rx_count_2\ and not \XBEE:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\XBEE:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \XBEE:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\XBEE:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \XBEE:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\XBEE:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\XBEE:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\XBEE:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\XBEE:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\XBEE:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\XBEE:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\XBEE:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\XBEE:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\XBEE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\XBEE:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \XBEE:BUART:rx_count_6\ and not \XBEE:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\XBEE:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\XBEE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\XBEE:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \XBEE:BUART:rx_count_6\ and not \XBEE:BUART:rx_count_4\)
	OR (not \XBEE:BUART:rx_count_6\ and not \XBEE:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\XBEE:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\XBEE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\XBEE:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \XBEE:BUART:rx_count_6\ and not \XBEE:BUART:rx_count_4\)
	OR (not \XBEE:BUART:rx_count_6\ and not \XBEE:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_85' (cost = 0):
Net_85 <= (not Net_55);

Note:  Expanding virtual equation for '\Counter:TimerUDB:fifo_load_polarized\' (cost = 1):
\Counter:TimerUDB:fifo_load_polarized\ <= ((not Net_55 and not \Counter:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Counter:TimerUDB:timer_enable\' (cost = 0):
\Counter:TimerUDB:timer_enable\ <= (\Counter:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:cmp1\' (cost = 0):
\PWM_Motor:PWMUDB:cmp1\ <= (\PWM_Motor:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Motor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_Motor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Motor:PWMUDB:dith_count_1\ and \PWM_Motor:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\XBEE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \XBEE:BUART:pollcount_1\ and not \XBEE:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\XBEE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \XBEE:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\XBEE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \XBEE:BUART:pollcount_0\ and \XBEE:BUART:pollcount_1\)
	OR (not \XBEE:BUART:pollcount_1\ and \XBEE:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_Motor:PWMUDB:dith_count_0\ and \PWM_Motor:PWMUDB:dith_count_1\)
	OR (not \PWM_Motor:PWMUDB:dith_count_1\ and \PWM_Motor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\XBEE:BUART:rx_postpoll\' (cost = 72):
\XBEE:BUART:rx_postpoll\ <= (\XBEE:BUART:pollcount_1\
	OR (Net_26 and \XBEE:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \XBEE:BUART:pollcount_1\ and not Net_26 and not \XBEE:BUART:rx_parity_bit\)
	OR (not \XBEE:BUART:pollcount_1\ and not \XBEE:BUART:pollcount_0\ and not \XBEE:BUART:rx_parity_bit\)
	OR (\XBEE:BUART:pollcount_1\ and \XBEE:BUART:rx_parity_bit\)
	OR (Net_26 and \XBEE:BUART:pollcount_0\ and \XBEE:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\XBEE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \XBEE:BUART:pollcount_1\ and not Net_26 and not \XBEE:BUART:rx_parity_bit\)
	OR (not \XBEE:BUART:pollcount_1\ and not \XBEE:BUART:pollcount_0\ and not \XBEE:BUART:rx_parity_bit\)
	OR (\XBEE:BUART:pollcount_1\ and \XBEE:BUART:rx_parity_bit\)
	OR (Net_26 and \XBEE:BUART:pollcount_0\ and \XBEE:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 60 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \XBEE:BUART:rx_status_0\ to zero
Aliasing \XBEE:BUART:rx_status_6\ to zero
Aliasing \PWM_Motor:PWMUDB:final_capture\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \XBEE:BUART:rx_markspace_status\\D\ to zero
Aliasing \XBEE:BUART:rx_parity_error_status\\D\ to zero
Aliasing \XBEE:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_Motor:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \XBEE:BUART:rx_bitclk_enable\[93] = \XBEE:BUART:rx_bitclk\[141]
Removing Lhs of wire \XBEE:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \XBEE:BUART:rx_status_6\[201] = zero[27]
Removing Lhs of wire \Counter:TimerUDB:trig_reg\[403] = \Counter:TimerUDB:control_7\[371]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_capture\[590] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[803] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[813] = zero[27]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[823] = zero[27]
Removing Lhs of wire \XBEE:BUART:tx_ctrl_mark_last\\D\[860] = \XBEE:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \XBEE:BUART:rx_markspace_status\\D\[872] = zero[27]
Removing Lhs of wire \XBEE:BUART:rx_parity_error_status\\D\[873] = zero[27]
Removing Lhs of wire \XBEE:BUART:rx_addr_match_status\\D\[875] = zero[27]
Removing Lhs of wire \XBEE:BUART:rx_markspace_pre\\D\[876] = \XBEE:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \XBEE:BUART:rx_parity_bit\\D\[881] = \XBEE:BUART:rx_parity_bit\[211]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\D\[892] = \PWM_Motor:PWMUDB:control_7\[512]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\D\[900] = zero[27]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\XBEE:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \XBEE:BUART:rx_parity_bit\ and Net_26 and \XBEE:BUART:pollcount_0\)
	OR (not \XBEE:BUART:pollcount_1\ and not \XBEE:BUART:pollcount_0\ and \XBEE:BUART:rx_parity_bit\)
	OR (not \XBEE:BUART:pollcount_1\ and not Net_26 and \XBEE:BUART:rx_parity_bit\)
	OR (not \XBEE:BUART:rx_parity_bit\ and \XBEE:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ryant\Documents\Princeton\!S20-21\ELE302\current_speed_control\carlab\speed_control\speed_control.cydsn\speed_control.cyprj -dcpsoc3 speed_control.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.736ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Sunday, 28 February 2021 16:21:53
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ryant\Documents\Princeton\!S20-21\ELE302\current_speed_control\carlab\speed_control\speed_control.cydsn\speed_control.cyprj -d CY8C5868AXI-LP035 speed_control.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Motor:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \XBEE:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \XBEE:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \XBEE:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \XBEE:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \XBEE:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Reset_Clock'. Fanout=1, Signal=Net_128
    Digital Clock 1: Automatic-assigning  clock 'XBEE_IntClock'. Fanout=1, Signal=\XBEE:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock'. Fanout=4, Signal=Net_179
    Digital Clock 3: Automatic-assigning  clock 'PWM_Clock'. Fanout=1, Signal=Net_164
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \XBEE:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: XBEE_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: XBEE_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Counter:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \Counter:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Motor:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \XBEE:BUART:rx_parity_bit\, Duplicate of \XBEE:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBEE:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBEE:BUART:rx_parity_bit\ (fanout=0)

    Removing \XBEE:BUART:rx_address_detected\, Duplicate of \XBEE:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBEE:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBEE:BUART:rx_address_detected\ (fanout=0)

    Removing \XBEE:BUART:rx_parity_error_pre\, Duplicate of \XBEE:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBEE:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBEE:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \XBEE:BUART:rx_markspace_pre\, Duplicate of \XBEE:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBEE:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBEE:BUART:rx_markspace_pre\ (fanout=0)

    Removing \XBEE:BUART:rx_state_1\, Duplicate of \XBEE:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBEE:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBEE:BUART:rx_state_1\ (fanout=8)

    Removing \XBEE:BUART:tx_parity_bit\, Duplicate of \XBEE:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBEE:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBEE:BUART:tx_parity_bit\ (fanout=0)

    Removing \XBEE:BUART:tx_mark\, Duplicate of \XBEE:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBEE:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBEE:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_26 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_25 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Hall(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Hall(0)__PA ,
            fb => Net_55 ,
            pad => Hall(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_Output(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Output(0)__PA ,
            pin_input => Net_178 ,
            pad => PWM_Output(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED4(0)__PA ,
            pin_input => Net_178 ,
            pad => LED4(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_25, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBEE:BUART:txn\
        );
        Output = Net_25 (fanout=1)

    MacroCell: Name=\XBEE:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_bitclk_enable_pre\
            + !\XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              !\XBEE:BUART:tx_state_2\
        );
        Output = \XBEE:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\XBEE:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_bitclk_enable_pre\ * \XBEE:BUART:tx_fifo_empty\ * 
              \XBEE:BUART:tx_state_2\
        );
        Output = \XBEE:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\XBEE:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBEE:BUART:tx_fifo_notfull\
        );
        Output = \XBEE:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\XBEE:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\
        );
        Output = \XBEE:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\XBEE:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBEE:BUART:pollcount_1\
            + Net_26 * \XBEE:BUART:pollcount_0\
        );
        Output = \XBEE:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\XBEE:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBEE:BUART:rx_load_fifo\ * \XBEE:BUART:rx_fifofull\
        );
        Output = \XBEE:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\XBEE:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBEE:BUART:rx_fifonotempty\ * \XBEE:BUART:rx_state_stop1_reg\
        );
        Output = \XBEE:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_85, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_55
        );
        Output = Net_85 (fanout=1)

    MacroCell: Name=\Counter:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_55 * \Counter:TimerUDB:control_7\ * 
              !\Counter:TimerUDB:capture_last\
        );
        Output = \Counter:TimerUDB:capt_fifo_load\ (fanout=3)

    MacroCell: Name=\Counter:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:TimerUDB:control_7\ * \Counter:TimerUDB:per_zero\
        );
        Output = \Counter:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:runmode_enable\ * \PWM_Motor:PWMUDB:tc_i\
        );
        Output = \PWM_Motor:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\XBEE:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBEE:BUART:txn\ * \XBEE:BUART:tx_state_1\ * 
              !\XBEE:BUART:tx_bitclk\
            + \XBEE:BUART:txn\ * \XBEE:BUART:tx_state_2\
            + !\XBEE:BUART:tx_state_1\ * \XBEE:BUART:tx_state_0\ * 
              !\XBEE:BUART:tx_shift_out\ * !\XBEE:BUART:tx_state_2\
            + !\XBEE:BUART:tx_state_1\ * \XBEE:BUART:tx_state_0\ * 
              !\XBEE:BUART:tx_state_2\ * !\XBEE:BUART:tx_bitclk\
            + \XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              !\XBEE:BUART:tx_shift_out\ * !\XBEE:BUART:tx_state_2\ * 
              !\XBEE:BUART:tx_counter_dp\ * \XBEE:BUART:tx_bitclk\
        );
        Output = \XBEE:BUART:txn\ (fanout=2)

    MacroCell: Name=\XBEE:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBEE:BUART:tx_state_1\ * \XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_bitclk_enable_pre\ * \XBEE:BUART:tx_state_2\
            + \XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_2\ * 
              \XBEE:BUART:tx_counter_dp\ * \XBEE:BUART:tx_bitclk\
            + \XBEE:BUART:tx_state_0\ * !\XBEE:BUART:tx_state_2\ * 
              \XBEE:BUART:tx_bitclk\
        );
        Output = \XBEE:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\XBEE:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_bitclk_enable_pre\ * !\XBEE:BUART:tx_fifo_empty\
            + !\XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              !\XBEE:BUART:tx_fifo_empty\ * !\XBEE:BUART:tx_state_2\
            + \XBEE:BUART:tx_state_1\ * \XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_bitclk_enable_pre\ * \XBEE:BUART:tx_fifo_empty\ * 
              \XBEE:BUART:tx_state_2\
            + \XBEE:BUART:tx_state_0\ * !\XBEE:BUART:tx_state_2\ * 
              \XBEE:BUART:tx_bitclk\
        );
        Output = \XBEE:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\XBEE:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_bitclk_enable_pre\ * \XBEE:BUART:tx_state_2\
            + \XBEE:BUART:tx_state_1\ * \XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_bitclk_enable_pre\ * \XBEE:BUART:tx_state_2\
            + \XBEE:BUART:tx_state_1\ * \XBEE:BUART:tx_state_0\ * 
              !\XBEE:BUART:tx_state_2\ * \XBEE:BUART:tx_bitclk\
            + \XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_2\ * 
              \XBEE:BUART:tx_counter_dp\ * \XBEE:BUART:tx_bitclk\
        );
        Output = \XBEE:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\XBEE:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_state_2\
            + !\XBEE:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBEE:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\XBEE:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBEE:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\XBEE:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * !\XBEE:BUART:rx_state_3\ * 
              \XBEE:BUART:rx_state_2\ * !\XBEE:BUART:pollcount_1\ * !Net_26
            + !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * !\XBEE:BUART:rx_state_3\ * 
              \XBEE:BUART:rx_state_2\ * !\XBEE:BUART:pollcount_1\ * 
              !\XBEE:BUART:pollcount_0\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_5\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_4\
        );
        Output = \XBEE:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\XBEE:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * \XBEE:BUART:rx_state_3\ * 
              !\XBEE:BUART:rx_state_2\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_5\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_4\
        );
        Output = \XBEE:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\XBEE:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * \XBEE:BUART:rx_state_3\ * 
              \XBEE:BUART:rx_state_2\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_5\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_4\
        );
        Output = \XBEE:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\XBEE:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * \XBEE:BUART:rx_state_3\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * \XBEE:BUART:rx_state_2\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * !Net_26 * 
              \XBEE:BUART:rx_last\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_5\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_4\
        );
        Output = \XBEE:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\XBEE:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBEE:BUART:rx_count_2\ * !\XBEE:BUART:rx_count_1\ * 
              !\XBEE:BUART:rx_count_0\
        );
        Output = \XBEE:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\XBEE:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_state_3\ * \XBEE:BUART:rx_state_2\
        );
        Output = \XBEE:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\XBEE:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBEE:BUART:rx_count_2\ * !\XBEE:BUART:rx_count_1\ * 
              !\XBEE:BUART:pollcount_1\ * Net_26 * \XBEE:BUART:pollcount_0\
            + !\XBEE:BUART:rx_count_2\ * !\XBEE:BUART:rx_count_1\ * 
              \XBEE:BUART:pollcount_1\ * !Net_26
            + !\XBEE:BUART:rx_count_2\ * !\XBEE:BUART:rx_count_1\ * 
              \XBEE:BUART:pollcount_1\ * !\XBEE:BUART:pollcount_0\
        );
        Output = \XBEE:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\XBEE:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBEE:BUART:rx_count_2\ * !\XBEE:BUART:rx_count_1\ * !Net_26 * 
              \XBEE:BUART:pollcount_0\
            + !\XBEE:BUART:rx_count_2\ * !\XBEE:BUART:rx_count_1\ * Net_26 * 
              !\XBEE:BUART:pollcount_0\
        );
        Output = \XBEE:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\XBEE:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * \XBEE:BUART:rx_state_3\ * 
              \XBEE:BUART:rx_state_2\ * !\XBEE:BUART:pollcount_1\ * !Net_26
            + !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * \XBEE:BUART:rx_state_3\ * 
              \XBEE:BUART:rx_state_2\ * !\XBEE:BUART:pollcount_1\ * 
              !\XBEE:BUART:pollcount_0\
        );
        Output = \XBEE:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\XBEE:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_26
        );
        Output = \XBEE:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Counter:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_55
        );
        Output = \Counter:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=Net_104, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_126 * !\PulseConvert_1:out_sample\
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = Net_104 (fanout=4)

    MacroCell: Name=\PulseConvert_1:in_sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_128) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_126
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:in_sample\ (fanout=3)

    MacroCell: Name=\PulseConvert_1:out_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_126
            + !Net_104 * \PulseConvert_1:in_sample\ * 
              !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:out_sample\ (fanout=3)

    MacroCell: Name=\PWM_Motor:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:control_7\
        );
        Output = \PWM_Motor:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Motor:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor:PWMUDB:prevCompare1\ * \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_178, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:runmode_enable\ * 
              \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = Net_178 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\XBEE:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \XBEE:Net_9\ ,
            cs_addr_2 => \XBEE:BUART:tx_state_1\ ,
            cs_addr_1 => \XBEE:BUART:tx_state_0\ ,
            cs_addr_0 => \XBEE:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \XBEE:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \XBEE:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \XBEE:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \XBEE:Net_9\ ,
            cs_addr_0 => \XBEE:BUART:counter_load_not\ ,
            ce0_reg => \XBEE:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \XBEE:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBEE:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \XBEE:Net_9\ ,
            cs_addr_2 => \XBEE:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \XBEE:BUART:rx_state_0\ ,
            cs_addr_0 => \XBEE:BUART:rx_bitclk_enable\ ,
            route_si => \XBEE:BUART:rx_postpoll\ ,
            f0_load => \XBEE:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \XBEE:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \XBEE:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Counter:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_179 ,
            cs_addr_2 => Net_104 ,
            cs_addr_1 => \Counter:TimerUDB:control_7\ ,
            cs_addr_0 => \Counter:TimerUDB:per_zero\ ,
            f0_load => \Counter:TimerUDB:capt_fifo_load\ ,
            chain_out => \Counter:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Counter:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_179 ,
            cs_addr_2 => Net_104 ,
            cs_addr_1 => \Counter:TimerUDB:control_7\ ,
            cs_addr_0 => \Counter:TimerUDB:per_zero\ ,
            f0_load => \Counter:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Counter:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Counter:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Counter:TimerUDB:status_2\ ,
            chain_in => \Counter:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PWM_Motor:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_164 ,
            cs_addr_2 => \PWM_Motor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Motor:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Motor:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Motor:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\XBEE:BUART:sTX:TxSts\
        PORT MAP (
            clock => \XBEE:Net_9\ ,
            status_3 => \XBEE:BUART:tx_fifo_notfull\ ,
            status_2 => \XBEE:BUART:tx_status_2\ ,
            status_1 => \XBEE:BUART:tx_fifo_empty\ ,
            status_0 => \XBEE:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBEE:BUART:sRX:RxSts\
        PORT MAP (
            clock => \XBEE:Net_9\ ,
            status_5 => \XBEE:BUART:rx_status_5\ ,
            status_4 => \XBEE:BUART:rx_status_4\ ,
            status_3 => \XBEE:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_104 ,
            clock => Net_179 ,
            status_3 => \Counter:TimerUDB:status_3\ ,
            status_2 => \Counter:TimerUDB:status_2\ ,
            status_1 => \Counter:TimerUDB:capt_fifo_load\ ,
            status_0 => \Counter:TimerUDB:status_tc\ ,
            interrupt => Net_80 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Motor:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_164 ,
            status_3 => \PWM_Motor:PWMUDB:status_3\ ,
            status_2 => \PWM_Motor:PWMUDB:status_2\ ,
            status_0 => \PWM_Motor:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Counter_Reset:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Counter_Reset:control_7\ ,
            control_6 => \Counter_Reset:control_6\ ,
            control_5 => \Counter_Reset:control_5\ ,
            control_4 => \Counter_Reset:control_4\ ,
            control_3 => \Counter_Reset:control_3\ ,
            control_2 => \Counter_Reset:control_2\ ,
            control_1 => \Counter_Reset:control_1\ ,
            control_0 => Net_126 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_179 ,
            control_7 => \Counter:TimerUDB:control_7\ ,
            control_6 => \Counter:TimerUDB:control_6\ ,
            control_5 => \Counter:TimerUDB:control_5\ ,
            control_4 => \Counter:TimerUDB:control_4\ ,
            control_3 => \Counter:TimerUDB:control_3\ ,
            control_2 => \Counter:TimerUDB:control_2\ ,
            control_1 => \Counter:TimerUDB:control_1\ ,
            control_0 => \Counter:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Motor:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_164 ,
            control_7 => \PWM_Motor:PWMUDB:control_7\ ,
            control_6 => \PWM_Motor:PWMUDB:control_6\ ,
            control_5 => \PWM_Motor:PWMUDB:control_5\ ,
            control_4 => \PWM_Motor:PWMUDB:control_4\ ,
            control_3 => \PWM_Motor:PWMUDB:control_3\ ,
            control_2 => \PWM_Motor:PWMUDB:control_2\ ,
            control_1 => \PWM_Motor:PWMUDB:control_1\ ,
            control_0 => \PWM_Motor:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\XBEE:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \XBEE:Net_9\ ,
            load => \XBEE:BUART:rx_counter_load\ ,
            count_6 => \XBEE:BUART:rx_count_6\ ,
            count_5 => \XBEE:BUART:rx_count_5\ ,
            count_4 => \XBEE:BUART:rx_count_4\ ,
            count_3 => \XBEE:BUART:rx_count_3\ ,
            count_2 => \XBEE:BUART:rx_count_2\ ,
            count_1 => \XBEE:BUART:rx_count_1\ ,
            count_0 => \XBEE:BUART:rx_count_0\ ,
            tc => \XBEE:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Hall_Interrupt
        PORT MAP (
            interrupt => Net_85 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Counter_Interrupt
        PORT MAP (
            interrupt => Net_80 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   15 :   57 :   72 : 20.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   36 :  156 :  192 : 18.75 %
  Unique P-terms              :   56 :  328 :  384 : 14.58 %
  Total P-terms               :   68 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.213ms
Tech Mapping phase: Elapsed time ==> 0s.379ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(4)][IoId=(6)] : Hall(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : LED4(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : PWM_Output(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Rx_1(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.532ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   15 :   33 :   48 :  31.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.40
                   Pterms :            4.27
               Macrocells :            2.40
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.116ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       8.63 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\XBEE:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBEE:BUART:pollcount_1\
            + Net_26 * \XBEE:BUART:pollcount_0\
        );
        Output = \XBEE:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\XBEE:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_state_3\ * \XBEE:BUART:rx_state_2\
        );
        Output = \XBEE:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBEE:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBEE:BUART:rx_load_fifo\ * \XBEE:BUART:rx_fifofull\
        );
        Output = \XBEE:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Motor:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:runmode_enable\ * \PWM_Motor:PWMUDB:tc_i\
        );
        Output = \PWM_Motor:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBEE:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBEE:BUART:rx_fifonotempty\ * \XBEE:BUART:rx_state_stop1_reg\
        );
        Output = \XBEE:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\XBEE:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \XBEE:Net_9\ ,
        cs_addr_2 => \XBEE:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \XBEE:BUART:rx_state_0\ ,
        cs_addr_0 => \XBEE:BUART:rx_bitclk_enable\ ,
        route_si => \XBEE:BUART:rx_postpoll\ ,
        f0_load => \XBEE:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \XBEE:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \XBEE:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\XBEE:BUART:sRX:RxSts\
    PORT MAP (
        clock => \XBEE:Net_9\ ,
        status_5 => \XBEE:BUART:rx_status_5\ ,
        status_4 => \XBEE:BUART:rx_status_4\ ,
        status_3 => \XBEE:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\XBEE:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * !\XBEE:BUART:rx_state_3\ * 
              \XBEE:BUART:rx_state_2\ * !\XBEE:BUART:pollcount_1\ * !Net_26
            + !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * !\XBEE:BUART:rx_state_3\ * 
              \XBEE:BUART:rx_state_2\ * !\XBEE:BUART:pollcount_1\ * 
              !\XBEE:BUART:pollcount_0\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_5\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_4\
        );
        Output = \XBEE:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\XBEE:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * \XBEE:BUART:rx_state_3\ * 
              \XBEE:BUART:rx_state_2\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_5\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_4\
        );
        Output = \XBEE:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBEE:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBEE:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBEE:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * \XBEE:BUART:rx_state_3\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * \XBEE:BUART:rx_state_2\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * !Net_26 * 
              \XBEE:BUART:rx_last\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_5\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_4\
        );
        Output = \XBEE:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBEE:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * \XBEE:BUART:rx_state_3\ * 
              !\XBEE:BUART:rx_state_2\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_5\
            + !\XBEE:BUART:tx_ctrl_mark_last\ * \XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\ * 
              !\XBEE:BUART:rx_count_6\ * !\XBEE:BUART:rx_count_4\
        );
        Output = \XBEE:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBEE:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * \XBEE:BUART:rx_state_3\ * 
              \XBEE:BUART:rx_state_2\ * !\XBEE:BUART:pollcount_1\ * !Net_26
            + !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              \XBEE:BUART:rx_bitclk_enable\ * \XBEE:BUART:rx_state_3\ * 
              \XBEE:BUART:rx_state_2\ * !\XBEE:BUART:pollcount_1\ * 
              !\XBEE:BUART:pollcount_0\
        );
        Output = \XBEE:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\XBEE:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \XBEE:Net_9\ ,
        load => \XBEE:BUART:rx_counter_load\ ,
        count_6 => \XBEE:BUART:rx_count_6\ ,
        count_5 => \XBEE:BUART:rx_count_5\ ,
        count_4 => \XBEE:BUART:rx_count_4\ ,
        count_3 => \XBEE:BUART:rx_count_3\ ,
        count_2 => \XBEE:BUART:rx_count_2\ ,
        count_1 => \XBEE:BUART:rx_count_1\ ,
        count_0 => \XBEE:BUART:rx_count_0\ ,
        tc => \XBEE:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\XBEE:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBEE:BUART:rx_count_2\ * !\XBEE:BUART:rx_count_1\ * 
              !\XBEE:BUART:rx_count_0\
        );
        Output = \XBEE:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBEE:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBEE:BUART:rx_count_2\ * !\XBEE:BUART:rx_count_1\ * 
              !\XBEE:BUART:pollcount_1\ * Net_26 * \XBEE:BUART:pollcount_0\
            + !\XBEE:BUART:rx_count_2\ * !\XBEE:BUART:rx_count_1\ * 
              \XBEE:BUART:pollcount_1\ * !Net_26
            + !\XBEE:BUART:rx_count_2\ * !\XBEE:BUART:rx_count_1\ * 
              \XBEE:BUART:pollcount_1\ * !\XBEE:BUART:pollcount_0\
        );
        Output = \XBEE:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBEE:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBEE:BUART:rx_count_2\ * !\XBEE:BUART:rx_count_1\ * !Net_26 * 
              \XBEE:BUART:pollcount_0\
            + !\XBEE:BUART:rx_count_2\ * !\XBEE:BUART:rx_count_1\ * Net_26 * 
              !\XBEE:BUART:pollcount_0\
        );
        Output = \XBEE:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBEE:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_26
        );
        Output = \XBEE:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Motor:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:control_7\
        );
        Output = \PWM_Motor:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_178, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:runmode_enable\ * 
              \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = Net_178 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Motor:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Motor:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor:PWMUDB:prevCompare1\ * \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Motor:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_164 ,
        cs_addr_2 => \PWM_Motor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Motor:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Motor:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Motor:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Motor:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_164 ,
        status_3 => \PWM_Motor:PWMUDB:status_3\ ,
        status_2 => \PWM_Motor:PWMUDB:status_2\ ,
        status_0 => \PWM_Motor:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Motor:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_164 ,
        control_7 => \PWM_Motor:PWMUDB:control_7\ ,
        control_6 => \PWM_Motor:PWMUDB:control_6\ ,
        control_5 => \PWM_Motor:PWMUDB:control_5\ ,
        control_4 => \PWM_Motor:PWMUDB:control_4\ ,
        control_3 => \PWM_Motor:PWMUDB:control_3\ ,
        control_2 => \PWM_Motor:PWMUDB:control_2\ ,
        control_1 => \PWM_Motor:PWMUDB:control_1\ ,
        control_0 => \PWM_Motor:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_25, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBEE:BUART:txn\
        );
        Output = Net_25 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBEE:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_bitclk_enable_pre\ * \XBEE:BUART:tx_state_2\
            + \XBEE:BUART:tx_state_1\ * \XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_bitclk_enable_pre\ * \XBEE:BUART:tx_state_2\
            + \XBEE:BUART:tx_state_1\ * \XBEE:BUART:tx_state_0\ * 
              !\XBEE:BUART:tx_state_2\ * \XBEE:BUART:tx_bitclk\
            + \XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_2\ * 
              \XBEE:BUART:tx_counter_dp\ * \XBEE:BUART:tx_bitclk\
        );
        Output = \XBEE:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\XBEE:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBEE:BUART:txn\ * \XBEE:BUART:tx_state_1\ * 
              !\XBEE:BUART:tx_bitclk\
            + \XBEE:BUART:txn\ * \XBEE:BUART:tx_state_2\
            + !\XBEE:BUART:tx_state_1\ * \XBEE:BUART:tx_state_0\ * 
              !\XBEE:BUART:tx_shift_out\ * !\XBEE:BUART:tx_state_2\
            + !\XBEE:BUART:tx_state_1\ * \XBEE:BUART:tx_state_0\ * 
              !\XBEE:BUART:tx_state_2\ * !\XBEE:BUART:tx_bitclk\
            + \XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              !\XBEE:BUART:tx_shift_out\ * !\XBEE:BUART:tx_state_2\ * 
              !\XBEE:BUART:tx_counter_dp\ * \XBEE:BUART:tx_bitclk\
        );
        Output = \XBEE:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBEE:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_state_2\
            + !\XBEE:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBEE:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBEE:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_bitclk_enable_pre\ * \XBEE:BUART:tx_fifo_empty\ * 
              \XBEE:BUART:tx_state_2\
        );
        Output = \XBEE:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\XBEE:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBEE:BUART:tx_ctrl_mark_last\ * !\XBEE:BUART:rx_state_0\ * 
              !\XBEE:BUART:rx_state_3\ * !\XBEE:BUART:rx_state_2\
        );
        Output = \XBEE:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\XBEE:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBEE:BUART:tx_fifo_notfull\
        );
        Output = \XBEE:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\XBEE:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \XBEE:Net_9\ ,
        cs_addr_2 => \XBEE:BUART:tx_state_1\ ,
        cs_addr_1 => \XBEE:BUART:tx_state_0\ ,
        cs_addr_0 => \XBEE:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \XBEE:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \XBEE:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \XBEE:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\XBEE:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBEE:BUART:tx_state_1\ * \XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_bitclk_enable_pre\ * \XBEE:BUART:tx_state_2\
            + \XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_2\ * 
              \XBEE:BUART:tx_counter_dp\ * \XBEE:BUART:tx_bitclk\
            + \XBEE:BUART:tx_state_0\ * !\XBEE:BUART:tx_state_2\ * 
              \XBEE:BUART:tx_bitclk\
        );
        Output = \XBEE:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\XBEE:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBEE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_bitclk_enable_pre\ * !\XBEE:BUART:tx_fifo_empty\
            + !\XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              !\XBEE:BUART:tx_fifo_empty\ * !\XBEE:BUART:tx_state_2\
            + \XBEE:BUART:tx_state_1\ * \XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_bitclk_enable_pre\ * \XBEE:BUART:tx_fifo_empty\ * 
              \XBEE:BUART:tx_state_2\
            + \XBEE:BUART:tx_state_0\ * !\XBEE:BUART:tx_state_2\ * 
              \XBEE:BUART:tx_bitclk\
        );
        Output = \XBEE:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBEE:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              \XBEE:BUART:tx_bitclk_enable_pre\
            + !\XBEE:BUART:tx_state_1\ * !\XBEE:BUART:tx_state_0\ * 
              !\XBEE:BUART:tx_state_2\
        );
        Output = \XBEE:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \XBEE:Net_9\ ,
        cs_addr_0 => \XBEE:BUART:counter_load_not\ ,
        ce0_reg => \XBEE:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \XBEE:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\XBEE:BUART:sTX:TxSts\
    PORT MAP (
        clock => \XBEE:Net_9\ ,
        status_3 => \XBEE:BUART:tx_fifo_notfull\ ,
        status_2 => \XBEE:BUART:tx_status_2\ ,
        status_1 => \XBEE:BUART:tx_fifo_empty\ ,
        status_0 => \XBEE:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PulseConvert_1:out_sample\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_126
            + !Net_104 * \PulseConvert_1:in_sample\ * 
              !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:out_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_85, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_55
        );
        Output = Net_85 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_104, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_179) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_126 * !\PulseConvert_1:out_sample\
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = Net_104 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:TimerUDB:control_7\ * \Counter:TimerUDB:per_zero\
        );
        Output = \Counter:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_179 ,
        cs_addr_2 => Net_104 ,
        cs_addr_1 => \Counter:TimerUDB:control_7\ ,
        cs_addr_0 => \Counter:TimerUDB:per_zero\ ,
        f0_load => \Counter:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Counter:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Counter:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Counter:TimerUDB:status_2\ ,
        chain_in => \Counter:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Counter:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_104 ,
        clock => Net_179 ,
        status_3 => \Counter:TimerUDB:status_3\ ,
        status_2 => \Counter:TimerUDB:status_2\ ,
        status_1 => \Counter:TimerUDB:capt_fifo_load\ ,
        status_0 => \Counter:TimerUDB:status_tc\ ,
        interrupt => Net_80 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_179 ,
        control_7 => \Counter:TimerUDB:control_7\ ,
        control_6 => \Counter:TimerUDB:control_6\ ,
        control_5 => \Counter:TimerUDB:control_5\ ,
        control_4 => \Counter:TimerUDB:control_4\ ,
        control_3 => \Counter:TimerUDB:control_3\ ,
        control_2 => \Counter:TimerUDB:control_2\ ,
        control_1 => \Counter:TimerUDB:control_1\ ,
        control_0 => \Counter:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PulseConvert_1:in_sample\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_128) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_126
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:in_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_55 * \Counter:TimerUDB:control_7\ * 
              !\Counter:TimerUDB:capture_last\
        );
        Output = \Counter:TimerUDB:capt_fifo_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_55
        );
        Output = \Counter:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_179 ,
        cs_addr_2 => Net_104 ,
        cs_addr_1 => \Counter:TimerUDB:control_7\ ,
        cs_addr_0 => \Counter:TimerUDB:per_zero\ ,
        f0_load => \Counter:TimerUDB:capt_fifo_load\ ,
        chain_out => \Counter:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Counter_Reset:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Counter_Reset:control_7\ ,
        control_6 => \Counter_Reset:control_6\ ,
        control_5 => \Counter_Reset:control_5\ ,
        control_4 => \Counter_Reset:control_4\ ,
        control_3 => \Counter_Reset:control_3\ ,
        control_2 => \Counter_Reset:control_2\ ,
        control_1 => \Counter_Reset:control_1\ ,
        control_0 => Net_126 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Counter_Interrupt
        PORT MAP (
            interrupt => Net_80 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Hall_Interrupt
        PORT MAP (
            interrupt => Net_85 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=4]: 
Pin : Name = PWM_Output(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Output(0)__PA ,
        pin_input => Net_178 ,
        pad => PWM_Output(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Hall(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Hall(0)__PA ,
        fb => Net_55 ,
        pad => Hall(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_26 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED4(0)__PA ,
        pin_input => Net_178 ,
        pad => LED4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_25 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_128 ,
            dclk_0 => Net_128_local ,
            dclk_glb_1 => \XBEE:Net_9\ ,
            dclk_1 => \XBEE:Net_9_local\ ,
            dclk_glb_2 => Net_179 ,
            dclk_2 => Net_179_local ,
            dclk_glb_3 => Net_164 ,
            dclk_3 => Net_164_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+------------
   4 |   4 |     * |      NONE |         CMOS_OUT |    PWM_Output(0) | In(Net_178)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Hall(0) | FB(Net_55)
-----+-----+-------+-----------+------------------+------------------+------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_26)
     |   3 |     * |      NONE |         CMOS_OUT |          LED4(0) | In(Net_178)
     |   6 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_25)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.073ms
Digital Placement phase: Elapsed time ==> 2s.291ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "speed_control_r.vh2" --pcf-path "speed_control.pco" --des-name "speed_control" --dsf-path "speed_control.dsf" --sdc-path "speed_control.sdc" --lib-path "speed_control_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.949ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.496ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.058ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in speed_control_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.104ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.496ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.567ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.567ms
API generation phase: Elapsed time ==> 3s.232ms
Dependency generation phase: Elapsed time ==> 0s.068ms
Cleanup phase: Elapsed time ==> 0s.002ms
