Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 13 19:54:19 2023
| Host         : LAPTOP-78477V77 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            5 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                       Enable Signal                       |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  tft_clk_wiz_inst/inst/clk_out1 |                                                           |                                                           |                2 |              2 |         1.00 |
|  tft_clk_wiz_inst/inst/clk_out1 | ili9341_controller_inst/lcd_counter/x_counter/last_tick_x | ili9341_controller_inst/lcd_counter/x_counter/SR[0]       |                1 |              2 |         2.00 |
|  tft_clk_wiz_inst/inst/clk_out1 | ili9341_controller_inst/lcd_counter/x_counter/last_tick_x |                                                           |                3 |              7 |         2.33 |
|  tft_clk_wiz_inst/inst/clk_out1 |                                                           | ili9341_controller_inst/lcd_counter/x_counter/last_tick_x |                5 |              9 |         1.80 |
+---------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


