MEM_MAP_THRESHOLD 32 VARIABLES {} IS_CLASS_METHOD 0 TOP_PORTS {0 {POLARITY 1 WIDTH 8 FUNC DATA name INPUT DATAMODE IN} 1 {POLARITY 1 WIDTH 8 FUNC DATA name OUTPUT DATAMODE OUT} 2 {POLARITY 1 WIDTH 1 FUNC CLOCK name clk DATAMODE IN} 3 {POLARITY 1 WIDTH 1 FUNC RESET_SYNC name rst DATAMODE IN}} IS_STATIC 1 TARGET_PLATFORM x86 FILES { ../../../src/fpga_temp_match.cpp} IS_SYSTEMC false IS_HIER false LINKAGE C++ FORMALS {0 {CDECL {ac_channel<ac_int<8, false > > &#v} CTYPE {ac_channel<ac_int<8, false > > &} PROPERTIES {SLEC_FILE_NAME {name SLEC_FILE_NAME VALUE ../../../src/fpga_temp_match.cpp type string} SLEC_LINE_NUMBER {name SLEC_LINE_NUMBER VALUE 4 type int}} FIELDS_PRESERVE_STRUCT {} STORAGE_TYPE {} VALUE_CDECL {ac_channel<ac_int<8, false > > #v} DATAMODE LOCAL name INPUT VALUE_CTYPE {ac_channel<ac_int<8, false > >} IS_THIS_POINTER 0 IS_PRESERVE_STRUCT 0 VALUE_EXPR #v IS_POINTER 1 FIELDS {0 {BIT_LENGTH 8 ACCESS_EXPR {#v.ac_channel<ac_int<8, false > >::chan} VALUE_ACCESS_EXPR {#v.ac_channel<ac_int<8, false > >::chan} CTYPE {ac_int<8, false >} IS_SIGNED 0 PROPERTIES {ACH_FD_FILE_NAME {name ACH_FD_FILE_NAME VALUE fpga_temp_match.cpp type string} ACH_FD_LINE_NUMBER {name ACH_FD_LINE_NUMBER VALUE 4 type int} ACH_FILE_NAME {name ACH_FILE_NAME VALUE fpga_temp_match.cpp type string} ACH_LINE_NUMBER {name ACH_LINE_NUMBER VALUE 4 type int} ACH_TYPE_FILE_NAME {name ACH_TYPE_FILE_NAME VALUE ac_int.h type string} ACH_TYPE_LINE_NUMBER {name ACH_TYPE_LINE_NUMBER VALUE 1800 type int} MIO_NAME {name MIO_NAME VALUE core type string} SLEC_NAME {name SLEC_NAME VALUE SAD_MATCH(ac_channel<ac_int<8,false>>&,ac_channel<ac_int<8,false>>&)#0:INPUT type string}} DATAMODE IN IS_ENUM 0 name INPUT DIMENSIONS {} IS_POINTER 1 IS_CHANNEL 1}}} 1 {CDECL {ac_channel<ac_int<8, false > > &#v} CTYPE {ac_channel<ac_int<8, false > > &} PROPERTIES {SLEC_FILE_NAME {name SLEC_FILE_NAME VALUE ../../../src/fpga_temp_match.cpp type string} SLEC_LINE_NUMBER {name SLEC_LINE_NUMBER VALUE 4 type int}} FIELDS_PRESERVE_STRUCT {} STORAGE_TYPE {} VALUE_CDECL {ac_channel<ac_int<8, false > > #v} DATAMODE LOCAL name OUTPUT VALUE_CTYPE {ac_channel<ac_int<8, false > >} IS_THIS_POINTER 0 IS_PRESERVE_STRUCT 0 VALUE_EXPR #v IS_POINTER 1 FIELDS {0 {BIT_LENGTH 8 ACCESS_EXPR {#v.ac_channel<ac_int<8, false > >::chan} VALUE_ACCESS_EXPR {#v.ac_channel<ac_int<8, false > >::chan} CTYPE {ac_int<8, false >} IS_SIGNED 0 PROPERTIES {ACH_FD_FILE_NAME {name ACH_FD_FILE_NAME VALUE fpga_temp_match.cpp type string} ACH_FD_LINE_NUMBER {name ACH_FD_LINE_NUMBER VALUE 4 type int} ACH_FILE_NAME {name ACH_FILE_NAME VALUE fpga_temp_match.cpp type string} ACH_LINE_NUMBER {name ACH_LINE_NUMBER VALUE 4 type int} ACH_TYPE_FILE_NAME {name ACH_TYPE_FILE_NAME VALUE ac_int.h type string} ACH_TYPE_LINE_NUMBER {name ACH_TYPE_LINE_NUMBER VALUE 1800 type int} MIO_NAME {name MIO_NAME VALUE core type string} SLEC_NAME {name SLEC_NAME VALUE SAD_MATCH(ac_channel<ac_int<8,false>>&,ac_channel<ac_int<8,false>>&)#0:OUTPUT type string}} DATAMODE OUT IS_ENUM 0 name OUTPUT DIMENSIONS {} IS_POINTER 1 IS_CHANNEL 1}}} RETURN_VALUE {CDECL {void #v} CTYPE void PROPERTIES {SLEC_FILE_NAME {name SLEC_FILE_NAME VALUE ../../../src/fpga_temp_match.cpp type string} SLEC_LINE_NUMBER {name SLEC_LINE_NUMBER VALUE 4 type int}} STORAGE_TYPE {} VALUE_CDECL {void #v} DATAMODE LOCAL name return VALUE_CTYPE void IS_THIS_POINTER 0 IS_PRESERVE_STRUCT 0 VALUE_EXPR #v IS_POINTER 0 FIELDS {}}} CLASS_NAME {} TOP_HEADERS ../../../src/fpga_temp_matching.h COMPILER_FLAGS { -I$MGC_HOME/shared/include -std=c++11  } CCORE_LIST {} name SAD_MATCH ORIG_TEMPLATE_DECLARATION {} USER_INFO mdk CATAPULT_VERSION 8.2 HDR_SEARCH_PATH ../../../src
