{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.452736",
   "Default View_TopLeft":"-1257,-349",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI_LITE -pg 1 -lvl 0 -x -700 -y 0 -defaultsOSRD
preplace port WeightBuffer -pg 1 -lvl 6 -x 2050 -y 410 -defaultsOSRD
preplace port Generate_ID -pg 1 -lvl 6 -x 2050 -y 620 -defaultsOSRD
preplace port port-id_cdma_introut -pg 1 -lvl 6 -x 2050 -y -80 -defaultsOSRD
preplace port port-id_Sys_Rst_n -pg 1 -lvl 6 -x 2050 -y 1210 -defaultsOSRD
preplace port port-id_Sys_Clk -pg 1 -lvl 6 -x 2050 -y 1230 -defaultsOSRD
preplace portBus ctr_fpga -pg 1 -lvl 0 -x -700 -y -240 -defaultsOSRD
preplace portBus out_K -pg 1 -lvl 6 -x 2050 -y -240 -defaultsOSRD
preplace portBus out_hash_code -pg 1 -lvl 6 -x 2050 -y -260 -defaultsOSRD
preplace portBus ctr_arm -pg 1 -lvl 6 -x 2050 -y -280 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1520 -y 410 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 4 -x 1520 -y 620 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 1 -x -200 -y -50 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 570 -y 220 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 570 -y 600 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 2 -x 570 -y 780 -defaultsOSRD
preplace inst proc_sys_reset_2 -pg 1 -lvl 2 -x 570 -y 960 -defaultsOSRD
preplace inst graph_reg_1 -pg 1 -lvl 4 -x 1520 -y -260 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 1150 -y 1540 -defaultsOSRD
preplace inst proc_sys_reset_3 -pg 1 -lvl 3 -x 1150 -y 990 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 4 -x 1520 -y 1570 -defaultsOSRD
preplace inst zynq_ultra_ps_e_1 -pg 1 -lvl 2 -x 570 -y 1200 -defaultsOSRD
preplace inst smartconnect_2 -pg 1 -lvl 1 -x -200 -y 530 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 5 -x 1880 -y 250 -defaultsOSRD
preplace netloc axi_cdma_0_cdma_introut 1 1 5 NJ -40 NJ -40 N -40 NJ -40 2010
preplace netloc axi_intc_0_irq 1 1 4 30 1100 NJ 1100 NJ 1100 1670
preplace netloc clk_wiz_0_clk_out1 1 1 2 -10 310 890
preplace netloc clk_wiz_0_clk_out2 1 1 3 20 1060 900 1420 1320
preplace netloc clk_wiz_0_clk_out3 1 2 1 910 230n
preplace netloc clk_wiz_0_locked 1 1 2 0 470 930
preplace netloc graph_reg_1_out_K 1 4 2 N -240 N
preplace netloc graph_reg_1_out_hash_code 1 4 2 N -260 N
preplace netloc graph_reg_1_out_reg0 1 4 2 N -280 N
preplace netloc in_reg0_0_1 1 0 4 NJ -240 NJ -240 NJ -240 1320
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 0 5 -650 210 -20 480 940 480 1340 270 N
preplace netloc proc_sys_reset_2_peripheral_aresetn 1 2 2 870 1410 1340
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 0 6 -660 230 -50 500 890J 500 1330 250 1670J 330 2010
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 5 10 1090 880J 1210 N 1210 NJ 1210 N
preplace netloc S_AXI_LITE_0_1 1 0 1 -680 -80n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 2 N 410 N
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 4 2 NJ 620 N
preplace netloc axi_cdma_0_M_AXI 1 0 2 -670 -140 -50
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 N 1540
preplace netloc smartconnect_0_M00_AXI 1 3 3 1350 10 NJ 10 2010
preplace netloc smartconnect_2_M00_AXI 1 1 3 -40 390 NJ 390 NJ
preplace netloc smartconnect_2_M01_AXI 1 1 3 -30J 490 NJ 490 1320
preplace netloc smartconnect_2_M02_AXI 1 1 1 -60 550n
preplace netloc zynq_ultra_ps_e_1_M_AXI_HPM0_FPD 1 2 3 920 230 NJ 230 NJ
preplace netloc zynq_ultra_ps_e_1_M_AXI_HPM0_LPD 1 2 1 860 1180n
levelinfo -pg 1 -700 -200 570 1150 1520 1880 2050
pagesize -pg 1 -db -bbox -sgen -850 -600 2240 2420
"
}
{
   "da_axi4_cnt":"1",
   "da_zynq_ultra_ps_e_cnt":"1"
}
