--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_display.twx vga_display.ncd -o vga_display.twr
vga_display.pcf -ucf vga_display.ucf

Design file:              vga_display.ncd
Physical constraint file: vga_display.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 430 paths analyzed, 118 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.240ns.
--------------------------------------------------------------------------------

Paths for end point icount_27 (SLICE_X14Y27.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          icount_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.199ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.246 - 0.252)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to icount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.AQ      Tcko                  0.408   clk_25Mhz
                                                       count_0
    SLICE_X14Y21.A2      net (fanout=2)        0.621   count<0>
    SLICE_X14Y21.COUT    Topcya                0.379   icount<3>
                                                       Mcount_icount_lut<0>_INV_0
                                                       Mcount_icount_cy<3>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Mcount_icount_cy<3>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<7>
                                                       Mcount_icount_cy<7>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcount_icount_cy<7>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.076   icount<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y25.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y27.CLK     Tcinck                0.314   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_27
    -------------------------------------------------  ---------------------------
    Total                                      2.199ns (1.481ns logic, 0.718ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          icount_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.047ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.246 - 0.252)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to icount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.408   clk_25Mhz
                                                       count_1
    SLICE_X14Y21.B4      net (fanout=3)        0.468   count<1>
    SLICE_X14Y21.COUT    Topcyb                0.380   icount<3>
                                                       count<1>_rt.1
                                                       Mcount_icount_cy<3>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Mcount_icount_cy<3>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<7>
                                                       Mcount_icount_cy<7>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcount_icount_cy<7>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.076   icount<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y25.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y27.CLK     Tcinck                0.314   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_27
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (1.482ns logic, 0.565ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_4 (FF)
  Destination:          icount_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.928ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.246 - 0.255)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_4 to icount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.447   icount<7>
                                                       icount_4
    SLICE_X14Y22.A5      net (fanout=1)        0.390   icount<4>
    SLICE_X14Y22.COUT    Topcya                0.379   icount<7>
                                                       icount<4>_rt
                                                       Mcount_icount_cy<7>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcount_icount_cy<7>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.076   icount<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y25.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y27.CLK     Tcinck                0.314   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_27
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (1.444ns logic, 0.484ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

Paths for end point icount_25 (SLICE_X14Y27.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          icount_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.189ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.246 - 0.252)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to icount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.AQ      Tcko                  0.408   clk_25Mhz
                                                       count_0
    SLICE_X14Y21.A2      net (fanout=2)        0.621   count<0>
    SLICE_X14Y21.COUT    Topcya                0.379   icount<3>
                                                       Mcount_icount_lut<0>_INV_0
                                                       Mcount_icount_cy<3>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Mcount_icount_cy<3>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<7>
                                                       Mcount_icount_cy<7>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcount_icount_cy<7>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.076   icount<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y25.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y27.CLK     Tcinck                0.304   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_25
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (1.471ns logic, 0.718ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          icount_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.037ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.246 - 0.252)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to icount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.408   clk_25Mhz
                                                       count_1
    SLICE_X14Y21.B4      net (fanout=3)        0.468   count<1>
    SLICE_X14Y21.COUT    Topcyb                0.380   icount<3>
                                                       count<1>_rt.1
                                                       Mcount_icount_cy<3>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Mcount_icount_cy<3>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<7>
                                                       Mcount_icount_cy<7>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcount_icount_cy<7>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.076   icount<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y25.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y27.CLK     Tcinck                0.304   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_25
    -------------------------------------------------  ---------------------------
    Total                                      2.037ns (1.472ns logic, 0.565ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_4 (FF)
  Destination:          icount_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.918ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.246 - 0.255)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_4 to icount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.447   icount<7>
                                                       icount_4
    SLICE_X14Y22.A5      net (fanout=1)        0.390   icount<4>
    SLICE_X14Y22.COUT    Topcya                0.379   icount<7>
                                                       icount<4>_rt
                                                       Mcount_icount_cy<7>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcount_icount_cy<7>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.076   icount<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y25.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y27.CLK     Tcinck                0.304   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_25
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (1.434ns logic, 0.484ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point icount_26 (SLICE_X14Y27.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          icount_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.158ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.246 - 0.252)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to icount_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.AQ      Tcko                  0.408   clk_25Mhz
                                                       count_0
    SLICE_X14Y21.A2      net (fanout=2)        0.621   count<0>
    SLICE_X14Y21.COUT    Topcya                0.379   icount<3>
                                                       Mcount_icount_lut<0>_INV_0
                                                       Mcount_icount_cy<3>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Mcount_icount_cy<3>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<7>
                                                       Mcount_icount_cy<7>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcount_icount_cy<7>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.076   icount<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y25.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y27.CLK     Tcinck                0.273   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_26
    -------------------------------------------------  ---------------------------
    Total                                      2.158ns (1.440ns logic, 0.718ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          icount_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.006ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.246 - 0.252)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to icount_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.408   clk_25Mhz
                                                       count_1
    SLICE_X14Y21.B4      net (fanout=3)        0.468   count<1>
    SLICE_X14Y21.COUT    Topcyb                0.380   icount<3>
                                                       count<1>_rt.1
                                                       Mcount_icount_cy<3>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Mcount_icount_cy<3>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<7>
                                                       Mcount_icount_cy<7>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcount_icount_cy<7>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.076   icount<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y25.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y27.CLK     Tcinck                0.273   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_26
    -------------------------------------------------  ---------------------------
    Total                                      2.006ns (1.441ns logic, 0.565ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_4 (FF)
  Destination:          icount_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.887ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.246 - 0.255)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_4 to icount_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.447   icount<7>
                                                       icount_4
    SLICE_X14Y22.A5      net (fanout=1)        0.390   icount<4>
    SLICE_X14Y22.COUT    Topcya                0.379   icount<7>
                                                       icount<4>_rt
                                                       Mcount_icount_cy<7>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcount_icount_cy<7>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.076   icount<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y25.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y27.CLK     Tcinck                0.273   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_26
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (1.403ns logic, 0.484ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_25Mhz (SLICE_X16Y21.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_1 (FF)
  Destination:          clk_25Mhz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_1 to clk_25Mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.200   clk_25Mhz
                                                       count_1
    SLICE_X16Y21.DX      net (fanout=3)        0.230   count<1>
    SLICE_X16Y21.CLK     Tckdi       (-Th)    -0.048   clk_25Mhz
                                                       clk_25Mhz
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.248ns logic, 0.230ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point count_1 (SLICE_X16Y21.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_1 (FF)
  Destination:          count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_1 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.200   clk_25Mhz
                                                       count_1
    SLICE_X16Y21.B5      net (fanout=3)        0.082   count<1>
    SLICE_X16Y21.CLK     Tah         (-Th)    -0.234   clk_25Mhz
                                                       count<1>_rt
                                                       Mcount_count_xor<1>
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.434ns logic, 0.082ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------

Paths for end point icount_27 (SLICE_X14Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icount_27 (FF)
  Destination:          icount_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: icount_27 to icount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.234   icount<27>
                                                       icount_27
    SLICE_X14Y27.D6      net (fanout=13)       0.025   icount<27>
    SLICE_X14Y27.CLK     Tah         (-Th)    -0.264   icount<27>
                                                       icount<27>_rt
                                                       Mcount_icount_xor<27>
                                                       icount_27
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.498ns logic, 0.025ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ClkPort_BUFGP/BUFG/I0
  Logical resource: ClkPort_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: ClkPort_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk_25Mhz/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk_25Mhz/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    2.240|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 430 paths, 0 nets, and 61 connections

Design statistics:
   Minimum period:   2.240ns{1}   (Maximum frequency: 446.429MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 18 00:54:50 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 249 MB



