============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Sep 27 2018  04:07:46 pm
  Module:                 P2Blender
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Pin           Type     Fanout Load Slew Delay Arrival   
                                   (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------
(clock clk)       launch                                 0 R 
state_reg[0]/CK                            0             0 R 
state_reg[0]/Q    DFFHQX1        5  1.5   49  +211     211 F 
g4695/AN                                        +0     211   
g4695/Y           NOR2BX1        2  0.8   42   +83     294 F 
g4659/A                                         +0     294   
g4659/Y           NAND2X1        3  1.2   47   +52     346 R 
g4658/A                                         +0     346   
g4658/Y           INVX1          4  1.6   56   +59     406 F 
g4630/A                                         +0     406   
g4630/Y           NAND2X1        3  0.8   41   +56     461 R 
g4609/AN                                        +0     461   
g4609/Y           NOR2BX1        2  0.6   55  +103     564 R 
g4583/B                                         +0     564   
g4583/Y           AND2XL         1  0.4   27  +117     681 R 
g4541/B0                                        +0     681   
g4541/Y           OAI222X1       1  0.3  183  +207     888 F 
g4521/C                                         +0     888   
g4521/Y           NOR4X1         1  0.4  123  +194    1082 R 
g4517/C0                                        +0    1082   
g4517/Y           OAI211X1       1  0.3  126  +161    1243 F 
g4515/C0                                        +0    1243   
g4515/Y           AOI221X1       1  0.4  105  +138    1382 R 
g4511/C0                                        +0    1382   
g4511/Y           OAI221X1       1  0.3  149  +180    1562 F 
state_reg[3]/D    DFFHQX1                       +0    1562   
state_reg[3]/CK   setup                    0  +119    1681 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)       capture                           100000 R 
-------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   98319ps 
Start-point  : state_reg[0]/CK
End-point    : state_reg[3]/D
