Return-Path: <uboot-stm32-bounces@st-md-mailman.stormreply.com>
X-Original-To: lists+uboot-stm32@lfdr.de
Delivered-To: lists+uboot-stm32@lfdr.de
Received: from stm-ict-prod-mailman-01.stormreply.prv (st-md-mailman.stormreply.com [52.209.6.89])
	by mail.lfdr.de (Postfix) with ESMTPS id 3F07C520EF4
	for <lists+uboot-stm32@lfdr.de>; Tue, 10 May 2022 09:45:34 +0200 (CEST)
Received: from ip-172-31-3-47.eu-west-1.compute.internal (localhost [127.0.0.1])
	by stm-ict-prod-mailman-01.stormreply.prv (Postfix) with ESMTP id 099B0C035BD;
	Tue, 10 May 2022 07:45:34 +0000 (UTC)
Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com
 [91.207.212.93])
 (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
 (No client certificate requested)
 by stm-ict-prod-mailman-01.stormreply.prv (Postfix) with ESMTPS id 15179C035BC
 for <uboot-stm32@st-md-mailman.stormreply.com>;
 Tue, 10 May 2022 07:45:32 +0000 (UTC)
Received: from pps.filterd (m0046661.ppops.net [127.0.0.1])
 by mx07-00178001.pphosted.com (8.17.1.5/8.17.1.5) with ESMTP id 24A1pxUD011776;
 Tue, 10 May 2022 09:45:29 +0200
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com;
 h=message-id : date :
 mime-version : subject : from : to : cc : references : in-reply-to :
 content-type : content-transfer-encoding; s=selector1;
 bh=r07GUInyGETOgGCdGe5cmcB4Hp7aPlOnyfbWOXDK4kI=;
 b=bUyCYedIBWvqwjixYuN7PMNh1gkFVHwKUB+/7lcAFtCE9wrrSYT8fxEiXELw44D6uqUu
 v+5DxXM96AKbzfEAxDaV/IPWCHNgernnsgU6pZjF4kh9h9SBuUpyx4MyiIkVEKWbrCwU
 kRNivBiUv2yLVN09c4qfSQ3EJNWqsTQRbJGtehCNGuhHF+o+jnQGjbhJi3R1QfU5JEfS
 H+maOh4zbgm5mLEsRflBk9rJOZiDJltC6eAW4ZncUHT5mOMqLnsPuJt7KqPhZa/+mcks
 mVNvsmrHP+rKHe/f9Wg4WPKY4yITc5H+cXfPilQPEje1K0WQADp768KhVckZxqYSfiVZ nA== 
Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35])
 by mx07-00178001.pphosted.com (PPS) with ESMTPS id 3fwfngg6yg-1
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
 Tue, 10 May 2022 09:45:29 +0200
Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20])
 by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 8B9A310002A;
 Tue, 10 May 2022 09:45:28 +0200 (CEST)
Received: from Webmail-eu.st.com (shfdag1node1.st.com [10.75.129.69])
 by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 83DC52128D0;
 Tue, 10 May 2022 09:45:28 +0200 (CEST)
Received: from [10.201.20.162] (10.75.127.50) by SHFDAG1NODE1.st.com
 (10.75.129.69) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.1.2308.20; Tue, 10 May
 2022 09:45:28 +0200
Message-ID: <52c47eeb-13d0-7129-1382-d7f20f5c1533@foss.st.com>
Date: Tue, 10 May 2022 09:45:27 +0200
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101
 Thunderbird/91.8.1
Content-Language: en-US
From: Patrice CHOTARD <patrice.chotard@foss.st.com>
To: Patrick Delaunay <patrick.delaunay@foss.st.com>, <u-boot@lists.denx.de>
References: <20220426123750.579726-1-patrick.delaunay@foss.st.com>
 <20220426143736.2.I0322692ca3c12c0bcacc7da24804b7dcf3402e58@changeid>
 <9e61b291-d8f1-e15c-d15b-6f6b5386f019@foss.st.com>
In-Reply-To: <9e61b291-d8f1-e15c-d15b-6f6b5386f019@foss.st.com>
X-Originating-IP: [10.75.127.50]
X-ClientProxiedBy: SFHDAG2NODE3.st.com (10.75.127.6) To SHFDAG1NODE1.st.com
 (10.75.129.69)
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.205,Aquarius:18.0.858,Hydra:6.0.486,FMLib:17.11.64.514
 definitions=2022-05-10_01,2022-05-09_02,2022-02-23_01
Cc: uboot-stm32@st-md-mailman.stormreply.com,
 Joe Hershberger <joe.hershberger@ni.com>
Subject: Re: [Uboot-stm32] [PATCH 2/3] phy: stm32-usbphyc: usbphyc is a
 clock provider of ck_usbo_48m clock
X-BeenThere: uboot-stm32@st-md-mailman.stormreply.com
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: <uboot-stm32.st-md-mailman.stormreply.com>
List-Unsubscribe: <https://st-md-mailman.stormreply.com/mailman/options/uboot-stm32>, 
 <mailto:uboot-stm32-request@st-md-mailman.stormreply.com?subject=unsubscribe>
List-Archive: <http://st-md-mailman.stormreply.com/pipermail/uboot-stm32/>
List-Post: <mailto:uboot-stm32@st-md-mailman.stormreply.com>
List-Help: <mailto:uboot-stm32-request@st-md-mailman.stormreply.com?subject=help>
List-Subscribe: <https://st-md-mailman.stormreply.com/mailman/listinfo/uboot-stm32>, 
 <mailto:uboot-stm32-request@st-md-mailman.stormreply.com?subject=subscribe>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: uboot-stm32-bounces@st-md-mailman.stormreply.com
Sender: "Uboot-stm32" <uboot-stm32-bounces@st-md-mailman.stormreply.com>



On 5/6/22 16:24, Patrice CHOTARD wrote:
> Hi Patrick
> 
> On 4/26/22 14:37, Patrick Delaunay wrote:
>> ck_usbo_48m is generated by usbphyc PLL and used by OTG controller
>> for Full-Speed use cases with dedicated Full-Speed transceiver.
>>
>> ck_usbo_48m is available as soon as the PLL is enabled.
>>
>> Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
>> ---
>>
>>  drivers/phy/phy-stm32-usbphyc.c | 79 +++++++++++++++++++++++++++++++++
>>  1 file changed, 79 insertions(+)
>>
>> diff --git a/drivers/phy/phy-stm32-usbphyc.c b/drivers/phy/phy-stm32-usbphyc.c
>> index 16c8799eca..e0b8fcb8f2 100644
>> --- a/drivers/phy/phy-stm32-usbphyc.c
>> +++ b/drivers/phy/phy-stm32-usbphyc.c
>> @@ -7,6 +7,7 @@
>>  
>>  #include <common.h>
>>  #include <clk.h>
>> +#include <clk-uclass.h>
>>  #include <div64.h>
>>  #include <dm.h>
>>  #include <fdtdec.h>
>> @@ -17,6 +18,7 @@
>>  #include <usb.h>
>>  #include <asm/io.h>
>>  #include <dm/device_compat.h>
>> +#include <dm/lists.h>
>>  #include <linux/bitops.h>
>>  #include <linux/delay.h>
>>  #include <power/regulator.h>
>> @@ -49,6 +51,9 @@
>>  #define PLL_INFF_MIN_RATE	19200000 /* in Hz */
>>  #define PLL_INFF_MAX_RATE	38400000 /* in Hz */
>>  
>> +/* USBPHYC_CLK48 */
>> +#define USBPHYC_CLK48_FREQ	48000000 /* in Hz */
>> +
>>  struct pll_params {
>>  	u8 ndiv;
>>  	u16 frac;
>> @@ -355,6 +360,16 @@ static const struct phy_ops stm32_usbphyc_phy_ops = {
>>  	.of_xlate = stm32_usbphyc_of_xlate,
>>  };
>>  
>> +static int stm32_usbphyc_bind(struct udevice *dev)
>> +{
>> +	int ret;
>> +
>> +	ret = device_bind_driver_to_node(dev, "stm32-usbphyc-clk", "ck_usbo_48m",
>> +					 dev_ofnode(dev), NULL);
>> +
>> +	return log_ret(ret);
>> +}
>> +
>>  static int stm32_usbphyc_probe(struct udevice *dev)
>>  {
>>  	struct stm32_usbphyc *usbphyc = dev_get_priv(dev);
>> @@ -444,6 +459,70 @@ U_BOOT_DRIVER(stm32_usb_phyc) = {
>>  	.id = UCLASS_PHY,
>>  	.of_match = stm32_usbphyc_of_match,
>>  	.ops = &stm32_usbphyc_phy_ops,
>> +	.bind = stm32_usbphyc_bind,
>>  	.probe = stm32_usbphyc_probe,
>>  	.priv_auto	= sizeof(struct stm32_usbphyc),
>>  };
>> +
>> +struct stm32_usbphyc_clk {
>> +	bool enable;
>> +};
>> +
>> +static ulong stm32_usbphyc_clk48_get_rate(struct clk *clk)
>> +{
>> +	return USBPHYC_CLK48_FREQ;
>> +}
>> +
>> +static int stm32_usbphyc_clk48_enable(struct clk *clk)
>> +{
>> +	struct stm32_usbphyc_clk *usbphyc_clk = dev_get_priv(clk->dev);
>> +	struct stm32_usbphyc *usbphyc;
>> +	int ret;
>> +
>> +	if (usbphyc_clk->enable)
>> +		return 0;
>> +
>> +	usbphyc = dev_get_priv(clk->dev->parent);
>> +
>> +	/* ck_usbo_48m is generated by usbphyc PLL */
>> +	ret = stm32_usbphyc_pll_enable(usbphyc);
>> +	if (ret)
>> +		return ret;
>> +
>> +	usbphyc_clk->enable = true;
>> +
>> +	return 0;
>> +}
>> +
>> +static int stm32_usbphyc_clk48_disable(struct clk *clk)
>> +{
>> +	struct stm32_usbphyc_clk *usbphyc_clk = dev_get_priv(clk->dev);
>> +	struct stm32_usbphyc *usbphyc;
>> +	int ret;
>> +
>> +	if (!usbphyc_clk->enable)
>> +		return 0;
>> +
>> +	usbphyc = dev_get_priv(clk->dev->parent);
>> +
>> +	ret = stm32_usbphyc_pll_disable(usbphyc);
>> +	if (ret)
>> +		return ret;
>> +
>> +	usbphyc_clk->enable = false;
>> +
>> +	return 0;
>> +}
>> +
>> +const struct clk_ops usbphyc_clk48_ops = {
>> +	.get_rate = stm32_usbphyc_clk48_get_rate,
>> +	.enable = stm32_usbphyc_clk48_enable,
>> +	.disable = stm32_usbphyc_clk48_disable,
>> +};
>> +
>> +U_BOOT_DRIVER(stm32_usb_phyc_clk) = {
>> +	.name = "stm32-usbphyc-clk",
>> +	.id = UCLASS_CLK,
>> +	.ops = &usbphyc_clk48_ops,
>> +	.priv_auto = sizeof(struct stm32_usbphyc_clk),
>> +};
> 
> 
> Reviewed-by: Patrice Chotard <patrice.chotard@foss.st.com>
> 
> Thanks
> PAtrice
> _______________________________________________
> Uboot-stm32 mailing list
> Uboot-stm32@st-md-mailman.stormreply.com
> https://st-md-mailman.stormreply.com/mailman/listinfo/uboot-stm32
Applied to u-boot-stm32

Thanks
Patrice
_______________________________________________
Uboot-stm32 mailing list
Uboot-stm32@st-md-mailman.stormreply.com
https://st-md-mailman.stormreply.com/mailman/listinfo/uboot-stm32
