{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1726659298547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726659298547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 08:34:58 2024 " "Processing started: Wed Sep 18 08:34:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726659298547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1726659298547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PF -c PF " "Command: quartus_map --read_settings_files=on --write_settings_files=off PF -c PF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1726659298547 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1726659299669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inicial.sv 1 1 " "Found 1 design units, including 1 entities, in source file inicial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inicial " "Found entity 1: inicial" {  } { { "inicial.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/inicial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PF " "Found entity 1: PF" {  } { { "PF.bdf" "" { Schematic "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/PF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separador.sv 1 1 " "Found 1 design units, including 1 entities, in source file separador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 separador " "Found entity 1: separador" {  } { { "separador.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/separador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coder7.sv 1 1 " "Found 1 design units, including 1 entities, in source file coder7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coder7 " "Found entity 1: coder7" {  } { { "coder7.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/coder7.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.sv 1 1 " "Found 1 design units, including 1 entities, in source file relogio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "reset.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometro.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ajuste_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ajuste_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ajuste_timer " "Found entity 1: ajuste_timer" {  } { { "ajuste_timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ajuste_relogio.sv 1 1 " "Found 1 design units, including 1 entities, in source file ajuste_relogio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ajuste_relogio " "Found entity 1: ajuste_relogio" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/fdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/decoder7.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ent_separador.sv 1 1 " "Found 1 design units, including 1 entities, in source file ent_separador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ent_separador " "Found entity 1: ent_separador" {  } { { "ent_separador.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ent_separador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_output " "Found entity 1: segment_output" {  } { { "segment_output.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/segment_output.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Teste " "Found entity 1: Teste" {  } { { "Teste.bdf" "" { Schematic "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/Teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "play_pause.sv 1 1 " "Found 1 design units, including 1 entities, in source file play_pause.sv" { { "Info" "ISGN_ENTITY_NAME" "1 play_pause " "Found entity 1: play_pause" {  } { { "play_pause.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/play_pause.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro_centesimos.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometro_centesimos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro_centesimos " "Found entity 1: cronometro_centesimos" {  } { { "cronometro_centesimos.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro_centesimos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659299844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659299844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Teste " "Elaborating entity \"Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1726659300087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_output segment_output:inst17 " "Elaborating entity \"segment_output\" for hierarchy \"segment_output:inst17\"" {  } { { "Teste.bdf" "inst17" { Schematic "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/Teste.bdf" { { 1600 1232 1424 1776 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:inst82 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:inst82\"" {  } { { "Teste.bdf" "inst82" { Schematic "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/Teste.bdf" { { 1600 896 1056 1680 "inst82" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro_centesimos cronometro_centesimos:inst16 " "Elaborating entity \"cronometro_centesimos\" for hierarchy \"cronometro_centesimos:inst16\"" {  } { { "Teste.bdf" "inst16" { Schematic "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/Teste.bdf" { { 1568 480 768 1680 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inicial inicial:inst00 " "Elaborating entity \"inicial\" for hierarchy \"inicial:inst00\"" {  } { { "Teste.bdf" "inst00" { Schematic "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/Teste.bdf" { { 176 -1160 -952 352 "inst00" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:inst " "Elaborating entity \"fdiv\" for hierarchy \"fdiv:inst\"" {  } { { "Teste.bdf" "inst" { Schematic "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/Teste.bdf" { { 56 -1344 -1200 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro cronometro:inst07 " "Elaborating entity \"cronometro\" for hierarchy \"cronometro:inst07\"" {  } { { "Teste.bdf" "inst07" { Schematic "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/Teste.bdf" { { 1416 -48 160 1592 "inst07" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cronometro.sv(57) " "Verilog HDL assignment warning at cronometro.sv(57): truncated value with size 32 to match size of target (5)" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300159 "|cronometro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cronometro.sv(60) " "Verilog HDL assignment warning at cronometro.sv(60): truncated value with size 32 to match size of target (6)" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300159 "|cronometro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cronometro.sv(63) " "Verilog HDL assignment warning at cronometro.sv(63): truncated value with size 32 to match size of target (6)" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300159 "|cronometro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cronometro.sv(66) " "Verilog HDL assignment warning at cronometro.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300159 "|cronometro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cronometro.sv(70) " "Verilog HDL assignment warning at cronometro.sv(70): truncated value with size 32 to match size of target (4)" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300159 "|cronometro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cronometro.sv(71) " "Verilog HDL assignment warning at cronometro.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300159 "|cronometro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cronometro.sv(72) " "Verilog HDL assignment warning at cronometro.sv(72): truncated value with size 32 to match size of target (4)" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300159 "|cronometro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cronometro.sv(73) " "Verilog HDL assignment warning at cronometro.sv(73): truncated value with size 32 to match size of target (4)" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300159 "|cronometro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cronometro.sv(74) " "Verilog HDL assignment warning at cronometro.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300159 "|cronometro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cronometro.sv(75) " "Verilog HDL assignment warning at cronometro.sv(75): truncated value with size 32 to match size of target (4)" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300159 "|cronometro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cronometro.sv(76) " "Verilog HDL assignment warning at cronometro.sv(76): truncated value with size 32 to match size of target (4)" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300159 "|cronometro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cronometro.sv(77) " "Verilog HDL assignment warning at cronometro.sv(77): truncated value with size 32 to match size of target (4)" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300159 "|cronometro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 cronometro.sv(79) " "Verilog HDL assignment warning at cronometro.sv(79): truncated value with size 32 to match size of target (17)" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300159 "|cronometro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset reset:inst02 " "Elaborating entity \"reset\" for hierarchy \"reset:inst02\"" {  } { { "Teste.bdf" "inst02" { Schematic "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/Teste.bdf" { { 368 -688 -496 480 "inst02" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 reset.sv(22) " "Verilog HDL assignment warning at reset.sv(22): truncated value with size 32 to match size of target (2)" {  } { { "reset.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/reset.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300170 "|reset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separador separador:inst13 " "Elaborating entity \"separador\" for hierarchy \"separador:inst13\"" {  } { { "Teste.bdf" "inst13" { Schematic "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/Teste.bdf" { { 160 1056 1360 784 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ajuste_relogio ajuste_relogio:inst2 " "Elaborating entity \"ajuste_relogio\" for hierarchy \"ajuste_relogio:inst2\"" {  } { { "Teste.bdf" "inst2" { Schematic "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/Teste.bdf" { { 552 -288 -80 760 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blink_state ajuste_relogio.sv(34) " "Verilog HDL or VHDL warning at ajuste_relogio.sv(34): object \"blink_state\" assigned a value but never read" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blink_counter ajuste_relogio.sv(35) " "Verilog HDL or VHDL warning at ajuste_relogio.sv(35): object \"blink_counter\" assigned a value but never read" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ajuste_relogio.sv(42) " "Verilog HDL Case Statement warning at ajuste_relogio.sv(42): incomplete case statement has no default case item" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec_tens ajuste_relogio.sv(41) " "Verilog HDL Always Construct warning at ajuste_relogio.sv(41): inferring latch(es) for variable \"sec_tens\", which holds its previous value in one or more paths through the always construct" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec_units ajuste_relogio.sv(41) " "Verilog HDL Always Construct warning at ajuste_relogio.sv(41): inferring latch(es) for variable \"sec_units\", which holds its previous value in one or more paths through the always construct" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "min_tens ajuste_relogio.sv(41) " "Verilog HDL Always Construct warning at ajuste_relogio.sv(41): inferring latch(es) for variable \"min_tens\", which holds its previous value in one or more paths through the always construct" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "min_units ajuste_relogio.sv(41) " "Verilog HDL Always Construct warning at ajuste_relogio.sv(41): inferring latch(es) for variable \"min_units\", which holds its previous value in one or more paths through the always construct" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hou_tens ajuste_relogio.sv(41) " "Verilog HDL Always Construct warning at ajuste_relogio.sv(41): inferring latch(es) for variable \"hou_tens\", which holds its previous value in one or more paths through the always construct" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hou_units ajuste_relogio.sv(41) " "Verilog HDL Always Construct warning at ajuste_relogio.sv(41): inferring latch(es) for variable \"hou_units\", which holds its previous value in one or more paths through the always construct" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ajuste_relogio.sv(73) " "Verilog HDL assignment warning at ajuste_relogio.sv(73): truncated value with size 32 to match size of target (2)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_prev ajuste_relogio.sv(61) " "Verilog HDL Always Construct warning at ajuste_relogio.sv(61): inferring latch(es) for variable \"set_prev\", which holds its previous value in one or more paths through the always construct" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_prev ajuste_relogio.sv(61) " "Inferred latch for \"set_prev\" at ajuste_relogio.sv(61)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hou_units\[0\] ajuste_relogio.sv(41) " "Inferred latch for \"hou_units\[0\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hou_units\[1\] ajuste_relogio.sv(41) " "Inferred latch for \"hou_units\[1\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hou_units\[2\] ajuste_relogio.sv(41) " "Inferred latch for \"hou_units\[2\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hou_units\[3\] ajuste_relogio.sv(41) " "Inferred latch for \"hou_units\[3\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hou_tens\[0\] ajuste_relogio.sv(41) " "Inferred latch for \"hou_tens\[0\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hou_tens\[1\] ajuste_relogio.sv(41) " "Inferred latch for \"hou_tens\[1\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hou_tens\[2\] ajuste_relogio.sv(41) " "Inferred latch for \"hou_tens\[2\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hou_tens\[3\] ajuste_relogio.sv(41) " "Inferred latch for \"hou_tens\[3\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_units\[0\] ajuste_relogio.sv(41) " "Inferred latch for \"min_units\[0\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_units\[1\] ajuste_relogio.sv(41) " "Inferred latch for \"min_units\[1\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_units\[2\] ajuste_relogio.sv(41) " "Inferred latch for \"min_units\[2\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_units\[3\] ajuste_relogio.sv(41) " "Inferred latch for \"min_units\[3\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_tens\[0\] ajuste_relogio.sv(41) " "Inferred latch for \"min_tens\[0\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_tens\[1\] ajuste_relogio.sv(41) " "Inferred latch for \"min_tens\[1\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_tens\[2\] ajuste_relogio.sv(41) " "Inferred latch for \"min_tens\[2\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_tens\[3\] ajuste_relogio.sv(41) " "Inferred latch for \"min_tens\[3\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_units\[0\] ajuste_relogio.sv(41) " "Inferred latch for \"sec_units\[0\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_units\[1\] ajuste_relogio.sv(41) " "Inferred latch for \"sec_units\[1\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_units\[2\] ajuste_relogio.sv(41) " "Inferred latch for \"sec_units\[2\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_units\[3\] ajuste_relogio.sv(41) " "Inferred latch for \"sec_units\[3\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_tens\[0\] ajuste_relogio.sv(41) " "Inferred latch for \"sec_tens\[0\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_tens\[1\] ajuste_relogio.sv(41) " "Inferred latch for \"sec_tens\[1\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_tens\[2\] ajuste_relogio.sv(41) " "Inferred latch for \"sec_tens\[2\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_tens\[3\] ajuste_relogio.sv(41) " "Inferred latch for \"sec_tens\[3\]\" at ajuste_relogio.sv(41)" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726659300185 "|ajuste_relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relogio relogio:inst03 " "Elaborating entity \"relogio\" for hierarchy \"relogio:inst03\"" {  } { { "Teste.bdf" "inst03" { Schematic "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/Teste.bdf" { { 520 72 304 664 "inst03" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 relogio.sv(32) " "Verilog HDL assignment warning at relogio.sv(32): truncated value with size 6 to match size of target (5)" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300213 "|Teste|relogio:inst03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 relogio.sv(33) " "Verilog HDL assignment warning at relogio.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300213 "|Teste|relogio:inst03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 relogio.sv(34) " "Verilog HDL assignment warning at relogio.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300213 "|Teste|relogio:inst03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 relogio.sv(35) " "Verilog HDL assignment warning at relogio.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300213 "|Teste|relogio:inst03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 relogio.sv(36) " "Verilog HDL assignment warning at relogio.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300213 "|Teste|relogio:inst03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 relogio.sv(37) " "Verilog HDL assignment warning at relogio.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300213 "|Teste|relogio:inst03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 relogio.sv(38) " "Verilog HDL assignment warning at relogio.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300213 "|Teste|relogio:inst03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 relogio.sv(42) " "Verilog HDL assignment warning at relogio.sv(42): truncated value with size 32 to match size of target (4)" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300213 "|Teste|relogio:inst03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 relogio.sv(45) " "Verilog HDL assignment warning at relogio.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300213 "|Teste|relogio:inst03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 relogio.sv(48) " "Verilog HDL assignment warning at relogio.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300213 "|Teste|relogio:inst03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 relogio.sv(51) " "Verilog HDL assignment warning at relogio.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300213 "|Teste|relogio:inst03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 relogio.sv(54) " "Verilog HDL assignment warning at relogio.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300213 "|Teste|relogio:inst03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 relogio.sv(63) " "Verilog HDL assignment warning at relogio.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300213 "|Teste|relogio:inst03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 relogio.sv(64) " "Verilog HDL assignment warning at relogio.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300213 "|Teste|relogio:inst03"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst18 " "Elaborating entity \"timer\" for hierarchy \"timer:inst18\"" {  } { { "Teste.bdf" "inst18" { Schematic "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/Teste.bdf" { { 920 16 248 1064 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 timer.sv(33) " "Verilog HDL assignment warning at timer.sv(33): truncated value with size 6 to match size of target (5)" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300227 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(34) " "Verilog HDL assignment warning at timer.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300227 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(35) " "Verilog HDL assignment warning at timer.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300227 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(36) " "Verilog HDL assignment warning at timer.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300227 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(37) " "Verilog HDL assignment warning at timer.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300227 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(38) " "Verilog HDL assignment warning at timer.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300227 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(39) " "Verilog HDL assignment warning at timer.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300227 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(42) " "Verilog HDL assignment warning at timer.sv(42): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300227 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(45) " "Verilog HDL assignment warning at timer.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300227 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(48) " "Verilog HDL assignment warning at timer.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300227 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(51) " "Verilog HDL assignment warning at timer.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300227 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 timer.sv(54) " "Verilog HDL assignment warning at timer.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300227 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(63) " "Verilog HDL assignment warning at timer.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300227 "|timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(64) " "Verilog HDL assignment warning at timer.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1726659300227 "|timer"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "25 " "Inferred 25 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst18\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst18\|Mod2\"" {  } { { "timer.sv" "Mod2" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "relogio:inst03\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"relogio:inst03\|Mod2\"" {  } { { "relogio.sv" "Mod2" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:inst07\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:inst07\|Mod0\"" {  } { { "cronometro.sv" "Mod0" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst18\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst18\|Div2\"" {  } { { "timer.sv" "Div2" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "relogio:inst03\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"relogio:inst03\|Div2\"" {  } { { "relogio.sv" "Div2" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:inst07\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:inst07\|Div0\"" {  } { { "cronometro.sv" "Div0" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst18\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst18\|Mod1\"" {  } { { "timer.sv" "Mod1" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "relogio:inst03\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"relogio:inst03\|Mod1\"" {  } { { "relogio.sv" "Mod1" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:inst07\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:inst07\|Mod1\"" {  } { { "cronometro.sv" "Mod1" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst18\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst18\|Div1\"" {  } { { "timer.sv" "Div1" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "relogio:inst03\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"relogio:inst03\|Div1\"" {  } { { "relogio.sv" "Div1" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:inst07\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:inst07\|Div1\"" {  } { { "cronometro.sv" "Div1" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst18\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst18\|Mod3\"" {  } { { "timer.sv" "Mod3" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst18\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst18\|Mod0\"" {  } { { "timer.sv" "Mod0" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "relogio:inst03\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"relogio:inst03\|Mod3\"" {  } { { "relogio.sv" "Mod3" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "relogio:inst03\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"relogio:inst03\|Mod0\"" {  } { { "relogio.sv" "Mod0" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:inst07\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:inst07\|Mod2\"" {  } { { "cronometro.sv" "Mod2" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst18\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst18\|Div3\"" {  } { { "timer.sv" "Div3" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst18\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst18\|Div0\"" {  } { { "timer.sv" "Div0" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "relogio:inst03\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"relogio:inst03\|Div3\"" {  } { { "relogio.sv" "Div3" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "relogio:inst03\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"relogio:inst03\|Div0\"" {  } { { "relogio.sv" "Div0" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/relogio.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:inst07\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:inst07\|Div2\"" {  } { { "cronometro.sv" "Div2" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:inst07\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:inst07\|Div3\"" {  } { { "cronometro.sv" "Div3" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:inst07\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:inst07\|Mod3\"" {  } { { "cronometro.sv" "Mod3" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:inst07\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:inst07\|Div4\"" {  } { { "cronometro.sv" "Div4" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 77 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300550 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1726659300550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:inst18\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"timer:inst18\|lpm_divide:Mod2\"" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:inst18\|lpm_divide:Mod2 " "Instantiated megafunction \"timer:inst18\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300669 ""}  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1726659300669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659300754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659300754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659300771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659300771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659300808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659300808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659300867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659300867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659300920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659300920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:inst18\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"timer:inst18\|lpm_divide:Div2\"" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659300954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:inst18\|lpm_divide:Div2 " "Instantiated megafunction \"timer:inst18\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659300954 ""}  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1726659300954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659301002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659301002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:inst18\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"timer:inst18\|lpm_divide:Mod3\"" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659301104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:inst18\|lpm_divide:Mod3 " "Instantiated megafunction \"timer:inst18\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301104 ""}  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1726659301104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_15m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_15m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_15m " "Found entity 1: lpm_divide_15m" {  } { { "db/lpm_divide_15m.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/lpm_divide_15m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659301150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659301150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659301163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659301163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/alt_u_div_ive.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659301169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659301169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:inst18\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"timer:inst18\|lpm_divide:Div3\"" {  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659301230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:inst18\|lpm_divide:Div3 " "Instantiated megafunction \"timer:inst18\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301230 ""}  } { { "timer.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/timer.sv" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1726659301230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ucm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ucm " "Found entity 1: lpm_divide_ucm" {  } { { "db/lpm_divide_ucm.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/lpm_divide_ucm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659301270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659301270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cronometro:inst07\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"cronometro:inst07\|lpm_divide:Div3\"" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659301339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cronometro:inst07\|lpm_divide:Div3 " "Instantiated megafunction \"cronometro:inst07\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301339 ""}  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1726659301339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_aem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_aem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_aem " "Found entity 1: lpm_divide_aem" {  } { { "db/lpm_divide_aem.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/lpm_divide_aem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659301370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659301370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659301385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659301385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/alt_u_div_a2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659301406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659301406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cronometro:inst07\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"cronometro:inst07\|lpm_divide:Mod3\"" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659301433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cronometro:inst07\|lpm_divide:Mod3 " "Instantiated megafunction \"cronometro:inst07\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301434 ""}  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1726659301434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d6m " "Found entity 1: lpm_divide_d6m" {  } { { "db/lpm_divide_d6m.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/lpm_divide_d6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659301479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659301479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cronometro:inst07\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"cronometro:inst07\|lpm_divide:Div4\"" {  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659301514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cronometro:inst07\|lpm_divide:Div4 " "Instantiated megafunction \"cronometro:inst07\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301514 ""}  } { { "cronometro.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/cronometro.sv" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1726659301514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dem " "Found entity 1: lpm_divide_dem" {  } { { "db/lpm_divide_dem.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/lpm_divide_dem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659301553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659301553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659301569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659301569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726659301585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726659301585 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|sec_tens\[3\] ajuste_relogio:inst2\|sec_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|sec_tens\[3\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|sec_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|sec_tens\[2\] ajuste_relogio:inst2\|sec_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|sec_tens\[2\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|sec_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|sec_tens\[1\] ajuste_relogio:inst2\|sec_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|sec_tens\[1\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|sec_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|sec_tens\[0\] ajuste_relogio:inst2\|sec_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|sec_tens\[0\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|sec_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|sec_units\[3\] ajuste_relogio:inst2\|sec_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|sec_units\[3\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|sec_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|sec_units\[2\] ajuste_relogio:inst2\|sec_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|sec_units\[2\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|sec_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|sec_units\[1\] ajuste_relogio:inst2\|sec_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|sec_units\[1\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|sec_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|sec_tens\[3\] ajuste_relogio:inst19\|sec_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|sec_tens\[3\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|sec_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|sec_tens\[2\] ajuste_relogio:inst19\|sec_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|sec_tens\[2\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|sec_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|sec_tens\[1\] ajuste_relogio:inst19\|sec_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|sec_tens\[1\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|sec_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|sec_tens\[0\] ajuste_relogio:inst19\|sec_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|sec_tens\[0\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|sec_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|sec_units\[3\] ajuste_relogio:inst19\|sec_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|sec_units\[3\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|sec_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|sec_units\[2\] ajuste_relogio:inst19\|sec_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|sec_units\[2\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|sec_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|sec_units\[1\] ajuste_relogio:inst19\|sec_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|sec_units\[1\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|sec_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|min_tens\[3\] ajuste_relogio:inst2\|min_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|min_tens\[3\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|min_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|min_tens\[2\] ajuste_relogio:inst2\|min_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|min_tens\[2\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|min_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|min_tens\[1\] ajuste_relogio:inst2\|min_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|min_tens\[1\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|min_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|min_tens\[0\] ajuste_relogio:inst2\|min_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|min_tens\[0\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|min_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|min_units\[3\] ajuste_relogio:inst2\|min_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|min_units\[3\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|min_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|min_units\[2\] ajuste_relogio:inst2\|min_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|min_units\[2\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|min_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|min_units\[1\] ajuste_relogio:inst2\|min_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|min_units\[1\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|min_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|min_tens\[3\] ajuste_relogio:inst19\|min_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|min_tens\[3\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|min_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|min_tens\[2\] ajuste_relogio:inst19\|min_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|min_tens\[2\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|min_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|min_tens\[1\] ajuste_relogio:inst19\|min_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|min_tens\[1\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|min_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|min_tens\[0\] ajuste_relogio:inst19\|min_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|min_tens\[0\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|min_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|min_units\[3\] ajuste_relogio:inst19\|min_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|min_units\[3\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|min_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|min_units\[2\] ajuste_relogio:inst19\|min_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|min_units\[2\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|min_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|min_units\[1\] ajuste_relogio:inst19\|min_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|min_units\[1\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|min_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|hou_tens\[3\] ajuste_relogio:inst2\|hou_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|hou_tens\[3\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|hou_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|hou_tens\[2\] ajuste_relogio:inst2\|hou_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|hou_tens\[2\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|hou_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|hou_tens\[1\] ajuste_relogio:inst2\|hou_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|hou_tens\[1\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|hou_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|hou_tens\[0\] ajuste_relogio:inst2\|hou_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|hou_tens\[0\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|hou_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|hou_units\[3\] ajuste_relogio:inst2\|hou_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|hou_units\[3\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|hou_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|hou_units\[2\] ajuste_relogio:inst2\|hou_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|hou_units\[2\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|hou_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst2\|hou_units\[1\] ajuste_relogio:inst2\|hou_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst2\|hou_units\[1\]\" merged with LATCH primitive \"ajuste_relogio:inst2\|hou_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|hou_tens\[3\] ajuste_relogio:inst19\|hou_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|hou_tens\[3\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|hou_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|hou_tens\[2\] ajuste_relogio:inst19\|hou_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|hou_tens\[2\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|hou_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|hou_tens\[1\] ajuste_relogio:inst19\|hou_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|hou_tens\[1\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|hou_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|hou_tens\[0\] ajuste_relogio:inst19\|hou_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|hou_tens\[0\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|hou_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|hou_units\[3\] ajuste_relogio:inst19\|hou_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|hou_units\[3\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|hou_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|hou_units\[2\] ajuste_relogio:inst19\|hou_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|hou_units\[2\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|hou_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ajuste_relogio:inst19\|hou_units\[1\] ajuste_relogio:inst19\|hou_units\[0\] " "Duplicate LATCH primitive \"ajuste_relogio:inst19\|hou_units\[1\]\" merged with LATCH primitive \"ajuste_relogio:inst19\|hou_units\[0\]\"" {  } { { "ajuste_relogio.sv" "" { Text "C:/Users/bedua/Downloads/Projeto final - LCL/PF LCL/ajuste_relogio.sv" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726659301885 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1726659301885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1726659302771 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726659302771 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1369 " "Implemented 1369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1726659303038 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1726659303038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1275 " "Implemented 1275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1726659303038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1726659303038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726659303070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 18 08:35:03 2024 " "Processing ended: Wed Sep 18 08:35:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726659303070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726659303070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726659303070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726659303070 ""}
