/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ENC */
.set ENC__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set ENC__0__MASK, 0x01
.set ENC__0__PC, CYREG_PRT0_PC0
.set ENC__0__PORT, 0
.set ENC__0__SHIFT, 0
.set ENC__1__INTTYPE, CYREG_PICU0_INTTYPE1
.set ENC__1__MASK, 0x02
.set ENC__1__PC, CYREG_PRT0_PC1
.set ENC__1__PORT, 0
.set ENC__1__SHIFT, 1
.set ENC__A__INTTYPE, CYREG_PICU0_INTTYPE0
.set ENC__A__MASK, 0x01
.set ENC__A__PC, CYREG_PRT0_PC0
.set ENC__A__PORT, 0
.set ENC__A__SHIFT, 0
.set ENC__AG, CYREG_PRT0_AG
.set ENC__AMUX, CYREG_PRT0_AMUX
.set ENC__B__INTTYPE, CYREG_PICU0_INTTYPE1
.set ENC__B__MASK, 0x02
.set ENC__B__PC, CYREG_PRT0_PC1
.set ENC__B__PORT, 0
.set ENC__B__SHIFT, 1
.set ENC__BIE, CYREG_PRT0_BIE
.set ENC__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ENC__BYP, CYREG_PRT0_BYP
.set ENC__CTL, CYREG_PRT0_CTL
.set ENC__DM0, CYREG_PRT0_DM0
.set ENC__DM1, CYREG_PRT0_DM1
.set ENC__DM2, CYREG_PRT0_DM2
.set ENC__DR, CYREG_PRT0_DR
.set ENC__INP_DIS, CYREG_PRT0_INP_DIS
.set ENC__INTSTAT, CYREG_PICU0_INTSTAT
.set ENC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ENC__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ENC__LCD_EN, CYREG_PRT0_LCD_EN
.set ENC__MASK, 0x03
.set ENC__PORT, 0
.set ENC__PRT, CYREG_PRT0_PRT
.set ENC__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ENC__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ENC__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ENC__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ENC__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ENC__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ENC__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ENC__PS, CYREG_PRT0_PS
.set ENC__SHIFT, 0
.set ENC__SLW, CYREG_PRT0_SLW
.set ENC__SNAP, CYREG_PICU0_SNAP
.set ENC_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ENC_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ENC_ISR__INTC_MASK, 0x10
.set ENC_ISR__INTC_NUMBER, 4
.set ENC_ISR__INTC_PRIOR_NUM, 3
.set ENC_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set ENC_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ENC_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL__0__MASK, 0x01
.set SCL__0__PC, CYREG_PRT12_PC0
.set SCL__0__PORT, 12
.set SCL__0__SHIFT, 0
.set SCL__AG, CYREG_PRT12_AG
.set SCL__BIE, CYREG_PRT12_BIE
.set SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL__BYP, CYREG_PRT12_BYP
.set SCL__DM0, CYREG_PRT12_DM0
.set SCL__DM1, CYREG_PRT12_DM1
.set SCL__DM2, CYREG_PRT12_DM2
.set SCL__DR, CYREG_PRT12_DR
.set SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL__MASK, 0x01
.set SCL__PORT, 12
.set SCL__PRT, CYREG_PRT12_PRT
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL__PS, CYREG_PRT12_PS
.set SCL__SHIFT, 0
.set SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL__SLW, CYREG_PRT12_SLW

/* SW1 */
.set SW1__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set SW1__0__MASK, 0x04
.set SW1__0__PC, CYREG_PRT3_PC2
.set SW1__0__PORT, 3
.set SW1__0__SHIFT, 2
.set SW1__AG, CYREG_PRT3_AG
.set SW1__AMUX, CYREG_PRT3_AMUX
.set SW1__BIE, CYREG_PRT3_BIE
.set SW1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SW1__BYP, CYREG_PRT3_BYP
.set SW1__CTL, CYREG_PRT3_CTL
.set SW1__DM0, CYREG_PRT3_DM0
.set SW1__DM1, CYREG_PRT3_DM1
.set SW1__DM2, CYREG_PRT3_DM2
.set SW1__DR, CYREG_PRT3_DR
.set SW1__INP_DIS, CYREG_PRT3_INP_DIS
.set SW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SW1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SW1__LCD_EN, CYREG_PRT3_LCD_EN
.set SW1__MASK, 0x04
.set SW1__PORT, 3
.set SW1__PRT, CYREG_PRT3_PRT
.set SW1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SW1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SW1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SW1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SW1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SW1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SW1__PS, CYREG_PRT3_PS
.set SW1__SHIFT, 2
.set SW1__SLW, CYREG_PRT3_SLW
.set SW1_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SW1_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SW1_ISR__INTC_MASK, 0x01
.set SW1_ISR__INTC_NUMBER, 0
.set SW1_ISR__INTC_PRIOR_NUM, 4
.set SW1_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set SW1_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SW1_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SW2 */
.set SW2__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set SW2__0__MASK, 0x02
.set SW2__0__PC, CYREG_PRT3_PC1
.set SW2__0__PORT, 3
.set SW2__0__SHIFT, 1
.set SW2__AG, CYREG_PRT3_AG
.set SW2__AMUX, CYREG_PRT3_AMUX
.set SW2__BIE, CYREG_PRT3_BIE
.set SW2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SW2__BYP, CYREG_PRT3_BYP
.set SW2__CTL, CYREG_PRT3_CTL
.set SW2__DM0, CYREG_PRT3_DM0
.set SW2__DM1, CYREG_PRT3_DM1
.set SW2__DM2, CYREG_PRT3_DM2
.set SW2__DR, CYREG_PRT3_DR
.set SW2__INP_DIS, CYREG_PRT3_INP_DIS
.set SW2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SW2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SW2__LCD_EN, CYREG_PRT3_LCD_EN
.set SW2__MASK, 0x02
.set SW2__PORT, 3
.set SW2__PRT, CYREG_PRT3_PRT
.set SW2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SW2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SW2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SW2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SW2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SW2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SW2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SW2__PS, CYREG_PRT3_PS
.set SW2__SHIFT, 1
.set SW2__SLW, CYREG_PRT3_SLW
.set SW2_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SW2_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SW2_ISR__INTC_MASK, 0x02
.set SW2_ISR__INTC_NUMBER, 1
.set SW2_ISR__INTC_PRIOR_NUM, 4
.set SW2_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set SW2_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SW2_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Hout */
.set Hout__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Hout__0__MASK, 0x10
.set Hout__0__PC, CYREG_PRT1_PC4
.set Hout__0__PORT, 1
.set Hout__0__SHIFT, 4
.set Hout__AG, CYREG_PRT1_AG
.set Hout__AMUX, CYREG_PRT1_AMUX
.set Hout__BIE, CYREG_PRT1_BIE
.set Hout__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Hout__BYP, CYREG_PRT1_BYP
.set Hout__CTL, CYREG_PRT1_CTL
.set Hout__DM0, CYREG_PRT1_DM0
.set Hout__DM1, CYREG_PRT1_DM1
.set Hout__DM2, CYREG_PRT1_DM2
.set Hout__DR, CYREG_PRT1_DR
.set Hout__INP_DIS, CYREG_PRT1_INP_DIS
.set Hout__INTSTAT, CYREG_PICU1_INTSTAT
.set Hout__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Hout__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Hout__LCD_EN, CYREG_PRT1_LCD_EN
.set Hout__MASK, 0x10
.set Hout__PORT, 1
.set Hout__PRT, CYREG_PRT1_PRT
.set Hout__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Hout__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Hout__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Hout__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Hout__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Hout__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Hout__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Hout__PS, CYREG_PRT1_PS
.set Hout__SHIFT, 4
.set Hout__SLW, CYREG_PRT1_SLW
.set Hout__SNAP, CYREG_PICU1_SNAP

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Rx_2 */
.set Rx_2__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Rx_2__0__MASK, 0x40
.set Rx_2__0__PC, CYREG_PRT1_PC6
.set Rx_2__0__PORT, 1
.set Rx_2__0__SHIFT, 6
.set Rx_2__AG, CYREG_PRT1_AG
.set Rx_2__AMUX, CYREG_PRT1_AMUX
.set Rx_2__BIE, CYREG_PRT1_BIE
.set Rx_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rx_2__BYP, CYREG_PRT1_BYP
.set Rx_2__CTL, CYREG_PRT1_CTL
.set Rx_2__DM0, CYREG_PRT1_DM0
.set Rx_2__DM1, CYREG_PRT1_DM1
.set Rx_2__DM2, CYREG_PRT1_DM2
.set Rx_2__DR, CYREG_PRT1_DR
.set Rx_2__INP_DIS, CYREG_PRT1_INP_DIS
.set Rx_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Rx_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rx_2__LCD_EN, CYREG_PRT1_LCD_EN
.set Rx_2__MASK, 0x40
.set Rx_2__PORT, 1
.set Rx_2__PRT, CYREG_PRT1_PRT
.set Rx_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rx_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rx_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rx_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rx_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rx_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rx_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rx_2__PS, CYREG_PRT1_PS
.set Rx_2__SHIFT, 6
.set Rx_2__SLW, CYREG_PRT1_SLW

/* SDA0 */
.set SDA0__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA0__0__MASK, 0x02
.set SDA0__0__PC, CYREG_PRT12_PC1
.set SDA0__0__PORT, 12
.set SDA0__0__SHIFT, 1
.set SDA0__AG, CYREG_PRT12_AG
.set SDA0__BIE, CYREG_PRT12_BIE
.set SDA0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA0__BYP, CYREG_PRT12_BYP
.set SDA0__DM0, CYREG_PRT12_DM0
.set SDA0__DM1, CYREG_PRT12_DM1
.set SDA0__DM2, CYREG_PRT12_DM2
.set SDA0__DR, CYREG_PRT12_DR
.set SDA0__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA0__MASK, 0x02
.set SDA0__PORT, 12
.set SDA0__PRT, CYREG_PRT12_PRT
.set SDA0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA0__PS, CYREG_PRT12_PS
.set SDA0__SHIFT, 1
.set SDA0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA0__SLW, CYREG_PRT12_SLW

/* SDA1 */
.set SDA1__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set SDA1__0__MASK, 0x20
.set SDA1__0__PC, CYREG_IO_PC_PRT15_PC5
.set SDA1__0__PORT, 15
.set SDA1__0__SHIFT, 5
.set SDA1__AG, CYREG_PRT15_AG
.set SDA1__AMUX, CYREG_PRT15_AMUX
.set SDA1__BIE, CYREG_PRT15_BIE
.set SDA1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SDA1__BYP, CYREG_PRT15_BYP
.set SDA1__CTL, CYREG_PRT15_CTL
.set SDA1__DM0, CYREG_PRT15_DM0
.set SDA1__DM1, CYREG_PRT15_DM1
.set SDA1__DM2, CYREG_PRT15_DM2
.set SDA1__DR, CYREG_PRT15_DR
.set SDA1__INP_DIS, CYREG_PRT15_INP_DIS
.set SDA1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SDA1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SDA1__LCD_EN, CYREG_PRT15_LCD_EN
.set SDA1__MASK, 0x20
.set SDA1__PORT, 15
.set SDA1__PRT, CYREG_PRT15_PRT
.set SDA1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SDA1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SDA1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SDA1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SDA1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SDA1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SDA1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SDA1__PS, CYREG_PRT15_PS
.set SDA1__SHIFT, 5
.set SDA1__SLW, CYREG_PRT15_SLW

/* SDA2 */
.set SDA2__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set SDA2__0__MASK, 0x02
.set SDA2__0__PC, CYREG_PRT2_PC1
.set SDA2__0__PORT, 2
.set SDA2__0__SHIFT, 1
.set SDA2__AG, CYREG_PRT2_AG
.set SDA2__AMUX, CYREG_PRT2_AMUX
.set SDA2__BIE, CYREG_PRT2_BIE
.set SDA2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SDA2__BYP, CYREG_PRT2_BYP
.set SDA2__CTL, CYREG_PRT2_CTL
.set SDA2__DM0, CYREG_PRT2_DM0
.set SDA2__DM1, CYREG_PRT2_DM1
.set SDA2__DM2, CYREG_PRT2_DM2
.set SDA2__DR, CYREG_PRT2_DR
.set SDA2__INP_DIS, CYREG_PRT2_INP_DIS
.set SDA2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SDA2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SDA2__LCD_EN, CYREG_PRT2_LCD_EN
.set SDA2__MASK, 0x02
.set SDA2__PORT, 2
.set SDA2__PRT, CYREG_PRT2_PRT
.set SDA2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SDA2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SDA2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SDA2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SDA2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SDA2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SDA2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SDA2__PS, CYREG_PRT2_PS
.set SDA2__SHIFT, 1
.set SDA2__SLW, CYREG_PRT2_SLW

/* Tout */
.set Tout__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Tout__0__MASK, 0x01
.set Tout__0__PC, CYREG_PRT3_PC0
.set Tout__0__PORT, 3
.set Tout__0__SHIFT, 0
.set Tout__AG, CYREG_PRT3_AG
.set Tout__AMUX, CYREG_PRT3_AMUX
.set Tout__BIE, CYREG_PRT3_BIE
.set Tout__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Tout__BYP, CYREG_PRT3_BYP
.set Tout__CTL, CYREG_PRT3_CTL
.set Tout__DM0, CYREG_PRT3_DM0
.set Tout__DM1, CYREG_PRT3_DM1
.set Tout__DM2, CYREG_PRT3_DM2
.set Tout__DR, CYREG_PRT3_DR
.set Tout__INP_DIS, CYREG_PRT3_INP_DIS
.set Tout__INTSTAT, CYREG_PICU3_INTSTAT
.set Tout__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Tout__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Tout__LCD_EN, CYREG_PRT3_LCD_EN
.set Tout__MASK, 0x01
.set Tout__PORT, 3
.set Tout__PRT, CYREG_PRT3_PRT
.set Tout__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Tout__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Tout__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Tout__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Tout__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Tout__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Tout__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Tout__PS, CYREG_PRT3_PS
.set Tout__SHIFT, 0
.set Tout__SLW, CYREG_PRT3_SLW
.set Tout__SNAP, CYREG_PICU3_SNAP

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* Tx_2 */
.set Tx_2__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Tx_2__0__MASK, 0x80
.set Tx_2__0__PC, CYREG_PRT1_PC7
.set Tx_2__0__PORT, 1
.set Tx_2__0__SHIFT, 7
.set Tx_2__AG, CYREG_PRT1_AG
.set Tx_2__AMUX, CYREG_PRT1_AMUX
.set Tx_2__BIE, CYREG_PRT1_BIE
.set Tx_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tx_2__BYP, CYREG_PRT1_BYP
.set Tx_2__CTL, CYREG_PRT1_CTL
.set Tx_2__DM0, CYREG_PRT1_DM0
.set Tx_2__DM1, CYREG_PRT1_DM1
.set Tx_2__DM2, CYREG_PRT1_DM2
.set Tx_2__DR, CYREG_PRT1_DR
.set Tx_2__INP_DIS, CYREG_PRT1_INP_DIS
.set Tx_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Tx_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tx_2__LCD_EN, CYREG_PRT1_LCD_EN
.set Tx_2__MASK, 0x80
.set Tx_2__PORT, 1
.set Tx_2__PRT, CYREG_PRT1_PRT
.set Tx_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tx_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tx_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tx_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tx_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tx_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tx_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tx_2__PS, CYREG_PRT1_PS
.set Tx_2__SHIFT, 7
.set Tx_2__SLW, CYREG_PRT1_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB14_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB14_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB14_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB14_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x00
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x01
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x01
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x40
.set UART_RXInternalInterrupt__INTC_NUMBER, 6
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TXInternalInterrupt__INTC_MASK, 0x100
.set UART_TXInternalInterrupt__INTC_NUMBER, 8
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* rx_int */
.set rx_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set rx_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set rx_int__INTC_MASK, 0x800
.set rx_int__INTC_NUMBER, 11
.set rx_int__INTC_PRIOR_NUM, 7
.set rx_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set rx_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set rx_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x03
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x08
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x08

/* ESPUART */
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__2__MASK, 0x04
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__2__POS, 2
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__3__MASK, 0x08
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__3__POS, 3
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__4__MASK, 0x10
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__4__POS, 4
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB08_CTL
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__MASK, 0x1C
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ESPUART_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set ESPUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ESPUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set ESPUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set ESPUART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set ESPUART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set ESPUART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set ESPUART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set ESPUART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set ESPUART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set ESPUART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ESPUART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set ESPUART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set ESPUART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set ESPUART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set ESPUART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ESPUART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ESPUART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set ESPUART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ESPUART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set ESPUART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set ESPUART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ESPUART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ESPUART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ESPUART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set ESPUART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set ESPUART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set ESPUART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set ESPUART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set ESPUART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set ESPUART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set ESPUART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set ESPUART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set ESPUART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set ESPUART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set ESPUART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set ESPUART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set ESPUART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set ESPUART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set ESPUART_BUART_sRX_RxSts__2__MASK, 0x04
.set ESPUART_BUART_sRX_RxSts__2__POS, 2
.set ESPUART_BUART_sRX_RxSts__3__MASK, 0x08
.set ESPUART_BUART_sRX_RxSts__3__POS, 3
.set ESPUART_BUART_sRX_RxSts__4__MASK, 0x10
.set ESPUART_BUART_sRX_RxSts__4__POS, 4
.set ESPUART_BUART_sRX_RxSts__5__MASK, 0x20
.set ESPUART_BUART_sRX_RxSts__5__POS, 5
.set ESPUART_BUART_sRX_RxSts__MASK, 0x3C
.set ESPUART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set ESPUART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set ESPUART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set ESPUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set ESPUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB15_A0
.set ESPUART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB15_A1
.set ESPUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set ESPUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB15_D0
.set ESPUART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB15_D1
.set ESPUART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set ESPUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set ESPUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB15_F0
.set ESPUART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB15_F1
.set ESPUART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set ESPUART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set ESPUART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set ESPUART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set ESPUART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ESPUART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set ESPUART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set ESPUART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set ESPUART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set ESPUART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set ESPUART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set ESPUART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set ESPUART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set ESPUART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ESPUART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set ESPUART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set ESPUART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set ESPUART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ESPUART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ESPUART_BUART_sTX_TxSts__0__MASK, 0x01
.set ESPUART_BUART_sTX_TxSts__0__POS, 0
.set ESPUART_BUART_sTX_TxSts__1__MASK, 0x02
.set ESPUART_BUART_sTX_TxSts__1__POS, 1
.set ESPUART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ESPUART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set ESPUART_BUART_sTX_TxSts__2__MASK, 0x04
.set ESPUART_BUART_sTX_TxSts__2__POS, 2
.set ESPUART_BUART_sTX_TxSts__3__MASK, 0x08
.set ESPUART_BUART_sTX_TxSts__3__POS, 3
.set ESPUART_BUART_sTX_TxSts__MASK, 0x0F
.set ESPUART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set ESPUART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ESPUART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ESPUART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ESPUART_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set ESPUART_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set ESPUART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set ESPUART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ESPUART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ESPUART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ESPUART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ESPUART_IntClock__INDEX, 0x01
.set ESPUART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ESPUART_IntClock__PM_ACT_MSK, 0x02
.set ESPUART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ESPUART_IntClock__PM_STBY_MSK, 0x02
.set ESPUART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ESPUART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ESPUART_RXInternalInterrupt__INTC_MASK, 0x04
.set ESPUART_RXInternalInterrupt__INTC_NUMBER, 2
.set ESPUART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set ESPUART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ESPUART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ESPUART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ESPUART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ESPUART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ESPUART_TXInternalInterrupt__INTC_MASK, 0x08
.set ESPUART_TXInternalInterrupt__INTC_NUMBER, 3
.set ESPUART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set ESPUART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set ESPUART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ESPUART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ESP_RST */
.set ESP_RST__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set ESP_RST__0__MASK, 0x04
.set ESP_RST__0__PC, CYREG_PRT2_PC2
.set ESP_RST__0__PORT, 2
.set ESP_RST__0__SHIFT, 2
.set ESP_RST__AG, CYREG_PRT2_AG
.set ESP_RST__AMUX, CYREG_PRT2_AMUX
.set ESP_RST__BIE, CYREG_PRT2_BIE
.set ESP_RST__BIT_MASK, CYREG_PRT2_BIT_MASK
.set ESP_RST__BYP, CYREG_PRT2_BYP
.set ESP_RST__CTL, CYREG_PRT2_CTL
.set ESP_RST__DM0, CYREG_PRT2_DM0
.set ESP_RST__DM1, CYREG_PRT2_DM1
.set ESP_RST__DM2, CYREG_PRT2_DM2
.set ESP_RST__DR, CYREG_PRT2_DR
.set ESP_RST__INP_DIS, CYREG_PRT2_INP_DIS
.set ESP_RST__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set ESP_RST__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set ESP_RST__LCD_EN, CYREG_PRT2_LCD_EN
.set ESP_RST__MASK, 0x04
.set ESP_RST__PORT, 2
.set ESP_RST__PRT, CYREG_PRT2_PRT
.set ESP_RST__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set ESP_RST__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set ESP_RST__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set ESP_RST__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set ESP_RST__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set ESP_RST__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set ESP_RST__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set ESP_RST__PS, CYREG_PRT2_PS
.set ESP_RST__SHIFT, 2
.set ESP_RST__SLW, CYREG_PRT2_SLW

/* LED_H_G */
.set LED_H_G__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set LED_H_G__0__MASK, 0x20
.set LED_H_G__0__PC, CYREG_PRT0_PC5
.set LED_H_G__0__PORT, 0
.set LED_H_G__0__SHIFT, 5
.set LED_H_G__AG, CYREG_PRT0_AG
.set LED_H_G__AMUX, CYREG_PRT0_AMUX
.set LED_H_G__BIE, CYREG_PRT0_BIE
.set LED_H_G__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_H_G__BYP, CYREG_PRT0_BYP
.set LED_H_G__CTL, CYREG_PRT0_CTL
.set LED_H_G__DM0, CYREG_PRT0_DM0
.set LED_H_G__DM1, CYREG_PRT0_DM1
.set LED_H_G__DM2, CYREG_PRT0_DM2
.set LED_H_G__DR, CYREG_PRT0_DR
.set LED_H_G__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_H_G__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_H_G__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_H_G__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_H_G__MASK, 0x20
.set LED_H_G__PORT, 0
.set LED_H_G__PRT, CYREG_PRT0_PRT
.set LED_H_G__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_H_G__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_H_G__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_H_G__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_H_G__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_H_G__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_H_G__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_H_G__PS, CYREG_PRT0_PS
.set LED_H_G__SHIFT, 5
.set LED_H_G__SLW, CYREG_PRT0_SLW

/* LED_H_R */
.set LED_H_R__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set LED_H_R__0__MASK, 0x80
.set LED_H_R__0__PC, CYREG_PRT0_PC7
.set LED_H_R__0__PORT, 0
.set LED_H_R__0__SHIFT, 7
.set LED_H_R__AG, CYREG_PRT0_AG
.set LED_H_R__AMUX, CYREG_PRT0_AMUX
.set LED_H_R__BIE, CYREG_PRT0_BIE
.set LED_H_R__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_H_R__BYP, CYREG_PRT0_BYP
.set LED_H_R__CTL, CYREG_PRT0_CTL
.set LED_H_R__DM0, CYREG_PRT0_DM0
.set LED_H_R__DM1, CYREG_PRT0_DM1
.set LED_H_R__DM2, CYREG_PRT0_DM2
.set LED_H_R__DR, CYREG_PRT0_DR
.set LED_H_R__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_H_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_H_R__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_H_R__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_H_R__MASK, 0x80
.set LED_H_R__PORT, 0
.set LED_H_R__PRT, CYREG_PRT0_PRT
.set LED_H_R__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_H_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_H_R__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_H_R__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_H_R__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_H_R__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_H_R__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_H_R__PS, CYREG_PRT0_PS
.set LED_H_R__SHIFT, 7
.set LED_H_R__SLW, CYREG_PRT0_SLW

/* LED_H_Y */
.set LED_H_Y__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set LED_H_Y__0__MASK, 0x40
.set LED_H_Y__0__PC, CYREG_PRT0_PC6
.set LED_H_Y__0__PORT, 0
.set LED_H_Y__0__SHIFT, 6
.set LED_H_Y__AG, CYREG_PRT0_AG
.set LED_H_Y__AMUX, CYREG_PRT0_AMUX
.set LED_H_Y__BIE, CYREG_PRT0_BIE
.set LED_H_Y__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_H_Y__BYP, CYREG_PRT0_BYP
.set LED_H_Y__CTL, CYREG_PRT0_CTL
.set LED_H_Y__DM0, CYREG_PRT0_DM0
.set LED_H_Y__DM1, CYREG_PRT0_DM1
.set LED_H_Y__DM2, CYREG_PRT0_DM2
.set LED_H_Y__DR, CYREG_PRT0_DR
.set LED_H_Y__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_H_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_H_Y__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_H_Y__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_H_Y__MASK, 0x40
.set LED_H_Y__PORT, 0
.set LED_H_Y__PRT, CYREG_PRT0_PRT
.set LED_H_Y__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_H_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_H_Y__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_H_Y__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_H_Y__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_H_Y__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_H_Y__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_H_Y__PS, CYREG_PRT0_PS
.set LED_H_Y__SHIFT, 6
.set LED_H_Y__SLW, CYREG_PRT0_SLW

/* LED_T_G */
.set LED_T_G__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set LED_T_G__0__MASK, 0x04
.set LED_T_G__0__PC, CYREG_PRT0_PC2
.set LED_T_G__0__PORT, 0
.set LED_T_G__0__SHIFT, 2
.set LED_T_G__AG, CYREG_PRT0_AG
.set LED_T_G__AMUX, CYREG_PRT0_AMUX
.set LED_T_G__BIE, CYREG_PRT0_BIE
.set LED_T_G__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_T_G__BYP, CYREG_PRT0_BYP
.set LED_T_G__CTL, CYREG_PRT0_CTL
.set LED_T_G__DM0, CYREG_PRT0_DM0
.set LED_T_G__DM1, CYREG_PRT0_DM1
.set LED_T_G__DM2, CYREG_PRT0_DM2
.set LED_T_G__DR, CYREG_PRT0_DR
.set LED_T_G__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_T_G__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_T_G__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_T_G__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_T_G__MASK, 0x04
.set LED_T_G__PORT, 0
.set LED_T_G__PRT, CYREG_PRT0_PRT
.set LED_T_G__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_T_G__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_T_G__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_T_G__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_T_G__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_T_G__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_T_G__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_T_G__PS, CYREG_PRT0_PS
.set LED_T_G__SHIFT, 2
.set LED_T_G__SLW, CYREG_PRT0_SLW

/* LED_T_R */
.set LED_T_R__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set LED_T_R__0__MASK, 0x10
.set LED_T_R__0__PC, CYREG_PRT0_PC4
.set LED_T_R__0__PORT, 0
.set LED_T_R__0__SHIFT, 4
.set LED_T_R__AG, CYREG_PRT0_AG
.set LED_T_R__AMUX, CYREG_PRT0_AMUX
.set LED_T_R__BIE, CYREG_PRT0_BIE
.set LED_T_R__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_T_R__BYP, CYREG_PRT0_BYP
.set LED_T_R__CTL, CYREG_PRT0_CTL
.set LED_T_R__DM0, CYREG_PRT0_DM0
.set LED_T_R__DM1, CYREG_PRT0_DM1
.set LED_T_R__DM2, CYREG_PRT0_DM2
.set LED_T_R__DR, CYREG_PRT0_DR
.set LED_T_R__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_T_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_T_R__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_T_R__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_T_R__MASK, 0x10
.set LED_T_R__PORT, 0
.set LED_T_R__PRT, CYREG_PRT0_PRT
.set LED_T_R__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_T_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_T_R__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_T_R__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_T_R__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_T_R__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_T_R__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_T_R__PS, CYREG_PRT0_PS
.set LED_T_R__SHIFT, 4
.set LED_T_R__SLW, CYREG_PRT0_SLW

/* LED_T_Y */
.set LED_T_Y__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set LED_T_Y__0__MASK, 0x08
.set LED_T_Y__0__PC, CYREG_PRT0_PC3
.set LED_T_Y__0__PORT, 0
.set LED_T_Y__0__SHIFT, 3
.set LED_T_Y__AG, CYREG_PRT0_AG
.set LED_T_Y__AMUX, CYREG_PRT0_AMUX
.set LED_T_Y__BIE, CYREG_PRT0_BIE
.set LED_T_Y__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_T_Y__BYP, CYREG_PRT0_BYP
.set LED_T_Y__CTL, CYREG_PRT0_CTL
.set LED_T_Y__DM0, CYREG_PRT0_DM0
.set LED_T_Y__DM1, CYREG_PRT0_DM1
.set LED_T_Y__DM2, CYREG_PRT0_DM2
.set LED_T_Y__DR, CYREG_PRT0_DR
.set LED_T_Y__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_T_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_T_Y__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_T_Y__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_T_Y__MASK, 0x08
.set LED_T_Y__PORT, 0
.set LED_T_Y__PRT, CYREG_PRT0_PRT
.set LED_T_Y__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_T_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_T_Y__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_T_Y__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_T_Y__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_T_Y__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_T_Y__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_T_Y__PS, CYREG_PRT0_PS
.set LED_T_Y__SHIFT, 3
.set LED_T_Y__SLW, CYREG_PRT0_SLW

/* SDA_CTL */
.set SDA_CTL_Sync_ctrl_reg__0__MASK, 0x01
.set SDA_CTL_Sync_ctrl_reg__0__POS, 0
.set SDA_CTL_Sync_ctrl_reg__1__MASK, 0x02
.set SDA_CTL_Sync_ctrl_reg__1__POS, 1
.set SDA_CTL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set SDA_CTL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set SDA_CTL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set SDA_CTL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set SDA_CTL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set SDA_CTL_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set SDA_CTL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set SDA_CTL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set SDA_CTL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set SDA_CTL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set SDA_CTL_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set SDA_CTL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set SDA_CTL_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set SDA_CTL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set SDA_CTL_Sync_ctrl_reg__MASK, 0x03
.set SDA_CTL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SDA_CTL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SDA_CTL_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* mistISR */
.set mistISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set mistISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set mistISR__INTC_MASK, 0x400
.set mistISR__INTC_NUMBER, 10
.set mistISR__INTC_PRIOR_NUM, 7
.set mistISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set mistISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set mistISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* HOUT_ISR */
.set HOUT_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set HOUT_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set HOUT_ISR__INTC_MASK, 0x20
.set HOUT_ISR__INTC_NUMBER, 5
.set HOUT_ISR__INTC_PRIOR_NUM, 0
.set HOUT_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set HOUT_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set HOUT_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* TOUT_ISR */
.set TOUT_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set TOUT_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set TOUT_ISR__INTC_MASK, 0x80
.set TOUT_ISR__INTC_NUMBER, 7
.set TOUT_ISR__INTC_PRIOR_NUM, 0
.set TOUT_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set TOUT_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set TOUT_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* esprx_int */
.set esprx_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set esprx_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set esprx_int__INTC_MASK, 0x200
.set esprx_int__INTC_NUMBER, 9
.set esprx_int__INTC_PRIOR_NUM, 4
.set esprx_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set esprx_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set esprx_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* mistTimer */
.set mistTimer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set mistTimer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set mistTimer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set mistTimer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set mistTimer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set mistTimer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set mistTimer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set mistTimer_TimerHW__PER0, CYREG_TMR0_PER0
.set mistTimer_TimerHW__PER1, CYREG_TMR0_PER1
.set mistTimer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set mistTimer_TimerHW__PM_ACT_MSK, 0x01
.set mistTimer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set mistTimer_TimerHW__PM_STBY_MSK, 0x01
.set mistTimer_TimerHW__RT0, CYREG_TMR0_RT0
.set mistTimer_TimerHW__RT1, CYREG_TMR0_RT1
.set mistTimer_TimerHW__SR0, CYREG_TMR0_SR0

/* DEBOUNCE_CLK */
.set DEBOUNCE_CLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set DEBOUNCE_CLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set DEBOUNCE_CLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set DEBOUNCE_CLK__CFG2_SRC_SEL_MASK, 0x07
.set DEBOUNCE_CLK__INDEX, 0x02
.set DEBOUNCE_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set DEBOUNCE_CLK__PM_ACT_MSK, 0x04
.set DEBOUNCE_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set DEBOUNCE_CLK__PM_STBY_MSK, 0x04

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E127069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x800
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008B4F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
