<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/riscv-dbg/debug_rom/debug_rom.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="cm">/* Copyright 2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="cm"> * Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="cm"> * License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="cm"> * compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="cm"> * http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="cm"> * or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="cm"> * this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="cm"> * CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="cm"> * specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a><span class="cm"> *</span>
<a name="l-11"></a><span class="cm"> * File: $filename.v</span>
<a name="l-12"></a><span class="cm"> *</span>
<a name="l-13"></a><span class="cm"> * Description: Auto-generated bootrom</span>
<a name="l-14"></a><span class="cm"> */</span>
<a name="l-15"></a>
<a name="l-16"></a><span class="c1">// Auto-generated code</span>
<a name="l-17"></a><span class="k">module</span> <span class="n">debug_rom</span> <span class="p">(</span>
<a name="l-18"></a>   <span class="k">input</span>  <span class="k">logic</span>         <span class="n">clk_i</span><span class="p">,</span>
<a name="l-19"></a>   <span class="k">input</span>  <span class="k">logic</span>         <span class="n">req_i</span><span class="p">,</span>
<a name="l-20"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">addr_i</span><span class="p">,</span>
<a name="l-21"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">rdata_o</span>
<a name="l-22"></a><span class="p">);</span>
<a name="l-23"></a>    <span class="k">localparam</span> <span class="k">int</span> <span class="n">RomSize</span> <span class="o">=</span> <span class="mh">19</span><span class="p">;</span>
<a name="l-24"></a>
<a name="l-25"></a>    <span class="k">const</span> <span class="k">logic</span> <span class="p">[</span><span class="n">RomSize</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mem</span> <span class="o">=</span> <span class="p">{</span>
<a name="l-26"></a>        <span class="mh">64&#39;h00000000</span><span class="n">_7b200073</span><span class="p">,</span>
<a name="l-27"></a>        <span class="mh">64&#39;h7b302573</span><span class="n">_7b202473</span><span class="p">,</span>
<a name="l-28"></a>        <span class="mh">64&#39;h10852423</span><span class="n">_f1402473</span><span class="p">,</span>
<a name="l-29"></a>        <span class="mh">64&#39;ha85ff06f</span><span class="n">_7b302573</span><span class="p">,</span>
<a name="l-30"></a>        <span class="mh">64&#39;h7b202473</span><span class="n">_10052223</span><span class="p">,</span>
<a name="l-31"></a>        <span class="mh">64&#39;h00100073</span><span class="n">_7b302573</span><span class="p">,</span>
<a name="l-32"></a>        <span class="mh">64&#39;h10052623</span><span class="n">_00c51513</span><span class="p">,</span>
<a name="l-33"></a>        <span class="mh">64&#39;h00c55513</span><span class="n">_00000517</span><span class="p">,</span>
<a name="l-34"></a>        <span class="mh">64&#39;h7b351073</span><span class="n">_fd5ff06f</span><span class="p">,</span>
<a name="l-35"></a>        <span class="mh">64&#39;hfa041ce3</span><span class="n">_00247413</span><span class="p">,</span>
<a name="l-36"></a>        <span class="mh">64&#39;h40044403</span><span class="n">_00a40433</span><span class="p">,</span>
<a name="l-37"></a>        <span class="mh">64&#39;hf1402473</span><span class="n">_02041c63</span><span class="p">,</span>
<a name="l-38"></a>        <span class="mh">64&#39;h00147413</span><span class="n">_40044403</span><span class="p">,</span>
<a name="l-39"></a>        <span class="mh">64&#39;h00a40433</span><span class="n">_10852023</span><span class="p">,</span>
<a name="l-40"></a>        <span class="mh">64&#39;hf1402473</span><span class="n">_00c51513</span><span class="p">,</span>
<a name="l-41"></a>        <span class="mh">64&#39;h00c55513</span><span class="n">_00000517</span><span class="p">,</span>
<a name="l-42"></a>        <span class="mh">64&#39;h7b351073</span><span class="n">_7b241073</span><span class="p">,</span>
<a name="l-43"></a>        <span class="mh">64&#39;h0ff0000f</span><span class="n">_04c0006f</span><span class="p">,</span>
<a name="l-44"></a>        <span class="mh">64&#39;h07c0006f</span><span class="n">_00c0006f</span>
<a name="l-45"></a>    <span class="p">};</span>
<a name="l-46"></a>
<a name="l-47"></a>    <span class="k">logic</span> <span class="p">[</span><span class="n">$clog2</span><span class="p">(</span><span class="n">RomSize</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">addr_q</span><span class="p">;</span>
<a name="l-48"></a>
<a name="l-49"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-50"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">req_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-51"></a>            <span class="n">addr_q</span> <span class="o">&lt;=</span> <span class="n">addr_i</span><span class="p">[</span><span class="n">$clog2</span><span class="p">(</span><span class="n">RomSize</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">+</span><span class="mh">3</span><span class="o">:</span><span class="mh">3</span><span class="p">];</span>
<a name="l-52"></a>        <span class="k">end</span>
<a name="l-53"></a>    <span class="k">end</span>
<a name="l-54"></a>
<a name="l-55"></a>    <span class="c1">// this prevents spurious Xes from propagating into</span>
<a name="l-56"></a>    <span class="c1">// the speculative fetch stage of the core</span>
<a name="l-57"></a>    <span class="k">assign</span> <span class="n">rdata_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr_q</span> <span class="o">&lt;</span> <span class="n">RomSize</span><span class="p">)</span> <span class="o">?</span> <span class="n">mem</span><span class="p">[</span><span class="n">addr_q</span><span class="p">]</span> <span class="o">:</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-58"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>