{"Source Block": ["oh/etx/hdl/etx.v@109:119@HdlIdDef", "   wire\t\t\temrr_empty;\t\t// From m_rr_fifo of fifo_async.v\n   wire [102:0]\t\temrr_rd_data;\t\t// From m_rr_fifo of fifo_async.v\n   wire\t\t\temrr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temwr_empty;\t\t// From s_wr_fifo of fifo_async.v\n   wire [102:0]\t\temwr_rd_data;\t\t// From s_wr_fifo of fifo_async.v\n   wire\t\t\temwr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_wr_wait;\t\t// From etx_io of etx_io.v\n   wire [63:0]\t\ttxdata_p;\t\t// From etx_protocol of etx_protocol.v\n   wire [7:0]\t\ttxframe_p;\t\t// From etx_protocol of etx_protocol.v\n   // End of automatics\n"], "Clone Blocks": [["oh/etx/hdl/etx.v@107:117", "   wire [102:0]\t\temrq_rd_data;\t\t// From s_rq_fifo of fifo_async.v\n   wire\t\t\temrq_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temrr_empty;\t\t// From m_rr_fifo of fifo_async.v\n   wire [102:0]\t\temrr_rd_data;\t\t// From m_rr_fifo of fifo_async.v\n   wire\t\t\temrr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temwr_empty;\t\t// From s_wr_fifo of fifo_async.v\n   wire [102:0]\t\temwr_rd_data;\t\t// From s_wr_fifo of fifo_async.v\n   wire\t\t\temwr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_wr_wait;\t\t// From etx_io of etx_io.v\n   wire [63:0]\t\ttxdata_p;\t\t// From etx_protocol of etx_protocol.v\n"], ["oh/etx/hdl/etx.v@110:120", "   wire [102:0]\t\temrr_rd_data;\t\t// From m_rr_fifo of fifo_async.v\n   wire\t\t\temrr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temwr_empty;\t\t// From s_wr_fifo of fifo_async.v\n   wire [102:0]\t\temwr_rd_data;\t\t// From s_wr_fifo of fifo_async.v\n   wire\t\t\temwr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_wr_wait;\t\t// From etx_io of etx_io.v\n   wire [63:0]\t\ttxdata_p;\t\t// From etx_protocol of etx_protocol.v\n   wire [7:0]\t\ttxframe_p;\t\t// From etx_protocol of etx_protocol.v\n   // End of automatics\n   \n"], ["oh/etx/hdl/etx.v@103:113", "   wire [31:0]\t\te_tx_srcaddr;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\te_tx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire\t\t\te_tx_write;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temrq_empty;\t\t// From s_rq_fifo of fifo_async.v\n   wire [102:0]\t\temrq_rd_data;\t\t// From s_rq_fifo of fifo_async.v\n   wire\t\t\temrq_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temrr_empty;\t\t// From m_rr_fifo of fifo_async.v\n   wire [102:0]\t\temrr_rd_data;\t\t// From m_rr_fifo of fifo_async.v\n   wire\t\t\temrr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temwr_empty;\t\t// From s_wr_fifo of fifo_async.v\n   wire [102:0]\t\temwr_rd_data;\t\t// From s_wr_fifo of fifo_async.v\n"], ["oh/etx/hdl/etx.v@104:114", "   wire\t\t\te_tx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire\t\t\te_tx_write;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temrq_empty;\t\t// From s_rq_fifo of fifo_async.v\n   wire [102:0]\t\temrq_rd_data;\t\t// From s_rq_fifo of fifo_async.v\n   wire\t\t\temrq_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temrr_empty;\t\t// From m_rr_fifo of fifo_async.v\n   wire [102:0]\t\temrr_rd_data;\t\t// From m_rr_fifo of fifo_async.v\n   wire\t\t\temrr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temwr_empty;\t\t// From s_wr_fifo of fifo_async.v\n   wire [102:0]\t\temwr_rd_data;\t\t// From s_wr_fifo of fifo_async.v\n   wire\t\t\temwr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n"], ["oh/etx/hdl/etx.v@112:122", "   wire\t\t\temwr_empty;\t\t// From s_wr_fifo of fifo_async.v\n   wire [102:0]\t\temwr_rd_data;\t\t// From s_wr_fifo of fifo_async.v\n   wire\t\t\temwr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_wr_wait;\t\t// From etx_io of etx_io.v\n   wire [63:0]\t\ttxdata_p;\t\t// From etx_protocol of etx_protocol.v\n   wire [7:0]\t\ttxframe_p;\t\t// From etx_protocol of etx_protocol.v\n   // End of automatics\n   \n   /************************************************************/\n   /*FIFOs                                                     */\n"], ["oh/etx/hdl/etx.v@105:115", "   wire\t\t\te_tx_write;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temrq_empty;\t\t// From s_rq_fifo of fifo_async.v\n   wire [102:0]\t\temrq_rd_data;\t\t// From s_rq_fifo of fifo_async.v\n   wire\t\t\temrq_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temrr_empty;\t\t// From m_rr_fifo of fifo_async.v\n   wire [102:0]\t\temrr_rd_data;\t\t// From m_rr_fifo of fifo_async.v\n   wire\t\t\temrr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temwr_empty;\t\t// From s_wr_fifo of fifo_async.v\n   wire [102:0]\t\temwr_rd_data;\t\t// From s_wr_fifo of fifo_async.v\n   wire\t\t\temwr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n"], ["oh/etx/hdl/etx.v@106:116", "   wire\t\t\temrq_empty;\t\t// From s_rq_fifo of fifo_async.v\n   wire [102:0]\t\temrq_rd_data;\t\t// From s_rq_fifo of fifo_async.v\n   wire\t\t\temrq_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temrr_empty;\t\t// From m_rr_fifo of fifo_async.v\n   wire [102:0]\t\temrr_rd_data;\t\t// From m_rr_fifo of fifo_async.v\n   wire\t\t\temrr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temwr_empty;\t\t// From s_wr_fifo of fifo_async.v\n   wire [102:0]\t\temwr_rd_data;\t\t// From s_wr_fifo of fifo_async.v\n   wire\t\t\temwr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_wr_wait;\t\t// From etx_io of etx_io.v\n"], ["oh/etx/hdl/etx.v@101:111", "   wire [31:0]\t\te_tx_dstaddr;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\te_tx_rd_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire [31:0]\t\te_tx_srcaddr;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\te_tx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire\t\t\te_tx_write;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temrq_empty;\t\t// From s_rq_fifo of fifo_async.v\n   wire [102:0]\t\temrq_rd_data;\t\t// From s_rq_fifo of fifo_async.v\n   wire\t\t\temrq_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temrr_empty;\t\t// From m_rr_fifo of fifo_async.v\n   wire [102:0]\t\temrr_rd_data;\t\t// From m_rr_fifo of fifo_async.v\n   wire\t\t\temrr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n"], ["oh/etx/hdl/etx.v@102:112", "   wire\t\t\te_tx_rd_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire [31:0]\t\te_tx_srcaddr;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\te_tx_wr_wait;\t\t// From etx_protocol of etx_protocol.v\n   wire\t\t\te_tx_write;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temrq_empty;\t\t// From s_rq_fifo of fifo_async.v\n   wire [102:0]\t\temrq_rd_data;\t\t// From s_rq_fifo of fifo_async.v\n   wire\t\t\temrq_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temrr_empty;\t\t// From m_rr_fifo of fifo_async.v\n   wire [102:0]\t\temrr_rd_data;\t\t// From m_rr_fifo of fifo_async.v\n   wire\t\t\temrr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temwr_empty;\t\t// From s_wr_fifo of fifo_async.v\n"], ["oh/etx/hdl/etx.v@111:121", "   wire\t\t\temrr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temwr_empty;\t\t// From s_wr_fifo of fifo_async.v\n   wire [102:0]\t\temwr_rd_data;\t\t// From s_wr_fifo of fifo_async.v\n   wire\t\t\temwr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_wr_wait;\t\t// From etx_io of etx_io.v\n   wire [63:0]\t\ttxdata_p;\t\t// From etx_protocol of etx_protocol.v\n   wire [7:0]\t\ttxframe_p;\t\t// From etx_protocol of etx_protocol.v\n   // End of automatics\n   \n   /************************************************************/\n"], ["oh/etx/hdl/etx.v@108:118", "   wire\t\t\temrq_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temrr_empty;\t\t// From m_rr_fifo of fifo_async.v\n   wire [102:0]\t\temrr_rd_data;\t\t// From m_rr_fifo of fifo_async.v\n   wire\t\t\temrr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\temwr_empty;\t\t// From s_wr_fifo of fifo_async.v\n   wire [102:0]\t\temwr_rd_data;\t\t// From s_wr_fifo of fifo_async.v\n   wire\t\t\temwr_rd_en;\t\t// From etx_arbiter of etx_arbiter.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_wr_wait;\t\t// From etx_io of etx_io.v\n   wire [63:0]\t\ttxdata_p;\t\t// From etx_protocol of etx_protocol.v\n   wire [7:0]\t\ttxframe_p;\t\t// From etx_protocol of etx_protocol.v\n"]], "Diff Content": {"Delete": [], "Add": [[114, "   wire [63:0]\t\ttx_data_par;\t\t// From etx_protocol of etx_protocol.v\n"], [114, "   wire [7:0]\t\ttx_frame_par;\t\t// From etx_protocol of etx_protocol.v\n"]]}}