Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Oct 28 02:29:51 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_timing_summary_routed.rpt -pb Lab5_timing_summary_routed.pb -rpx Lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sev_seg/clk_divider_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.362     -259.502                     61                 2089        0.085        0.000                      0                 2089        4.500        0.000                       0                   742  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.362     -259.502                     61                 1372        0.085        0.000                      0                 1372        4.500        0.000                       0                   742  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.035        0.000                      0                  717        0.180        0.000                      0                  717  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           61  Failing Endpoints,  Worst Slack      -10.362ns,  Total Violation     -259.502ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.362ns  (required time - arrival time)
  Source:                 item_price_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.325ns  (logic 10.740ns (52.842%)  route 9.585ns (47.158%))
  Logic Levels:           37  (CARRY4=23 LUT3=5 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  item_price_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  item_price_1_reg[0]/Q
                         net (fo=44, routed)          0.900     6.439    p_7_in[0]
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  item_num[3]_i_65_replica/O
                         net (fo=11, routed)          0.536     7.099    item_num[3]_i_65_n_0_repN
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.223 r  item_num[3]_i_58/O
                         net (fo=1, routed)           0.322     7.545    item_num[3]_i_58_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.941 r  item_num_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.941    item_num_reg[3]_i_39_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.058 r  item_num_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.058    item_num_reg[3]_i_36_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.312 r  item_num_reg[3]_i_35/CO[0]
                         net (fo=11, routed)          0.759     9.072    item_num_reg[3]_i_35_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.895 r  item_num_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.895    item_num_reg[3]_i_24_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  item_num_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.009    item_num_reg[3]_i_21_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.166 r  item_num_reg[3]_i_20/CO[1]
                         net (fo=11, routed)          0.568    10.734    item_num_reg[3]_i_20_n_2
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    11.063 r  item_num[3]_i_34/O
                         net (fo=1, routed)           0.000    11.063    item_num[3]_i_34_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.613    item_num_reg[3]_i_15_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.727    item_num_reg[3]_i_10_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.884 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.668    12.552    item_num_reg[3]_i_9_n_2
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.329    12.881 r  item_num[3]_i_31/O
                         net (fo=1, routed)           0.000    12.881    item_num[3]_i_31_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.431 r  item_num_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.431    item_num_reg[3]_i_14_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.545    item_num_reg[3]_i_8_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.702 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.642    14.344    p_1_in[3]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.673 r  item_num[2]_i_12/O
                         net (fo=1, routed)           0.000    14.673    item_num[2]_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.049 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.049    item_num_reg[2]_i_7_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.166 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.166    item_num_reg[2]_i_4_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=31, routed)          0.750    16.073    p_1_in[2]
    SLICE_X44Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.405 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.405    item_num[1]_i_14_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.955 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.955    item_num_reg[1]_i_7_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.069 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.069    item_num_reg[1]_i_4_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.226 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.670    17.896    p_1_in[1]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.225 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.225    item_num[0]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  item_num_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.775    item_num_reg[0]_i_6_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.889 r  item_num_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.889    item_num_reg[0]_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.160 f  item_num_reg[0]_i_3/CO[0]
                         net (fo=13, routed)          0.365    19.525    p_1_in[0]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.373    19.898 r  item_num[3]_i_13/O
                         net (fo=7, routed)           0.310    20.208    item_num[3]_i_13_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.332 r  pay_10[3]_i_13_comp_4/O
                         net (fo=1, routed)           0.471    20.803    pay_10[3]_i_13_n_0_repN
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    20.927 r  pay_10[3]_i_5_comp_1/O
                         net (fo=2, routed)           0.494    21.420    pay_10[3]_i_5_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    21.842 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.935    22.777    pay_10_reg[3]_i_2_n_6
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.306    23.083 r  pay_10[0]_i_2/O
                         net (fo=5, routed)           0.615    23.698    pay_10[0]_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124    23.822 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    23.822    pay_1[3]_i_6_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.402 f  pay_1_reg[3]_i_2/O[2]
                         net (fo=3, routed)           0.426    24.828    money_110_out[2]
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.302    25.130 r  money_1[3]_i_4/O
                         net (fo=1, routed)           0.154    25.284    key_de/money_1_reg[3]_2
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.124    25.408 r  key_de/money_1[3]_i_2/O
                         net (fo=1, routed)           0.000    25.408    key_de_n_16
    SLICE_X47Y45         FDCE                                         r  money_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X47Y45         FDCE                                         r  money_1_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y45         FDCE (Setup_fdce_C_D)        0.032    15.046    money_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -25.408    
  -------------------------------------------------------------------
                         slack                                -10.362    

Slack (VIOLATED) :        -10.317ns  (required time - arrival time)
  Source:                 item_price_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.280ns  (logic 10.388ns (51.223%)  route 9.892ns (48.777%))
  Logic Levels:           37  (CARRY4=23 LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  item_price_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  item_price_1_reg[0]/Q
                         net (fo=44, routed)          0.900     6.439    p_7_in[0]
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  item_num[3]_i_65_replica/O
                         net (fo=11, routed)          0.536     7.099    item_num[3]_i_65_n_0_repN
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.223 r  item_num[3]_i_58/O
                         net (fo=1, routed)           0.322     7.545    item_num[3]_i_58_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.941 r  item_num_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.941    item_num_reg[3]_i_39_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.058 r  item_num_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.058    item_num_reg[3]_i_36_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.312 r  item_num_reg[3]_i_35/CO[0]
                         net (fo=11, routed)          0.759     9.072    item_num_reg[3]_i_35_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.895 r  item_num_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.895    item_num_reg[3]_i_24_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  item_num_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.009    item_num_reg[3]_i_21_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.166 r  item_num_reg[3]_i_20/CO[1]
                         net (fo=11, routed)          0.568    10.734    item_num_reg[3]_i_20_n_2
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    11.063 r  item_num[3]_i_34/O
                         net (fo=1, routed)           0.000    11.063    item_num[3]_i_34_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.613    item_num_reg[3]_i_15_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.727    item_num_reg[3]_i_10_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.884 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.668    12.552    item_num_reg[3]_i_9_n_2
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.329    12.881 r  item_num[3]_i_31/O
                         net (fo=1, routed)           0.000    12.881    item_num[3]_i_31_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.431 r  item_num_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.431    item_num_reg[3]_i_14_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.545    item_num_reg[3]_i_8_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.702 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.642    14.344    p_1_in[3]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.673 r  item_num[2]_i_12/O
                         net (fo=1, routed)           0.000    14.673    item_num[2]_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.049 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.049    item_num_reg[2]_i_7_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.166 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.166    item_num_reg[2]_i_4_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=31, routed)          0.750    16.073    p_1_in[2]
    SLICE_X44Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.405 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.405    item_num[1]_i_14_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.955 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.955    item_num_reg[1]_i_7_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.069 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.069    item_num_reg[1]_i_4_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.226 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.670    17.896    p_1_in[1]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.225 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.225    item_num[0]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  item_num_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.775    item_num_reg[0]_i_6_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.889 r  item_num_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.889    item_num_reg[0]_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.160 f  item_num_reg[0]_i_3/CO[0]
                         net (fo=13, routed)          0.365    19.525    p_1_in[0]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.373    19.898 r  item_num[3]_i_13/O
                         net (fo=7, routed)           0.310    20.208    item_num[3]_i_13_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.332 r  pay_10[3]_i_13_comp_4/O
                         net (fo=1, routed)           0.471    20.803    pay_10[3]_i_13_n_0_repN
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    20.927 r  pay_10[3]_i_5_comp_1/O
                         net (fo=2, routed)           0.494    21.420    pay_10[3]_i_5_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    21.842 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.935    22.777    pay_10_reg[3]_i_2_n_6
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.306    23.083 r  pay_10[0]_i_2/O
                         net (fo=5, routed)           0.615    23.698    pay_10[0]_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124    23.822 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    23.822    pay_1[3]_i_6_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    24.049 f  pay_1_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.478    24.527    money_110_out[1]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.303    24.830 r  money_1[2]_i_2/O
                         net (fo=1, routed)           0.409    25.239    key_de/money_1_reg[2]
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.363 r  key_de/money_1[2]_i_1/O
                         net (fo=1, routed)           0.000    25.363    key_de_n_17
    SLICE_X45Y44         FDCE                                         r  money_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X45Y44         FDCE                                         r  money_1_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y44         FDCE (Setup_fdce_C_D)        0.032    15.046    money_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -25.363    
  -------------------------------------------------------------------
                         slack                                -10.317    

Slack (VIOLATED) :        -9.862ns  (required time - arrival time)
  Source:                 item_price_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.559ns  (logic 10.275ns (52.535%)  route 9.284ns (47.466%))
  Logic Levels:           35  (CARRY4=23 LUT3=5 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  item_price_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  item_price_1_reg[0]/Q
                         net (fo=44, routed)          0.900     6.439    p_7_in[0]
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  item_num[3]_i_65_replica/O
                         net (fo=11, routed)          0.536     7.099    item_num[3]_i_65_n_0_repN
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.223 r  item_num[3]_i_58/O
                         net (fo=1, routed)           0.322     7.545    item_num[3]_i_58_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.941 r  item_num_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.941    item_num_reg[3]_i_39_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.058 r  item_num_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.058    item_num_reg[3]_i_36_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.312 r  item_num_reg[3]_i_35/CO[0]
                         net (fo=11, routed)          0.759     9.072    item_num_reg[3]_i_35_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.895 r  item_num_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.895    item_num_reg[3]_i_24_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  item_num_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.009    item_num_reg[3]_i_21_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.166 r  item_num_reg[3]_i_20/CO[1]
                         net (fo=11, routed)          0.568    10.734    item_num_reg[3]_i_20_n_2
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    11.063 r  item_num[3]_i_34/O
                         net (fo=1, routed)           0.000    11.063    item_num[3]_i_34_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.613    item_num_reg[3]_i_15_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.727    item_num_reg[3]_i_10_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.884 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.668    12.552    item_num_reg[3]_i_9_n_2
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.329    12.881 r  item_num[3]_i_31/O
                         net (fo=1, routed)           0.000    12.881    item_num[3]_i_31_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.431 r  item_num_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.431    item_num_reg[3]_i_14_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.545    item_num_reg[3]_i_8_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.702 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.642    14.344    p_1_in[3]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.673 r  item_num[2]_i_12/O
                         net (fo=1, routed)           0.000    14.673    item_num[2]_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.049 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.049    item_num_reg[2]_i_7_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.166 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.166    item_num_reg[2]_i_4_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=31, routed)          0.750    16.073    p_1_in[2]
    SLICE_X44Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.405 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.405    item_num[1]_i_14_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.955 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.955    item_num_reg[1]_i_7_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.069 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.069    item_num_reg[1]_i_4_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.226 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.670    17.896    p_1_in[1]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.225 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.225    item_num[0]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  item_num_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.775    item_num_reg[0]_i_6_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.889 r  item_num_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.889    item_num_reg[0]_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.160 f  item_num_reg[0]_i_3/CO[0]
                         net (fo=13, routed)          0.365    19.525    p_1_in[0]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.373    19.898 r  item_num[3]_i_13/O
                         net (fo=7, routed)           0.775    20.673    item_num[3]_i_13_n_0
    SLICE_X47Y42         LUT5 (Prop_lut5_I2_O)        0.124    20.797 r  pay_1[3]_i_9_comp/O
                         net (fo=1, routed)           0.190    20.987    pay_1[3]_i_9_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    21.597 f  pay_1_reg[3]_i_3/O[3]
                         net (fo=14, routed)          0.916    22.512    pay_1_reg[3]_i_3_n_4
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.307    22.819 r  money[7]_i_9/O
                         net (fo=4, routed)           0.311    23.130    money[7]_i_9_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I1_O)        0.124    23.254 r  money[7]_i_2/O
                         net (fo=2, routed)           0.586    23.840    key_de/money_reg[7][2]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.124    23.964 r  key_de/money[7]_i_6/O
                         net (fo=1, routed)           0.000    23.964    key_de/money[7]_i_6_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.316 r  key_de/money_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.325    24.642    key_de_n_0
    SLICE_X43Y37         FDCE                                         r  money_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X43Y37         FDCE                                         r  money_reg[7]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X43Y37         FDCE (Setup_fdce_C_D)       -0.243    14.780    money_reg[7]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -24.642    
  -------------------------------------------------------------------
                         slack                                 -9.862    

Slack (VIOLATED) :        -9.745ns  (required time - arrival time)
  Source:                 item_price_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.707ns  (logic 10.264ns (52.083%)  route 9.443ns (47.917%))
  Logic Levels:           36  (CARRY4=23 LUT3=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  item_price_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  item_price_1_reg[0]/Q
                         net (fo=44, routed)          0.900     6.439    p_7_in[0]
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  item_num[3]_i_65_replica/O
                         net (fo=11, routed)          0.536     7.099    item_num[3]_i_65_n_0_repN
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.223 r  item_num[3]_i_58/O
                         net (fo=1, routed)           0.322     7.545    item_num[3]_i_58_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.941 r  item_num_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.941    item_num_reg[3]_i_39_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.058 r  item_num_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.058    item_num_reg[3]_i_36_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.312 r  item_num_reg[3]_i_35/CO[0]
                         net (fo=11, routed)          0.759     9.072    item_num_reg[3]_i_35_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.895 r  item_num_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.895    item_num_reg[3]_i_24_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  item_num_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.009    item_num_reg[3]_i_21_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.166 r  item_num_reg[3]_i_20/CO[1]
                         net (fo=11, routed)          0.568    10.734    item_num_reg[3]_i_20_n_2
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    11.063 r  item_num[3]_i_34/O
                         net (fo=1, routed)           0.000    11.063    item_num[3]_i_34_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.613    item_num_reg[3]_i_15_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.727    item_num_reg[3]_i_10_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.884 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.668    12.552    item_num_reg[3]_i_9_n_2
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.329    12.881 r  item_num[3]_i_31/O
                         net (fo=1, routed)           0.000    12.881    item_num[3]_i_31_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.431 r  item_num_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.431    item_num_reg[3]_i_14_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.545    item_num_reg[3]_i_8_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.702 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.642    14.344    p_1_in[3]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.673 r  item_num[2]_i_12/O
                         net (fo=1, routed)           0.000    14.673    item_num[2]_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.049 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.049    item_num_reg[2]_i_7_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.166 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.166    item_num_reg[2]_i_4_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=31, routed)          0.750    16.073    p_1_in[2]
    SLICE_X44Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.405 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.405    item_num[1]_i_14_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.955 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.955    item_num_reg[1]_i_7_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.069 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.069    item_num_reg[1]_i_4_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.226 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.670    17.896    p_1_in[1]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.225 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.225    item_num[0]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  item_num_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.775    item_num_reg[0]_i_6_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.889 r  item_num_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.889    item_num_reg[0]_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.160 f  item_num_reg[0]_i_3/CO[0]
                         net (fo=13, routed)          0.365    19.525    p_1_in[0]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.373    19.898 r  item_num[3]_i_13/O
                         net (fo=7, routed)           0.310    20.208    item_num[3]_i_13_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.332 r  pay_10[3]_i_13_comp_4/O
                         net (fo=1, routed)           0.471    20.803    pay_10[3]_i_13_n_0_repN
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    20.927 r  pay_10[3]_i_5_comp_1/O
                         net (fo=2, routed)           0.494    21.420    pay_10[3]_i_5_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    21.842 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.935    22.777    pay_10_reg[3]_i_2_n_6
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.306    23.083 r  pay_10[0]_i_2/O
                         net (fo=5, routed)           0.615    23.698    pay_10[0]_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124    23.822 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    23.822    pay_1[3]_i_6_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    24.049 r  pay_1_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.438    24.487    key_de/money_1_reg[3]_1[1]
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.303    24.790 r  key_de/money_1[1]_i_1/O
                         net (fo=1, routed)           0.000    24.790    key_de_n_18
    SLICE_X47Y43         FDCE                                         r  money_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X47Y43         FDCE                                         r  money_1_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y43         FDCE (Setup_fdce_C_D)        0.031    15.045    money_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -24.790    
  -------------------------------------------------------------------
                         slack                                 -9.745    

Slack (VIOLATED) :        -9.485ns  (required time - arrival time)
  Source:                 item_price_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.457ns  (logic 9.982ns (51.304%)  route 9.475ns (48.696%))
  Logic Levels:           36  (CARRY4=22 LUT3=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  item_price_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  item_price_1_reg[0]/Q
                         net (fo=44, routed)          0.900     6.439    p_7_in[0]
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  item_num[3]_i_65_replica/O
                         net (fo=11, routed)          0.536     7.099    item_num[3]_i_65_n_0_repN
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.223 r  item_num[3]_i_58/O
                         net (fo=1, routed)           0.322     7.545    item_num[3]_i_58_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.941 r  item_num_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.941    item_num_reg[3]_i_39_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.058 r  item_num_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.058    item_num_reg[3]_i_36_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.312 r  item_num_reg[3]_i_35/CO[0]
                         net (fo=11, routed)          0.759     9.072    item_num_reg[3]_i_35_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.895 r  item_num_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.895    item_num_reg[3]_i_24_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  item_num_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.009    item_num_reg[3]_i_21_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.166 r  item_num_reg[3]_i_20/CO[1]
                         net (fo=11, routed)          0.568    10.734    item_num_reg[3]_i_20_n_2
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    11.063 r  item_num[3]_i_34/O
                         net (fo=1, routed)           0.000    11.063    item_num[3]_i_34_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.613    item_num_reg[3]_i_15_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.727    item_num_reg[3]_i_10_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.884 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.668    12.552    item_num_reg[3]_i_9_n_2
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.329    12.881 r  item_num[3]_i_31/O
                         net (fo=1, routed)           0.000    12.881    item_num[3]_i_31_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.431 r  item_num_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.431    item_num_reg[3]_i_14_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.545    item_num_reg[3]_i_8_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.702 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.642    14.344    p_1_in[3]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.673 r  item_num[2]_i_12/O
                         net (fo=1, routed)           0.000    14.673    item_num[2]_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.049 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.049    item_num_reg[2]_i_7_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.166 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.166    item_num_reg[2]_i_4_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=31, routed)          0.750    16.073    p_1_in[2]
    SLICE_X44Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.405 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.405    item_num[1]_i_14_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.955 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.955    item_num_reg[1]_i_7_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.069 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.069    item_num_reg[1]_i_4_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.226 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.670    17.896    p_1_in[1]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.225 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.225    item_num[0]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  item_num_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.775    item_num_reg[0]_i_6_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.889 r  item_num_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.889    item_num_reg[0]_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.160 f  item_num_reg[0]_i_3/CO[0]
                         net (fo=13, routed)          0.365    19.525    p_1_in[0]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.373    19.898 r  item_num[3]_i_13/O
                         net (fo=7, routed)           0.310    20.208    item_num[3]_i_13_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.332 r  pay_10[3]_i_13_comp_4/O
                         net (fo=1, routed)           0.471    20.803    pay_10[3]_i_13_n_0_repN
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    20.927 r  pay_10[3]_i_5_comp_1/O
                         net (fo=2, routed)           0.494    21.420    pay_10[3]_i_5_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    21.842 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.907    22.749    pay_10_reg[3]_i_2_n_6
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.306    23.055 f  money_10[1]_i_3/O
                         net (fo=7, routed)           0.635    23.690    money_10[1]_i_3_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    23.814 f  money_10[1]_i_2/O
                         net (fo=3, routed)           0.313    24.126    money_10[1]_i_2_n_0
    SLICE_X43Y42         LUT4 (Prop_lut4_I2_O)        0.124    24.250 r  money_10[3]_i_2/O
                         net (fo=2, routed)           0.166    24.416    key_de/money_10_reg[2]_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124    24.540 r  key_de/money_10[2]_i_1/O
                         net (fo=1, routed)           0.000    24.540    key_de_n_13
    SLICE_X43Y42         FDCE                                         r  money_10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X43Y42         FDCE                                         r  money_10_reg[2]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X43Y42         FDCE (Setup_fdce_C_D)        0.029    15.055    money_10_reg[2]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -24.540    
  -------------------------------------------------------------------
                         slack                                 -9.485    

Slack (VIOLATED) :        -9.480ns  (required time - arrival time)
  Source:                 item_price_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.454ns  (logic 9.982ns (51.311%)  route 9.472ns (48.689%))
  Logic Levels:           36  (CARRY4=22 LUT3=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  item_price_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  item_price_1_reg[0]/Q
                         net (fo=44, routed)          0.900     6.439    p_7_in[0]
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  item_num[3]_i_65_replica/O
                         net (fo=11, routed)          0.536     7.099    item_num[3]_i_65_n_0_repN
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.223 r  item_num[3]_i_58/O
                         net (fo=1, routed)           0.322     7.545    item_num[3]_i_58_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.941 r  item_num_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.941    item_num_reg[3]_i_39_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.058 r  item_num_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.058    item_num_reg[3]_i_36_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.312 r  item_num_reg[3]_i_35/CO[0]
                         net (fo=11, routed)          0.759     9.072    item_num_reg[3]_i_35_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.895 r  item_num_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.895    item_num_reg[3]_i_24_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  item_num_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.009    item_num_reg[3]_i_21_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.166 r  item_num_reg[3]_i_20/CO[1]
                         net (fo=11, routed)          0.568    10.734    item_num_reg[3]_i_20_n_2
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    11.063 r  item_num[3]_i_34/O
                         net (fo=1, routed)           0.000    11.063    item_num[3]_i_34_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.613    item_num_reg[3]_i_15_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.727    item_num_reg[3]_i_10_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.884 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.668    12.552    item_num_reg[3]_i_9_n_2
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.329    12.881 r  item_num[3]_i_31/O
                         net (fo=1, routed)           0.000    12.881    item_num[3]_i_31_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.431 r  item_num_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.431    item_num_reg[3]_i_14_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.545    item_num_reg[3]_i_8_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.702 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.642    14.344    p_1_in[3]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.673 r  item_num[2]_i_12/O
                         net (fo=1, routed)           0.000    14.673    item_num[2]_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.049 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.049    item_num_reg[2]_i_7_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.166 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.166    item_num_reg[2]_i_4_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=31, routed)          0.750    16.073    p_1_in[2]
    SLICE_X44Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.405 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.405    item_num[1]_i_14_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.955 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.955    item_num_reg[1]_i_7_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.069 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.069    item_num_reg[1]_i_4_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.226 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.670    17.896    p_1_in[1]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.225 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.225    item_num[0]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  item_num_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.775    item_num_reg[0]_i_6_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.889 r  item_num_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.889    item_num_reg[0]_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.160 f  item_num_reg[0]_i_3/CO[0]
                         net (fo=13, routed)          0.365    19.525    p_1_in[0]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.373    19.898 r  item_num[3]_i_13/O
                         net (fo=7, routed)           0.310    20.208    item_num[3]_i_13_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.332 r  pay_10[3]_i_13_comp_4/O
                         net (fo=1, routed)           0.471    20.803    pay_10[3]_i_13_n_0_repN
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    20.927 r  pay_10[3]_i_5_comp_1/O
                         net (fo=2, routed)           0.494    21.420    pay_10[3]_i_5_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    21.842 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.907    22.749    pay_10_reg[3]_i_2_n_6
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.306    23.055 f  money_10[1]_i_3/O
                         net (fo=7, routed)           0.635    23.690    money_10[1]_i_3_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    23.814 f  money_10[1]_i_2/O
                         net (fo=3, routed)           0.313    24.126    money_10[1]_i_2_n_0
    SLICE_X43Y42         LUT4 (Prop_lut4_I2_O)        0.124    24.250 r  money_10[3]_i_2/O
                         net (fo=2, routed)           0.163    24.413    key_de/money_10_reg[2]_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124    24.537 r  key_de/money_10[3]_i_1/O
                         net (fo=1, routed)           0.000    24.537    key_de_n_12
    SLICE_X43Y42         FDCE                                         r  money_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X43Y42         FDCE                                         r  money_10_reg[3]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X43Y42         FDCE (Setup_fdce_C_D)        0.031    15.057    money_10_reg[3]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -24.537    
  -------------------------------------------------------------------
                         slack                                 -9.480    

Slack (VIOLATED) :        -9.427ns  (required time - arrival time)
  Source:                 item_price_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.387ns  (logic 9.858ns (50.849%)  route 9.529ns (49.151%))
  Logic Levels:           35  (CARRY4=22 LUT3=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  item_price_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  item_price_1_reg[0]/Q
                         net (fo=44, routed)          0.900     6.439    p_7_in[0]
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  item_num[3]_i_65_replica/O
                         net (fo=11, routed)          0.536     7.099    item_num[3]_i_65_n_0_repN
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.223 r  item_num[3]_i_58/O
                         net (fo=1, routed)           0.322     7.545    item_num[3]_i_58_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.941 r  item_num_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.941    item_num_reg[3]_i_39_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.058 r  item_num_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.058    item_num_reg[3]_i_36_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.312 r  item_num_reg[3]_i_35/CO[0]
                         net (fo=11, routed)          0.759     9.072    item_num_reg[3]_i_35_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.895 r  item_num_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.895    item_num_reg[3]_i_24_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  item_num_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.009    item_num_reg[3]_i_21_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.166 r  item_num_reg[3]_i_20/CO[1]
                         net (fo=11, routed)          0.568    10.734    item_num_reg[3]_i_20_n_2
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    11.063 r  item_num[3]_i_34/O
                         net (fo=1, routed)           0.000    11.063    item_num[3]_i_34_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.613    item_num_reg[3]_i_15_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.727    item_num_reg[3]_i_10_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.884 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.668    12.552    item_num_reg[3]_i_9_n_2
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.329    12.881 r  item_num[3]_i_31/O
                         net (fo=1, routed)           0.000    12.881    item_num[3]_i_31_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.431 r  item_num_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.431    item_num_reg[3]_i_14_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.545    item_num_reg[3]_i_8_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.702 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.642    14.344    p_1_in[3]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.673 r  item_num[2]_i_12/O
                         net (fo=1, routed)           0.000    14.673    item_num[2]_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.049 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.049    item_num_reg[2]_i_7_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.166 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.166    item_num_reg[2]_i_4_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=31, routed)          0.750    16.073    p_1_in[2]
    SLICE_X44Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.405 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.405    item_num[1]_i_14_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.955 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.955    item_num_reg[1]_i_7_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.069 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.069    item_num_reg[1]_i_4_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.226 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.670    17.896    p_1_in[1]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.225 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.225    item_num[0]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  item_num_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.775    item_num_reg[0]_i_6_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.889 r  item_num_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.889    item_num_reg[0]_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.160 f  item_num_reg[0]_i_3/CO[0]
                         net (fo=13, routed)          0.365    19.525    p_1_in[0]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.373    19.898 r  item_num[3]_i_13/O
                         net (fo=7, routed)           0.310    20.208    item_num[3]_i_13_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.332 r  pay_10[3]_i_13_comp_4/O
                         net (fo=1, routed)           0.471    20.803    pay_10[3]_i_13_n_0_repN
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    20.927 r  pay_10[3]_i_5_comp_1/O
                         net (fo=2, routed)           0.494    21.420    pay_10[3]_i_5_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    21.842 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.907    22.749    pay_10_reg[3]_i_2_n_6
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.306    23.055 r  money_10[1]_i_3/O
                         net (fo=7, routed)           0.635    23.690    money_10[1]_i_3_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    23.814 r  money_10[1]_i_2/O
                         net (fo=3, routed)           0.533    24.346    key_de/money_10_reg[1]
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.470 r  key_de/money_10[1]_i_1/O
                         net (fo=1, routed)           0.000    24.470    key_de_n_14
    SLICE_X44Y44         FDCE                                         r  money_10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X44Y44         FDCE                                         r  money_10_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y44         FDCE (Setup_fdce_C_D)        0.029    15.043    money_10_reg[1]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -24.470    
  -------------------------------------------------------------------
                         slack                                 -9.427    

Slack (VIOLATED) :        -9.397ns  (required time - arrival time)
  Source:                 item_price_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pay_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.379ns  (logic 10.374ns (53.533%)  route 9.005ns (46.467%))
  Logic Levels:           35  (CARRY4=23 LUT3=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  item_price_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  item_price_1_reg[0]/Q
                         net (fo=44, routed)          0.900     6.439    p_7_in[0]
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  item_num[3]_i_65_replica/O
                         net (fo=11, routed)          0.536     7.099    item_num[3]_i_65_n_0_repN
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.223 r  item_num[3]_i_58/O
                         net (fo=1, routed)           0.322     7.545    item_num[3]_i_58_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.941 r  item_num_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.941    item_num_reg[3]_i_39_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.058 r  item_num_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.058    item_num_reg[3]_i_36_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.312 r  item_num_reg[3]_i_35/CO[0]
                         net (fo=11, routed)          0.759     9.072    item_num_reg[3]_i_35_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.895 r  item_num_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.895    item_num_reg[3]_i_24_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  item_num_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.009    item_num_reg[3]_i_21_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.166 r  item_num_reg[3]_i_20/CO[1]
                         net (fo=11, routed)          0.568    10.734    item_num_reg[3]_i_20_n_2
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    11.063 r  item_num[3]_i_34/O
                         net (fo=1, routed)           0.000    11.063    item_num[3]_i_34_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.613    item_num_reg[3]_i_15_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.727    item_num_reg[3]_i_10_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.884 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.668    12.552    item_num_reg[3]_i_9_n_2
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.329    12.881 r  item_num[3]_i_31/O
                         net (fo=1, routed)           0.000    12.881    item_num[3]_i_31_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.431 r  item_num_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.431    item_num_reg[3]_i_14_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.545    item_num_reg[3]_i_8_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.702 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.642    14.344    p_1_in[3]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.673 r  item_num[2]_i_12/O
                         net (fo=1, routed)           0.000    14.673    item_num[2]_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.049 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.049    item_num_reg[2]_i_7_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.166 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.166    item_num_reg[2]_i_4_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=31, routed)          0.750    16.073    p_1_in[2]
    SLICE_X44Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.405 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.405    item_num[1]_i_14_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.955 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.955    item_num_reg[1]_i_7_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.069 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.069    item_num_reg[1]_i_4_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.226 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.670    17.896    p_1_in[1]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.225 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.225    item_num[0]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  item_num_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.775    item_num_reg[0]_i_6_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.889 r  item_num_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.889    item_num_reg[0]_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.160 f  item_num_reg[0]_i_3/CO[0]
                         net (fo=13, routed)          0.365    19.525    p_1_in[0]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.373    19.898 r  item_num[3]_i_13/O
                         net (fo=7, routed)           0.310    20.208    item_num[3]_i_13_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.332 r  pay_10[3]_i_13_comp_4/O
                         net (fo=1, routed)           0.471    20.803    pay_10[3]_i_13_n_0_repN
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    20.927 r  pay_10[3]_i_5_comp_1/O
                         net (fo=2, routed)           0.494    21.420    pay_10[3]_i_5_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    21.842 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.935    22.777    pay_10_reg[3]_i_2_n_6
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.306    23.083 r  pay_10[0]_i_2/O
                         net (fo=5, routed)           0.615    23.698    pay_10[0]_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124    23.822 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    23.822    pay_1[3]_i_6_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.462 r  pay_1_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.000    24.462    money_110_out[3]
    SLICE_X47Y44         FDCE                                         r  pay_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X47Y44         FDCE                                         r  pay_1_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y44         FDCE (Setup_fdce_C_D)        0.051    15.065    pay_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -24.462    
  -------------------------------------------------------------------
                         slack                                 -9.397    

Slack (VIOLATED) :        -9.337ns  (required time - arrival time)
  Source:                 item_price_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pay_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.319ns  (logic 10.314ns (53.388%)  route 9.005ns (46.612%))
  Logic Levels:           35  (CARRY4=23 LUT3=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  item_price_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  item_price_1_reg[0]/Q
                         net (fo=44, routed)          0.900     6.439    p_7_in[0]
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  item_num[3]_i_65_replica/O
                         net (fo=11, routed)          0.536     7.099    item_num[3]_i_65_n_0_repN
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.223 r  item_num[3]_i_58/O
                         net (fo=1, routed)           0.322     7.545    item_num[3]_i_58_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.941 r  item_num_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.941    item_num_reg[3]_i_39_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.058 r  item_num_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.058    item_num_reg[3]_i_36_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.312 r  item_num_reg[3]_i_35/CO[0]
                         net (fo=11, routed)          0.759     9.072    item_num_reg[3]_i_35_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.895 r  item_num_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.895    item_num_reg[3]_i_24_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  item_num_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.009    item_num_reg[3]_i_21_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.166 r  item_num_reg[3]_i_20/CO[1]
                         net (fo=11, routed)          0.568    10.734    item_num_reg[3]_i_20_n_2
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    11.063 r  item_num[3]_i_34/O
                         net (fo=1, routed)           0.000    11.063    item_num[3]_i_34_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.613    item_num_reg[3]_i_15_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.727    item_num_reg[3]_i_10_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.884 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.668    12.552    item_num_reg[3]_i_9_n_2
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.329    12.881 r  item_num[3]_i_31/O
                         net (fo=1, routed)           0.000    12.881    item_num[3]_i_31_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.431 r  item_num_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.431    item_num_reg[3]_i_14_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.545    item_num_reg[3]_i_8_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.702 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.642    14.344    p_1_in[3]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.673 r  item_num[2]_i_12/O
                         net (fo=1, routed)           0.000    14.673    item_num[2]_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.049 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.049    item_num_reg[2]_i_7_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.166 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.166    item_num_reg[2]_i_4_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=31, routed)          0.750    16.073    p_1_in[2]
    SLICE_X44Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.405 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.405    item_num[1]_i_14_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.955 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.955    item_num_reg[1]_i_7_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.069 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.069    item_num_reg[1]_i_4_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.226 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.670    17.896    p_1_in[1]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.225 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.225    item_num[0]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  item_num_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.775    item_num_reg[0]_i_6_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.889 r  item_num_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.889    item_num_reg[0]_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.160 f  item_num_reg[0]_i_3/CO[0]
                         net (fo=13, routed)          0.365    19.525    p_1_in[0]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.373    19.898 r  item_num[3]_i_13/O
                         net (fo=7, routed)           0.310    20.208    item_num[3]_i_13_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.332 r  pay_10[3]_i_13_comp_4/O
                         net (fo=1, routed)           0.471    20.803    pay_10[3]_i_13_n_0_repN
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    20.927 r  pay_10[3]_i_5_comp_1/O
                         net (fo=2, routed)           0.494    21.420    pay_10[3]_i_5_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    21.842 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.935    22.777    pay_10_reg[3]_i_2_n_6
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.306    23.083 r  pay_10[0]_i_2/O
                         net (fo=5, routed)           0.615    23.698    pay_10[0]_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124    23.822 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    23.822    pay_1[3]_i_6_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.402 r  pay_1_reg[3]_i_2/O[2]
                         net (fo=3, routed)           0.000    24.402    money_110_out[2]
    SLICE_X47Y44         FDCE                                         r  pay_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X47Y44         FDCE                                         r  pay_1_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y44         FDCE (Setup_fdce_C_D)        0.051    15.065    pay_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -24.402    
  -------------------------------------------------------------------
                         slack                                 -9.337    

Slack (VIOLATED) :        -9.125ns  (required time - arrival time)
  Source:                 item_price_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.129ns  (logic 10.171ns (53.170%)  route 8.958ns (46.830%))
  Logic Levels:           35  (CARRY4=23 LUT3=5 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  item_price_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  item_price_1_reg[0]/Q
                         net (fo=44, routed)          0.900     6.439    p_7_in[0]
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  item_num[3]_i_65_replica/O
                         net (fo=11, routed)          0.536     7.099    item_num[3]_i_65_n_0_repN
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.223 r  item_num[3]_i_58/O
                         net (fo=1, routed)           0.322     7.545    item_num[3]_i_58_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.941 r  item_num_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.941    item_num_reg[3]_i_39_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.058 r  item_num_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.058    item_num_reg[3]_i_36_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.312 r  item_num_reg[3]_i_35/CO[0]
                         net (fo=11, routed)          0.759     9.072    item_num_reg[3]_i_35_n_3
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.895 r  item_num_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.895    item_num_reg[3]_i_24_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  item_num_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.009    item_num_reg[3]_i_21_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.166 r  item_num_reg[3]_i_20/CO[1]
                         net (fo=11, routed)          0.568    10.734    item_num_reg[3]_i_20_n_2
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    11.063 r  item_num[3]_i_34/O
                         net (fo=1, routed)           0.000    11.063    item_num[3]_i_34_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.613 r  item_num_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.613    item_num_reg[3]_i_15_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.727    item_num_reg[3]_i_10_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.884 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.668    12.552    item_num_reg[3]_i_9_n_2
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.329    12.881 r  item_num[3]_i_31/O
                         net (fo=1, routed)           0.000    12.881    item_num[3]_i_31_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.431 r  item_num_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.431    item_num_reg[3]_i_14_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.545 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.545    item_num_reg[3]_i_8_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.702 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.642    14.344    p_1_in[3]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    14.673 r  item_num[2]_i_12/O
                         net (fo=1, routed)           0.000    14.673    item_num[2]_i_12_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.049 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.049    item_num_reg[2]_i_7_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.166 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.166    item_num_reg[2]_i_4_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=31, routed)          0.750    16.073    p_1_in[2]
    SLICE_X44Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.405 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.405    item_num[1]_i_14_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.955 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.955    item_num_reg[1]_i_7_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.069 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.069    item_num_reg[1]_i_4_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.226 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.670    17.896    p_1_in[1]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.225 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.225    item_num[0]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  item_num_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.775    item_num_reg[0]_i_6_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.889 r  item_num_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.889    item_num_reg[0]_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.160 f  item_num_reg[0]_i_3/CO[0]
                         net (fo=13, routed)          0.365    19.525    p_1_in[0]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.373    19.898 r  item_num[3]_i_13/O
                         net (fo=7, routed)           0.775    20.673    item_num[3]_i_13_n_0
    SLICE_X47Y42         LUT5 (Prop_lut5_I2_O)        0.124    20.797 r  pay_1[3]_i_9_comp/O
                         net (fo=1, routed)           0.190    20.987    pay_1[3]_i_9_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    21.597 f  pay_1_reg[3]_i_3/O[3]
                         net (fo=14, routed)          0.916    22.512    pay_1_reg[3]_i_3_n_4
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.307    22.819 r  money[7]_i_9/O
                         net (fo=4, routed)           0.311    23.130    money[7]_i_9_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I1_O)        0.124    23.254 r  money[7]_i_2/O
                         net (fo=2, routed)           0.586    23.840    key_de/money_reg[7][2]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.124    23.964 r  key_de/money[7]_i_6/O
                         net (fo=1, routed)           0.000    23.964    key_de/money[7]_i_6_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    24.212 r  key_de/money_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    24.212    key_de_n_1
    SLICE_X41Y37         FDCE                                         r  money_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X41Y37         FDCE                                         r  money_reg[6]/C
                         clock pessimism              0.277    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X41Y37         FDCE (Setup_fdce_C_D)        0.062    15.088    money_reg[6]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -24.212    
  -------------------------------------------------------------------
                         slack                                 -9.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 key_de/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[128]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.581%)  route 0.190ns (57.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.553     1.436    key_de/op/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  key_de/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  key_de/op/pb_out_reg/Q
                         net (fo=513, routed)         0.190     1.767    key_de/pulse_been_ready
    SLICE_X34Y29         FDCE                                         r  key_de/key_down_reg[128]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.820     1.947    key_de/clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  key_de/key_down_reg[128]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         FDCE (Hold_fdce_C_CE)       -0.016     1.682    key_de/key_down_reg[128]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 key_de/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[129]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.581%)  route 0.190ns (57.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.553     1.436    key_de/op/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  key_de/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  key_de/op/pb_out_reg/Q
                         net (fo=513, routed)         0.190     1.767    key_de/pulse_been_ready
    SLICE_X34Y29         FDCE                                         r  key_de/key_down_reg[129]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.820     1.947    key_de/clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  key_de/key_down_reg[129]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         FDCE (Hold_fdce_C_CE)       -0.016     1.682    key_de/key_down_reg[129]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 key_de/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[134]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.581%)  route 0.190ns (57.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.553     1.436    key_de/op/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  key_de/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  key_de/op/pb_out_reg/Q
                         net (fo=513, routed)         0.190     1.767    key_de/pulse_been_ready
    SLICE_X34Y29         FDCE                                         r  key_de/key_down_reg[134]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.820     1.947    key_de/clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  key_de/key_down_reg[134]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         FDCE (Hold_fdce_C_CE)       -0.016     1.682    key_de/key_down_reg[134]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 key_de/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[139]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.581%)  route 0.190ns (57.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.553     1.436    key_de/op/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  key_de/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  key_de/op/pb_out_reg/Q
                         net (fo=513, routed)         0.190     1.767    key_de/pulse_been_ready
    SLICE_X34Y29         FDCE                                         r  key_de/key_down_reg[139]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.820     1.947    key_de/clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  key_de/key_down_reg[139]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         FDCE (Hold_fdce_C_CE)       -0.016     1.682    key_de/key_down_reg[139]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[226]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.549%)  route 0.262ns (58.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.554     1.437    key_de/clk_IBUF_BUFG
    SLICE_X36Y29         FDCE                                         r  key_de/key_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  key_de/key_reg[8]_rep__1/Q
                         net (fo=64, routed)          0.262     1.840    key_de/key_reg[8]_rep__1_n_0
    SLICE_X29Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.885 r  key_de/key_down[226]_i_1/O
                         net (fo=1, routed)           0.000     1.885    key_de/p_0_in[226]
    SLICE_X29Y29         FDCE                                         r  key_de/key_down_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.822     1.949    key_de/clk_IBUF_BUFG
    SLICE_X29Y29         FDCE                                         r  key_de/key_down_reg[226]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X29Y29         FDCE (Hold_fdce_C_D)         0.092     1.792    key_de/key_down_reg[226]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 key_de/inst/inst/tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.246ns (49.280%)  route 0.253ns (50.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.551     1.434    key_de/inst/inst/clk
    SLICE_X38Y23         FDCE                                         r  key_de/inst/inst/tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.148     1.582 r  key_de/inst/inst/tx_valid_reg/Q
                         net (fo=15, routed)          0.253     1.835    key_de/inst/inst/Ps2Interface_i/frame_reg[9]_0
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.098     1.933 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.933    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[3]_i_1_n_0
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.818     1.945    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X34Y22         FDCE (Hold_fdce_C_D)         0.121     1.817    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[130]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.410%)  route 0.298ns (61.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.555     1.438    key_de/clk_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  key_de/key_reg[8]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  key_de/key_reg[8]_rep__2/Q
                         net (fo=64, routed)          0.298     1.877    key_de/key_reg[8]_rep__2_n_0
    SLICE_X33Y30         LUT4 (Prop_lut4_I3_O)        0.045     1.922 r  key_de/key_down[130]_i_1/O
                         net (fo=1, routed)           0.000     1.922    key_de/p_0_in[130]
    SLICE_X33Y30         FDCE                                         r  key_de/key_down_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.822     1.949    key_de/clk_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  key_de/key_down_reg[130]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X33Y30         FDCE (Hold_fdce_C_D)         0.091     1.791    key_de/key_down_reg[130]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[292]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.934%)  route 0.304ns (62.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.556     1.439    key_de/clk_IBUF_BUFG
    SLICE_X36Y31         FDCE                                         r  key_de/key_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  key_de/key_reg[8]_rep__0/Q
                         net (fo=64, routed)          0.304     1.884    key_de/key_reg[8]_rep__0_n_0
    SLICE_X35Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.929 r  key_de/key_down[292]_i_1/O
                         net (fo=1, routed)           0.000     1.929    key_de/p_0_in[292]
    SLICE_X35Y33         FDCE                                         r  key_de/key_down_reg[292]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.824     1.951    key_de/clk_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  key_de/key_down_reg[292]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y33         FDCE (Hold_fdce_C_D)         0.092     1.794    key_de/key_down_reg[292]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[225]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.225%)  route 0.314ns (62.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.554     1.437    key_de/clk_IBUF_BUFG
    SLICE_X36Y29         FDCE                                         r  key_de/key_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  key_de/key_reg[8]_rep__1/Q
                         net (fo=64, routed)          0.314     1.892    key_de/key_reg[8]_rep__1_n_0
    SLICE_X29Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.937 r  key_de/key_down[225]_i_1/O
                         net (fo=1, routed)           0.000     1.937    key_de/p_0_in[225]
    SLICE_X29Y29         FDCE                                         r  key_de/key_down_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.822     1.949    key_de/clk_IBUF_BUFG
    SLICE_X29Y29         FDCE                                         r  key_de/key_down_reg[225]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X29Y29         FDCE (Hold_fdce_C_D)         0.091     1.791    key_de/key_down_reg[225]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[239]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.072%)  route 0.344ns (64.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.554     1.437    key_de/clk_IBUF_BUFG
    SLICE_X36Y29         FDCE                                         r  key_de/key_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  key_de/key_reg[8]_rep__1/Q
                         net (fo=64, routed)          0.344     1.922    key_de/key_reg[8]_rep__1_n_0
    SLICE_X30Y30         LUT4 (Prop_lut4_I3_O)        0.045     1.967 r  key_de/key_down[239]_i_1/O
                         net (fo=1, routed)           0.000     1.967    key_de/p_0_in[239]
    SLICE_X30Y30         FDCE                                         r  key_de/key_down_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.822     1.949    key_de/clk_IBUF_BUFG
    SLICE_X30Y30         FDCE                                         r  key_de/key_down_reg[239]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X30Y30         FDCE (Hold_fdce_C_D)         0.121     1.821    key_de/key_down_reg[239]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   LED_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   LED_reg[14]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   LED_reg[14]_lopt_replica_2/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   LED_reg[14]_lopt_replica_3/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y45   LED_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y45   LED_reg[15]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y45   LED_reg[15]_lopt_replica_2/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y45   LED_reg[15]_lopt_replica_3/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   LED_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   LED_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   LED_reg[14]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   LED_reg[14]_lopt_replica_2/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   LED_reg[14]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   LED_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   LED_reg[15]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   LED_reg[15]_lopt_replica_2/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   LED_reg[15]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   LED_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   LED_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   item_price_1_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   item_price_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   item_price_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   item_price_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   key_de/inst/inst/Ps2Interface_i/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31   key_de/key_down_reg[165]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31   key_de/key_down_reg[166]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31   key_de/key_down_reg[167]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31   key_de/key_down_reg[169]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31   key_de/key_down_reg[171]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[369]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 0.456ns (6.071%)  route 7.056ns (93.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.553     5.074    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         7.056    12.586    key_de/btnC2
    SLICE_X30Y49         FDCE                                         f  key_de/key_down_reg[369]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.446    14.787    key_de/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  key_de/key_down_reg[369]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.319    14.621    key_de/key_down_reg[369]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[375]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 0.456ns (6.071%)  route 7.056ns (93.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.553     5.074    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         7.056    12.586    key_de/btnC2
    SLICE_X30Y49         FDCE                                         f  key_de/key_down_reg[375]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.446    14.787    key_de/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  key_de/key_down_reg[375]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.319    14.621    key_de/key_down_reg[375]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[377]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 0.456ns (6.071%)  route 7.056ns (93.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.553     5.074    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         7.056    12.586    key_de/btnC2
    SLICE_X30Y49         FDCE                                         f  key_de/key_down_reg[377]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.446    14.787    key_de/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  key_de/key_down_reg[377]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.319    14.621    key_de/key_down_reg[377]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[383]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 0.456ns (6.071%)  route 7.056ns (93.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.553     5.074    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         7.056    12.586    key_de/btnC2
    SLICE_X30Y49         FDCE                                         f  key_de/key_down_reg[383]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.446    14.787    key_de/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  key_de/key_down_reg[383]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.319    14.621    key_de/key_down_reg[383]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[243]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 0.456ns (6.172%)  route 6.933ns (93.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.553     5.074    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         6.933    12.463    key_de/btnC2
    SLICE_X31Y43         FDCE                                         f  key_de/key_down_reg[243]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.445    14.786    key_de/clk_IBUF_BUFG
    SLICE_X31Y43         FDCE                                         r  key_de/key_down_reg[243]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    key_de/key_down_reg[243]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[245]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 0.456ns (6.172%)  route 6.933ns (93.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.553     5.074    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         6.933    12.463    key_de/btnC2
    SLICE_X31Y43         FDCE                                         f  key_de/key_down_reg[245]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.445    14.786    key_de/clk_IBUF_BUFG
    SLICE_X31Y43         FDCE                                         r  key_de/key_down_reg[245]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    key_de/key_down_reg[245]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[247]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 0.456ns (6.172%)  route 6.933ns (93.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.553     5.074    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         6.933    12.463    key_de/btnC2
    SLICE_X31Y43         FDCE                                         f  key_de/key_down_reg[247]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.445    14.786    key_de/clk_IBUF_BUFG
    SLICE_X31Y43         FDCE                                         r  key_de/key_down_reg[247]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    key_de/key_down_reg[247]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[253]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 0.456ns (6.172%)  route 6.933ns (93.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.553     5.074    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         6.933    12.463    key_de/btnC2
    SLICE_X31Y43         FDCE                                         f  key_de/key_down_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.445    14.786    key_de/clk_IBUF_BUFG
    SLICE_X31Y43         FDCE                                         r  key_de/key_down_reg[253]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    key_de/key_down_reg[253]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[370]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 0.456ns (6.275%)  route 6.811ns (93.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.553     5.074    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         6.811    12.342    key_de/btnC2
    SLICE_X31Y48         FDCE                                         f  key_de/key_down_reg[370]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.446    14.787    key_de/clk_IBUF_BUFG
    SLICE_X31Y48         FDCE                                         r  key_de/key_down_reg[370]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X31Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.535    key_de/key_down_reg[370]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[372]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 0.456ns (6.275%)  route 6.811ns (93.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.553     5.074    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         6.811    12.342    key_de/btnC2
    SLICE_X31Y48         FDCE                                         f  key_de/key_down_reg[372]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.446    14.787    key_de/clk_IBUF_BUFG
    SLICE_X31Y48         FDCE                                         r  key_de/key_down_reg[372]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X31Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.535    key_de/key_down_reg[372]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  2.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.748%)  route 0.233ns (62.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.555     1.438    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         0.233     1.812    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X34Y19         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.821     1.948    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[1]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.632    key_de/inst/inst/Ps2Interface_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.748%)  route 0.233ns (62.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.555     1.438    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         0.233     1.812    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X34Y19         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.821     1.948    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.632    key_de/inst/inst/Ps2Interface_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.537%)  route 0.216ns (60.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.555     1.438    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         0.216     1.795    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y19         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.822     1.949    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.537%)  route 0.216ns (60.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.555     1.438    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         0.216     1.795    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y19         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.822     1.949    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[0]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    key_de/inst/inst/Ps2Interface_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.537%)  route 0.216ns (60.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.555     1.438    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         0.216     1.795    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y19         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.822     1.949    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    key_de/inst/inst/Ps2Interface_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.537%)  route 0.216ns (60.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.555     1.438    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         0.216     1.795    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y19         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.822     1.949    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[4]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    key_de/inst/inst/Ps2Interface_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.618%)  route 0.291ns (67.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.555     1.438    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         0.291     1.870    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X34Y21         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.819     1.946    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y21         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X34Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.630    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.618%)  route 0.291ns (67.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.555     1.438    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         0.291     1.870    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X34Y21         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.819     1.946    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y21         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X34Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.630    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.618%)  route 0.291ns (67.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.555     1.438    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         0.291     1.870    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X34Y21         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.819     1.946    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y21         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[10]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X34Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.630    key_de/inst/inst/Ps2Interface_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.618%)  route 0.291ns (67.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.555     1.438    c2/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  c2/pb_out_reg/Q
                         net (fo=732, routed)         0.291     1.870    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X34Y21         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.819     1.946    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y21         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[11]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X34Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.630    key_de/inst/inst/Ps2Interface_i/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.240    





