ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Error_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	Error_Handler
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	Error_Handler:
  25              	.LFB67:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "spi.h"
  22:Core/Src/main.c **** #include "tim.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** #include "mb.h"
  29:Core/Src/main.c **** #include "mbport.h"
  30:Core/Src/main.c **** #include "user_mb_app.h"
  31:Core/Src/main.c **** #include "ReceiveTransmit.h"
  32:Core/Src/main.c **** 
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 2


  33:Core/Src/main.c **** #include "math.h"
  34:Core/Src/main.c **** #include "AD7793.h"
  35:Core/Src/main.c **** /* USER CODE END Includes */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  39:Core/Src/main.c **** uint8_t dataTo[2] = {20, 80};
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** unsigned long conv;
  42:Core/Src/main.c **** float temp, tempChip; 
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** float GAIN = 1;                                           /* Gain of the AD7793 unternal instrument
  45:Core/Src/main.c **** float V;                                              /* The voltage read on the analog input chann
  46:Core/Src/main.c **** float RRTD;                                           /* The measured resistance of the RTD */ 
  47:Core/Src/main.c **** float temp, tempChip;                                 /* The temperature read on the analog input c
  48:Core/Src/main.c **** const float RREF = 2000.0;                            /* The reference resistor: here, 2.0 Kohm, 0.
  49:Core/Src/main.c **** const float Vref = 1.17;                              /* The external reference voltage applied bet
  50:Core/Src/main.c **** const float R0 = 1000.0;                              /* RTD resistance at 0C */
  51:Core/Src/main.c **** const float A = 3.9083E-3;                            /* Coefficient for t in the Callender-Van Dus
  52:Core/Src/main.c **** const float B = -5.775E-7;                            /* Coefficient for t squared in the Callender
  53:Core/Src/main.c **** /* USER CODE END PTD */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN PD */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PD */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN PM */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PM */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* USER CODE BEGIN PV */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE END PV */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  72:Core/Src/main.c **** void SystemClock_Config(void);
  73:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE END PFP */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  78:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* USER CODE END 0 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /**
  83:Core/Src/main.c ****   * @brief  The application entry point.
  84:Core/Src/main.c ****   * @retval int
  85:Core/Src/main.c ****   */
  86:Core/Src/main.c **** int main(void)
  87:Core/Src/main.c **** {
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 3


  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END 1 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  96:Core/Src/main.c ****   HAL_Init();
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END Init */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Configure the system clock */
 103:Core/Src/main.c ****   SystemClock_Config();
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE END SysInit */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Initialize all configured peripherals */
 110:Core/Src/main.c ****   MX_GPIO_Init();
 111:Core/Src/main.c ****   MX_SPI2_Init();
 112:Core/Src/main.c ****   MX_USART2_UART_Init();
 113:Core/Src/main.c ****   MX_TIM4_Init();
 114:Core/Src/main.c ****   MX_TIM3_Init();
 115:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 116:Core/Src/main.c ****   eMBInit(MB_RTU, 1, &huart2, 115200, &htim4);
 117:Core/Src/main.c **** 	eMBEnable();
 118:Core/Src/main.c ****   /* USER CODE END 2 */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* Infinite loop */
 121:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 122:Core/Src/main.c ****   while (1)
 123:Core/Src/main.c ****   {
 124:Core/Src/main.c ****     eMBPoll();
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****     AD7793_Reset();
 127:Core/Src/main.c ****     HAL_Delay(50);
 128:Core/Src/main.c ****     AD7793_Init();
 129:Core/Src/main.c ****     AD7793_Configuration_Register(AD7793_VBIAS_GEN_DISABL, AD7793_GAIN_1, AD7793_REFSEL_EXT, AD7793
 130:Core/Src/main.c ****     AD7793_IO_Register(AD7793_DIR_IEXC1_IOUT1_IEXC2_IOUT2, AD7793_EN_IXCEN_210uA);
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****     conv = AD7793_SingleConversion();
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****     RRTD = RREF * (conv - 8388608.0) / (8388608.0 * GAIN);                        /* Computes the R
 135:Core/Src/main.c ****     temp = (sqrt(pow(A,2) - 4*B*(1.0 - RRTD/R0))-A)/(2*B);
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****     dataTransmit(0,temp);
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****     // tempChip = (((conv - 8388608.0) / 8388608.0) * 1.17 * 1000 / 0.810) - 273;
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****     /* USER CODE END WHILE */
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 145:Core/Src/main.c ****   }
 146:Core/Src/main.c ****   /* USER CODE END 3 */
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 4


 147:Core/Src/main.c **** }
 148:Core/Src/main.c **** 
 149:Core/Src/main.c **** /**
 150:Core/Src/main.c ****   * @brief System Clock Configuration
 151:Core/Src/main.c ****   * @retval None
 152:Core/Src/main.c ****   */
 153:Core/Src/main.c **** void SystemClock_Config(void)
 154:Core/Src/main.c **** {
 155:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 156:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 159:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 160:Core/Src/main.c ****   */
 161:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 162:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 163:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 164:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 168:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     Error_Handler();
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 176:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 183:Core/Src/main.c ****   {
 184:Core/Src/main.c ****     Error_Handler();
 185:Core/Src/main.c ****   }
 186:Core/Src/main.c **** }
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** /* USER CODE END 4 */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** /**
 193:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 194:Core/Src/main.c ****   * @retval None
 195:Core/Src/main.c ****   */
 196:Core/Src/main.c **** void Error_Handler(void)
 197:Core/Src/main.c **** {
  27              		.loc 1 197 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 5


 198:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 199:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 200:Core/Src/main.c ****   __disable_irq();
  33              		.loc 1 200 3 view .LVU1
  34              	.LBB4:
  35              	.LBI4:
  36              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 6


  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 7


 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  37              		.loc 2 140 27 view .LVU2
  38              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  39              		.loc 2 142 3 view .LVU3
  40              		.syntax unified
  41              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 72B6     		cpsid i
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.L2:
  47              	.LBE5:
  48              	.LBE4:
 201:Core/Src/main.c ****   while (1)
  49              		.loc 1 201 3 discriminator 1 view .LVU4
 202:Core/Src/main.c ****   {
 203:Core/Src/main.c ****   }
  50              		.loc 1 203 3 discriminator 1 view .LVU5
 201:Core/Src/main.c ****   while (1)
  51              		.loc 1 201 9 discriminator 1 view .LVU6
  52 0002 FEE7     		b	.L2
  53              		.cfi_endproc
  54              	.LFE67:
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 8


  56              		.section	.text.SystemClock_Config,"ax",%progbits
  57              		.align	1
  58              		.global	SystemClock_Config
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  63              	SystemClock_Config:
  64              	.LFB66:
 154:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  65              		.loc 1 154 1 view -0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 64
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69 0000 00B5     		push	{lr}
  70              	.LCFI0:
  71              		.cfi_def_cfa_offset 4
  72              		.cfi_offset 14, -4
  73 0002 91B0     		sub	sp, sp, #68
  74              	.LCFI1:
  75              		.cfi_def_cfa_offset 72
 155:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  76              		.loc 1 155 3 view .LVU8
 155:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  77              		.loc 1 155 22 is_stmt 0 view .LVU9
  78 0004 2822     		movs	r2, #40
  79 0006 0021     		movs	r1, #0
  80 0008 06A8     		add	r0, sp, #24
  81 000a FFF7FEFF 		bl	memset
  82              	.LVL0:
 156:Core/Src/main.c **** 
  83              		.loc 1 156 3 is_stmt 1 view .LVU10
 156:Core/Src/main.c **** 
  84              		.loc 1 156 22 is_stmt 0 view .LVU11
  85 000e 0023     		movs	r3, #0
  86 0010 0193     		str	r3, [sp, #4]
  87 0012 0293     		str	r3, [sp, #8]
  88 0014 0393     		str	r3, [sp, #12]
  89 0016 0493     		str	r3, [sp, #16]
  90 0018 0593     		str	r3, [sp, #20]
 161:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  91              		.loc 1 161 3 is_stmt 1 view .LVU12
 161:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  92              		.loc 1 161 36 is_stmt 0 view .LVU13
  93 001a 0122     		movs	r2, #1
  94 001c 0692     		str	r2, [sp, #24]
 162:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  95              		.loc 1 162 3 is_stmt 1 view .LVU14
 162:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  96              		.loc 1 162 30 is_stmt 0 view .LVU15
  97 001e 4FF48033 		mov	r3, #65536
  98 0022 0793     		str	r3, [sp, #28]
 163:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  99              		.loc 1 163 3 is_stmt 1 view .LVU16
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 100              		.loc 1 164 3 view .LVU17
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 101              		.loc 1 164 30 is_stmt 0 view .LVU18
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 9


 102 0024 0A92     		str	r2, [sp, #40]
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 103              		.loc 1 165 3 is_stmt 1 view .LVU19
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 104              		.loc 1 165 34 is_stmt 0 view .LVU20
 105 0026 0222     		movs	r2, #2
 106 0028 0D92     		str	r2, [sp, #52]
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 107              		.loc 1 166 3 is_stmt 1 view .LVU21
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 108              		.loc 1 166 35 is_stmt 0 view .LVU22
 109 002a 0E93     		str	r3, [sp, #56]
 167:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 110              		.loc 1 167 3 is_stmt 1 view .LVU23
 167:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 111              		.loc 1 167 32 is_stmt 0 view .LVU24
 112 002c 4FF4C013 		mov	r3, #1572864
 113 0030 0F93     		str	r3, [sp, #60]
 168:Core/Src/main.c ****   {
 114              		.loc 1 168 3 is_stmt 1 view .LVU25
 168:Core/Src/main.c ****   {
 115              		.loc 1 168 7 is_stmt 0 view .LVU26
 116 0032 06A8     		add	r0, sp, #24
 117 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 118              	.LVL1:
 168:Core/Src/main.c ****   {
 119              		.loc 1 168 6 view .LVU27
 120 0038 80B9     		cbnz	r0, .L7
 175:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 121              		.loc 1 175 3 is_stmt 1 view .LVU28
 175:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 122              		.loc 1 175 31 is_stmt 0 view .LVU29
 123 003a 0F23     		movs	r3, #15
 124 003c 0193     		str	r3, [sp, #4]
 177:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 125              		.loc 1 177 3 is_stmt 1 view .LVU30
 177:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 126              		.loc 1 177 34 is_stmt 0 view .LVU31
 127 003e 0221     		movs	r1, #2
 128 0040 0291     		str	r1, [sp, #8]
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 129              		.loc 1 178 3 is_stmt 1 view .LVU32
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 130              		.loc 1 178 35 is_stmt 0 view .LVU33
 131 0042 0023     		movs	r3, #0
 132 0044 0393     		str	r3, [sp, #12]
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 133              		.loc 1 179 3 is_stmt 1 view .LVU34
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 134              		.loc 1 179 36 is_stmt 0 view .LVU35
 135 0046 4FF48062 		mov	r2, #1024
 136 004a 0492     		str	r2, [sp, #16]
 180:Core/Src/main.c **** 
 137              		.loc 1 180 3 is_stmt 1 view .LVU36
 180:Core/Src/main.c **** 
 138              		.loc 1 180 36 is_stmt 0 view .LVU37
 139 004c 0593     		str	r3, [sp, #20]
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 10


 182:Core/Src/main.c ****   {
 140              		.loc 1 182 3 is_stmt 1 view .LVU38
 182:Core/Src/main.c ****   {
 141              		.loc 1 182 7 is_stmt 0 view .LVU39
 142 004e 01A8     		add	r0, sp, #4
 143 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 144              	.LVL2:
 182:Core/Src/main.c ****   {
 145              		.loc 1 182 6 view .LVU40
 146 0054 20B9     		cbnz	r0, .L8
 186:Core/Src/main.c **** 
 147              		.loc 1 186 1 view .LVU41
 148 0056 11B0     		add	sp, sp, #68
 149              	.LCFI2:
 150              		.cfi_remember_state
 151              		.cfi_def_cfa_offset 4
 152              		@ sp needed
 153 0058 5DF804FB 		ldr	pc, [sp], #4
 154              	.L7:
 155              	.LCFI3:
 156              		.cfi_restore_state
 170:Core/Src/main.c ****   }
 157              		.loc 1 170 5 is_stmt 1 view .LVU42
 158 005c FFF7FEFF 		bl	Error_Handler
 159              	.LVL3:
 160              	.L8:
 184:Core/Src/main.c ****   }
 161              		.loc 1 184 5 view .LVU43
 162 0060 FFF7FEFF 		bl	Error_Handler
 163              	.LVL4:
 164              		.cfi_endproc
 165              	.LFE66:
 167              		.global	__aeabi_ui2d
 168              		.global	__aeabi_dsub
 169              		.global	__aeabi_dmul
 170              		.global	__aeabi_f2d
 171              		.global	__aeabi_ddiv
 172              		.global	__aeabi_d2f
 173              		.global	__aeabi_fdiv
 174              		.global	__aeabi_dadd
 175              		.section	.text.main,"ax",%progbits
 176              		.align	1
 177              		.global	main
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 182              	main:
 183              	.LFB65:
  87:Core/Src/main.c **** 
 184              		.loc 1 87 1 view -0
 185              		.cfi_startproc
 186              		@ Volatile: function does not return.
 187              		@ args = 0, pretend = 0, frame = 0
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189 0000 00B5     		push	{lr}
 190              	.LCFI4:
 191              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 11


 192              		.cfi_offset 14, -4
 193 0002 83B0     		sub	sp, sp, #12
 194              	.LCFI5:
 195              		.cfi_def_cfa_offset 16
  96:Core/Src/main.c **** 
 196              		.loc 1 96 3 view .LVU45
 197 0004 FFF7FEFF 		bl	HAL_Init
 198              	.LVL5:
 103:Core/Src/main.c **** 
 199              		.loc 1 103 3 view .LVU46
 200 0008 FFF7FEFF 		bl	SystemClock_Config
 201              	.LVL6:
 110:Core/Src/main.c ****   MX_SPI2_Init();
 202              		.loc 1 110 3 view .LVU47
 203 000c FFF7FEFF 		bl	MX_GPIO_Init
 204              	.LVL7:
 111:Core/Src/main.c ****   MX_USART2_UART_Init();
 205              		.loc 1 111 3 view .LVU48
 206 0010 FFF7FEFF 		bl	MX_SPI2_Init
 207              	.LVL8:
 112:Core/Src/main.c ****   MX_TIM4_Init();
 208              		.loc 1 112 3 view .LVU49
 209 0014 FFF7FEFF 		bl	MX_USART2_UART_Init
 210              	.LVL9:
 113:Core/Src/main.c ****   MX_TIM3_Init();
 211              		.loc 1 113 3 view .LVU50
 212 0018 FFF7FEFF 		bl	MX_TIM4_Init
 213              	.LVL10:
 114:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 214              		.loc 1 114 3 view .LVU51
 215 001c FFF7FEFF 		bl	MX_TIM3_Init
 216              	.LVL11:
 116:Core/Src/main.c **** 	eMBEnable();
 217              		.loc 1 116 3 view .LVU52
 218 0020 3D4B     		ldr	r3, .L12+32
 219 0022 0093     		str	r3, [sp]
 220 0024 4FF4E133 		mov	r3, #115200
 221 0028 3C4A     		ldr	r2, .L12+36
 222 002a 0121     		movs	r1, #1
 223 002c 0020     		movs	r0, #0
 224 002e FFF7FEFF 		bl	eMBInit
 225              	.LVL12:
 117:Core/Src/main.c ****   /* USER CODE END 2 */
 226              		.loc 1 117 2 view .LVU53
 227 0032 FFF7FEFF 		bl	eMBEnable
 228              	.LVL13:
 229              	.L10:
 122:Core/Src/main.c ****   {
 230              		.loc 1 122 3 discriminator 1 view .LVU54
 124:Core/Src/main.c **** 
 231              		.loc 1 124 5 discriminator 1 view .LVU55
 232 0036 FFF7FEFF 		bl	eMBPoll
 233              	.LVL14:
 126:Core/Src/main.c ****     HAL_Delay(50);
 234              		.loc 1 126 5 discriminator 1 view .LVU56
 235 003a FFF7FEFF 		bl	AD7793_Reset
 236              	.LVL15:
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 12


 127:Core/Src/main.c ****     AD7793_Init();
 237              		.loc 1 127 5 discriminator 1 view .LVU57
 238 003e 3220     		movs	r0, #50
 239 0040 FFF7FEFF 		bl	HAL_Delay
 240              	.LVL16:
 128:Core/Src/main.c ****     AD7793_Configuration_Register(AD7793_VBIAS_GEN_DISABL, AD7793_GAIN_1, AD7793_REFSEL_EXT, AD7793
 241              		.loc 1 128 5 discriminator 1 view .LVU58
 242 0044 FFF7FEFF 		bl	AD7793_Init
 243              	.LVL17:
 129:Core/Src/main.c ****     AD7793_IO_Register(AD7793_DIR_IEXC1_IOUT1_IEXC2_IOUT2, AD7793_EN_IXCEN_210uA);
 244              		.loc 1 129 5 discriminator 1 view .LVU59
 245 0048 0023     		movs	r3, #0
 246 004a 1A46     		mov	r2, r3
 247 004c 1946     		mov	r1, r3
 248 004e 1846     		mov	r0, r3
 249 0050 FFF7FEFF 		bl	AD7793_Configuration_Register
 250              	.LVL18:
 130:Core/Src/main.c **** 
 251              		.loc 1 130 5 discriminator 1 view .LVU60
 252 0054 0221     		movs	r1, #2
 253 0056 0020     		movs	r0, #0
 254 0058 FFF7FEFF 		bl	AD7793_IO_Register
 255              	.LVL19:
 132:Core/Src/main.c **** 
 256              		.loc 1 132 5 discriminator 1 view .LVU61
 132:Core/Src/main.c **** 
 257              		.loc 1 132 12 is_stmt 0 discriminator 1 view .LVU62
 258 005c FFF7FEFF 		bl	AD7793_SingleConversion
 259              	.LVL20:
 132:Core/Src/main.c **** 
 260              		.loc 1 132 10 discriminator 1 view .LVU63
 261 0060 2F4B     		ldr	r3, .L12+40
 262 0062 1860     		str	r0, [r3]
 134:Core/Src/main.c ****     temp = (sqrt(pow(A,2) - 4*B*(1.0 - RRTD/R0))-A)/(2*B);
 263              		.loc 1 134 5 is_stmt 1 discriminator 1 view .LVU64
 134:Core/Src/main.c ****     temp = (sqrt(pow(A,2) - 4*B*(1.0 - RRTD/R0))-A)/(2*B);
 264              		.loc 1 134 25 is_stmt 0 discriminator 1 view .LVU65
 265 0064 FFF7FEFF 		bl	__aeabi_ui2d
 266              	.LVL21:
 267 0068 0022     		movs	r2, #0
 268 006a 2E4B     		ldr	r3, .L12+44
 269 006c FFF7FEFF 		bl	__aeabi_dsub
 270              	.LVL22:
 134:Core/Src/main.c ****     temp = (sqrt(pow(A,2) - 4*B*(1.0 - RRTD/R0))-A)/(2*B);
 271              		.loc 1 134 17 discriminator 1 view .LVU66
 272 0070 0022     		movs	r2, #0
 273 0072 2D4B     		ldr	r3, .L12+48
 274 0074 FFF7FEFF 		bl	__aeabi_dmul
 275              	.LVL23:
 276 0078 0446     		mov	r4, r0
 277 007a 0D46     		mov	r5, r1
 134:Core/Src/main.c ****     temp = (sqrt(pow(A,2) - 4*B*(1.0 - RRTD/R0))-A)/(2*B);
 278              		.loc 1 134 51 discriminator 1 view .LVU67
 279 007c 2B4B     		ldr	r3, .L12+52
 280 007e 1868     		ldr	r0, [r3]	@ float
 281 0080 FFF7FEFF 		bl	__aeabi_f2d
 282              	.LVL24:
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 13


 283 0084 0022     		movs	r2, #0
 284 0086 274B     		ldr	r3, .L12+44
 285 0088 FFF7FEFF 		bl	__aeabi_dmul
 286              	.LVL25:
 287 008c 0246     		mov	r2, r0
 288 008e 0B46     		mov	r3, r1
 134:Core/Src/main.c ****     temp = (sqrt(pow(A,2) - 4*B*(1.0 - RRTD/R0))-A)/(2*B);
 289              		.loc 1 134 38 discriminator 1 view .LVU68
 290 0090 2046     		mov	r0, r4
 291 0092 2946     		mov	r1, r5
 292 0094 FFF7FEFF 		bl	__aeabi_ddiv
 293              	.LVL26:
 294 0098 FFF7FEFF 		bl	__aeabi_d2f
 295              	.LVL27:
 134:Core/Src/main.c ****     temp = (sqrt(pow(A,2) - 4*B*(1.0 - RRTD/R0))-A)/(2*B);
 296              		.loc 1 134 10 discriminator 1 view .LVU69
 297 009c 244B     		ldr	r3, .L12+56
 298 009e 1860     		str	r0, [r3]	@ float
 135:Core/Src/main.c **** 
 299              		.loc 1 135 5 is_stmt 1 discriminator 1 view .LVU70
 135:Core/Src/main.c **** 
 300              		.loc 1 135 44 is_stmt 0 discriminator 1 view .LVU71
 301 00a0 2449     		ldr	r1, .L12+60
 302 00a2 FFF7FEFF 		bl	__aeabi_fdiv
 303              	.LVL28:
 304 00a6 FFF7FEFF 		bl	__aeabi_f2d
 305              	.LVL29:
 306 00aa 0246     		mov	r2, r0
 307 00ac 0B46     		mov	r3, r1
 135:Core/Src/main.c **** 
 308              		.loc 1 135 38 discriminator 1 view .LVU72
 309 00ae 0020     		movs	r0, #0
 310 00b0 2149     		ldr	r1, .L12+64
 311 00b2 FFF7FEFF 		bl	__aeabi_dsub
 312              	.LVL30:
 135:Core/Src/main.c **** 
 313              		.loc 1 135 32 discriminator 1 view .LVU73
 314 00b6 10A3     		adr	r3, .L12
 315 00b8 D3E90023 		ldrd	r2, [r3]
 316 00bc FFF7FEFF 		bl	__aeabi_dmul
 317              	.LVL31:
 135:Core/Src/main.c **** 
 318              		.loc 1 135 13 discriminator 1 view .LVU74
 319 00c0 0FA3     		adr	r3, .L12+8
 320 00c2 D3E90023 		ldrd	r2, [r3]
 321 00c6 FFF7FEFF 		bl	__aeabi_dadd
 322              	.LVL32:
 323 00ca FFF7FEFF 		bl	sqrt
 324              	.LVL33:
 135:Core/Src/main.c **** 
 325              		.loc 1 135 49 discriminator 1 view .LVU75
 326 00ce 0EA3     		adr	r3, .L12+16
 327 00d0 D3E90023 		ldrd	r2, [r3]
 328 00d4 FFF7FEFF 		bl	__aeabi_dsub
 329              	.LVL34:
 135:Core/Src/main.c **** 
 330              		.loc 1 135 52 discriminator 1 view .LVU76
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 14


 331 00d8 0DA3     		adr	r3, .L12+24
 332 00da D3E90023 		ldrd	r2, [r3]
 333 00de FFF7FEFF 		bl	__aeabi_ddiv
 334              	.LVL35:
 335 00e2 FFF7FEFF 		bl	__aeabi_d2f
 336              	.LVL36:
 337 00e6 0146     		mov	r1, r0
 135:Core/Src/main.c **** 
 338              		.loc 1 135 10 discriminator 1 view .LVU77
 339 00e8 144B     		ldr	r3, .L12+68
 340 00ea 1860     		str	r0, [r3]	@ float
 137:Core/Src/main.c **** 
 341              		.loc 1 137 5 is_stmt 1 discriminator 1 view .LVU78
 342 00ec 0020     		movs	r0, #0
 343 00ee FFF7FEFF 		bl	dataTransmit
 344              	.LVL37:
 122:Core/Src/main.c ****   {
 345              		.loc 1 122 9 discriminator 1 view .LVU79
 346 00f2 A0E7     		b	.L10
 347              	.L13:
 348 00f4 AFF30080 		.align	3
 349              	.L12:
 350 00f8 000000E0 		.word	-536870912
 351 00fc AF60C33E 		.word	1052991663
 352 0100 0071EBC9 		.word	-907316992
 353 0104 4C04F03E 		.word	1055917132
 354 0108 00000040 		.word	1073741824
 355 010c 2602703F 		.word	1064305190
 356 0110 000000E0 		.word	-536870912
 357 0114 AF60B3BE 		.word	-1095540561
 358 0118 00000000 		.word	htim4
 359 011c 00000000 		.word	huart2
 360 0120 00000000 		.word	.LANCHOR0
 361 0124 00006041 		.word	1096810496
 362 0128 00409F40 		.word	1084178432
 363 012c 00000000 		.word	.LANCHOR1
 364 0130 00000000 		.word	.LANCHOR2
 365 0134 00007A44 		.word	1148846080
 366 0138 0000F03F 		.word	1072693248
 367 013c 00000000 		.word	.LANCHOR3
 368              		.cfi_endproc
 369              	.LFE65:
 371              		.global	B
 372              		.global	A
 373              		.global	R0
 374              		.global	Vref
 375              		.global	RREF
 376              		.global	RRTD
 377              		.global	V
 378              		.global	GAIN
 379              		.global	tempChip
 380              		.global	temp
 381              		.global	conv
 382              		.global	dataTo
 383              		.section	.bss.RRTD,"aw",%nobits
 384              		.align	2
 385              		.set	.LANCHOR2,. + 0
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 15


 388              	RRTD:
 389 0000 00000000 		.space	4
 390              		.section	.bss.V,"aw",%nobits
 391              		.align	2
 394              	V:
 395 0000 00000000 		.space	4
 396              		.section	.bss.conv,"aw",%nobits
 397              		.align	2
 398              		.set	.LANCHOR0,. + 0
 401              	conv:
 402 0000 00000000 		.space	4
 403              		.section	.bss.temp,"aw",%nobits
 404              		.align	2
 405              		.set	.LANCHOR3,. + 0
 408              	temp:
 409 0000 00000000 		.space	4
 410              		.section	.bss.tempChip,"aw",%nobits
 411              		.align	2
 414              	tempChip:
 415 0000 00000000 		.space	4
 416              		.section	.data.GAIN,"aw"
 417              		.align	2
 418              		.set	.LANCHOR1,. + 0
 421              	GAIN:
 422 0000 0000803F 		.word	1065353216
 423              		.section	.data.dataTo,"aw"
 424              		.align	2
 427              	dataTo:
 428 0000 1450     		.ascii	"\024P"
 429              		.section	.rodata.A,"a"
 430              		.align	2
 433              	A:
 434 0000 3211803B 		.word	998248754
 435              		.section	.rodata.B,"a"
 436              		.align	2
 439              	B:
 440 0000 7F051BB5 		.word	-1256520321
 441              		.section	.rodata.R0,"a"
 442              		.align	2
 445              	R0:
 446 0000 00007A44 		.word	1148846080
 447              		.section	.rodata.RREF,"a"
 448              		.align	2
 451              	RREF:
 452 0000 0000FA44 		.word	1157234688
 453              		.section	.rodata.Vref,"a"
 454              		.align	2
 457              	Vref:
 458 0000 8FC2953F 		.word	1066779279
 459              		.text
 460              	.Letext0:
 461              		.file 3 "c:\\vscodeide\\software\\armembeddedgcc\\arm-none-eabi\\include\\machine\\_default_types.
 462              		.file 4 "c:\\vscodeide\\software\\armembeddedgcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 463              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 464              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 465              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 466              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 16


 467              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 468              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 469              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 470              		.file 12 "Core/Inc/tim.h"
 471              		.file 13 "Core/Inc/usart.h"
 472              		.file 14 "Drivers/FreeModbus/include/mb.h"
 473              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 474              		.file 16 "Core/Inc/gpio.h"
 475              		.file 17 "Core/Inc/spi.h"
 476              		.file 18 "Drivers/AD7793/AD7793.h"
 477              		.file 19 "c:\\vscodeide\\software\\armembeddedgcc\\arm-none-eabi\\include\\math.h"
 478              		.file 20 "Drivers/FreeModbus/ReceiveTransmit/ReceiveTransmit.h"
 479              		.file 21 "<built-in>"
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:18     .text.Error_Handler:00000000 $t
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:24     .text.Error_Handler:00000000 Error_Handler
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:57     .text.SystemClock_Config:00000000 $t
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:63     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:176    .text.main:00000000 $t
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:182    .text.main:00000000 main
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:350    .text.main:000000f8 $d
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:439    .rodata.B:00000000 B
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:433    .rodata.A:00000000 A
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:445    .rodata.R0:00000000 R0
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:457    .rodata.Vref:00000000 Vref
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:451    .rodata.RREF:00000000 RREF
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:388    .bss.RRTD:00000000 RRTD
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:394    .bss.V:00000000 V
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:421    .data.GAIN:00000000 GAIN
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:414    .bss.tempChip:00000000 tempChip
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:408    .bss.temp:00000000 temp
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:401    .bss.conv:00000000 conv
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:427    .data.dataTo:00000000 dataTo
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:384    .bss.RRTD:00000000 $d
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:391    .bss.V:00000000 $d
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:397    .bss.conv:00000000 $d
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:404    .bss.temp:00000000 $d
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:411    .bss.tempChip:00000000 $d
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:417    .data.GAIN:00000000 $d
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:424    .data.dataTo:00000000 $d
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:430    .rodata.A:00000000 $d
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:436    .rodata.B:00000000 $d
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:442    .rodata.R0:00000000 $d
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:448    .rodata.RREF:00000000 $d
C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s:454    .rodata.Vref:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_ui2d
__aeabi_dsub
__aeabi_dmul
__aeabi_f2d
__aeabi_ddiv
__aeabi_d2f
__aeabi_fdiv
__aeabi_dadd
HAL_Init
MX_GPIO_Init
MX_SPI2_Init
MX_USART2_UART_Init
MX_TIM4_Init
MX_TIM3_Init
eMBInit
eMBEnable
eMBPoll
AD7793_Reset
HAL_Delay
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccGZrLnE.s 			page 18


AD7793_Init
AD7793_Configuration_Register
AD7793_IO_Register
AD7793_SingleConversion
sqrt
dataTransmit
htim4
huart2
