/*
 * Copyright 2019 TQ Systems GmbH
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include <dt-bindings/net/ti-dp83867.h>

#include "fsl-imx8qm.dtsi"
#include "fsl-imx8qm-tqma8qm.dtsi"

/ {
	model = "TQ Systems GmbH TQMa8QM on MBa8x";
	compatible = "tq,tqma8qm-mba8x, tq,tqma8qm", "fsl,imx8qm";

	chosen {
		bootargs = "console=ttyLP0,115200 earlycon=lpuart32,0x5a060000,115200";
		stdout-path = &lpuart0;
	};

	reg_mba8x_v1v8: mba8x_v1v8 {
		compatible = "regulator-fixed";
		regulator-name = "MBa8x-V1V8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

	reg_mba8x_v3v3: mba8x_v3v3 {
		compatible = "regulator-fixed";
		regulator-name = "MBa8x-V3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
	};

	reg_v1v5_pcie: v1v5_pcie {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_pcie_v1v5>;
		compatible = "regulator-fixed";
		regulator-name = "V1V5_PCIE";
		regulator-min-microvolt = <1500000>;
		regulator-max-microvolt = <1500000>;
		vin-supply = <&reg_mba8x_v3v3>;
		enable-active-high;
		gpio = <&gpio0 31 GPIO_ACTIVE_HIGH>;
	};

	reg_v3v3_pcie: v3v3_pcie {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_pcie_v3v3>;
		compatible = "regulator-fixed";
		regulator-name = "V3V3_PCIE";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		vin-supply = <&reg_mba8x_v3v3>;
		enable-active-high;
		gpio = <&gpio1 1 GPIO_ACTIVE_HIGH>;
	};

	reg_mba8x_12v: mba8x_12v {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_mba8x_12v>;
		compatible = "regulator-fixed";
		regulator-name = "MBa8x-V12";
		regulator-min-microvolt = <12000000>;
		regulator-max-microvolt = <12000000>;
		enable-active-high;
		gpio = <&gpio1 2 GPIO_ACTIVE_HIGH>;
	};

	keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpiokeys>;
		autorepeat;

		switch1 {
			label = "SWITCH_A";
			linux,code = <BTN_0>;
			gpios = <&gpio2 11 GPIO_ACTIVE_LOW>;
			wakeup-source;
		};

		switch2 {
			label = "SWITCH_B";
			linux,code = <BTN_1>;
			gpios = <&gpio1 0 GPIO_ACTIVE_LOW>;
			wakeup-source;
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpioled>;

		user-led0 {
			label = "USER_LED0";
			gpios = <&gpio5 20 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "heartbeat";
		};
		
		user-led1 {
			label = "USER_LED1";
			gpios = <&gpio5 19 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};
	};

	iio-hwmon {
		compatible = "iio-hwmon";
		io-channels = <&adc0 0>, <&adc0 1>, <&adc0 2>;
		io-channel-names = "MIKROBUS_AN", "PINH_ADC_IN1", "PINH_ADC_IN2";
	};

	sound {
		compatible = "fsl,imx-audio-tlv320aic32x4";
		model = "imx8qm-mba8x-tlv320aic32";
		ssi-controller = <&sai1>;
		audio-codec = <&codec>;
	};

	sound-hdmi {
		compatible = "fsl,imx-audio-cdnhdmi";
		model = "imx-audio-hdmi-tx";
		audio-cpu = <&sai_hdmi_tx>;
		protocol = <1>;
		hdmi-out;
	};
};

&acm {
	status = "okay";
};

&amix {
	status = "okay";
};

&adc0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_adc0>;
	vref-supply = <&reg_v1v8_io_filter>;
	#io-channel-cells = <1>;
	status = "okay";
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	xceiver-supply = <&reg_mba8x_v3v3>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	xceiver-supply = <&reg_mba8x_v3v3>;
	status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio2 6 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	/* hacky: NXP starterkits share the mdio bus, we not */
	fsl,mii-exclusive;
	fsl,magic-packet;
/*
	fsl,rgmii_txc_dly;
	fsl,rgmii_rxc_dly;
*/
	mac-address = [ 00 00 00 00 00 00 ];
	local-mac-address = [ 00 00 00 00 00 00 ];
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,led-cfg1 = <0x0100>; /* LED0: Link, LED2: activity */
			ti,led-cfg2 = <0x1414>; /* active low, LED0/2 driven by phy */
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec2>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy3>;
	phy-reset-gpios = <&gpio2 4 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	/* hacky: NXP starterkits share the mdio bus, we not */
	fsl,mii-exclusive;
	fsl,magic-packet;
	mac-address = [ 00 00 00 00 00 00 ];
	local-mac-address = [ 00 00 00 00 00 00 ];
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy3: ethernet-phy@3 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <3>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,led-cfg1 = <0x0100>; /* LED0: Link, LED2: activity */
			ti,led-cfg2 = <0x1414>; /* active low, LED0/2 driven by phy */
		};
	};
};

&ftmpwm0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ftmpwm0>;
	status = "okay";
};

&gpio1 {
	/* enable wakeup for gpio-key for gpio1 line 0 (SWITCH_B)*/
	pad-wakeup-num = <1>;
	pad-wakeup = <SC_P_SCU_GPIO0_04 4 0>;
};

&gpio2 {
	/* enable wakeup for gpio-key for gpio2 line 11 (SWITCH_A)*/
	pad-wakeup-num = <1>;
	pad-wakeup = <SC_P_ESAI1_TX3_RX2 4 11>;
	
	usb-rst {
		gpio-hog;
		gpios = <7 0>;
		output-high;
		line-name = "USB_RST#";
	};

	/*
	 * force PD# input of PCIe clock generator high
	 * TODO: should better be used as gpio driven clock gate
	 * has to chaeck against SCU firmware if possible.
	 */
	pcie-clk-pd {
		gpio-hog;
		gpios = <10 0>;
		output-high;
		line-name = "PCIE_CLK_PD#";
	};
};

&i2c1 {
	codec: tlv320aic32x4@18 {
		compatible = "ti,tlv320aic32x4";
		reg = <0x18>;
		clocks = <&clk IMX8QM_AUD_MCLKOUT0>;
		clock-names = "mclk";
		power-domains = <&pd_mclk_out0>;
		ldoin-supply = <&reg_mba8x_v3v3>;
		iov-supply = <&reg_mba8x_v1v8>;
	};

	sensor1: jc42@1c {
		compatible = "nxp,se97", "jedec,jc-42.4-temp";
		reg = <0x1c>;
		status = "okay";
	};

	eeprom2: 24c02@54 {
		compatible = "atmel,24c02";
		reg = <0x54>;
		pagesize = <16>;
		status = "okay";
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog &pinctrl_pin_gpio>;

	pinctrl_adc0: adc0grp {
		fsl,pins = <
			SC_P_ADC_IN0_DMA_ADC0_IN0		0xc0000060
			SC_P_ADC_IN1_DMA_ADC0_IN1		0xc0000060
			SC_P_ADC_IN2_DMA_ADC0_IN2		0xc0000060
		>;
	};

	pinctrl_fec1: fec1grp {
		fsl,pins = <
			SC_P_ESAI1_SCKR_LSIO_GPIO2_IO06			0x000014a0
/*			SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB_PAD	0x000014a0 */
			SC_P_ENET0_MDC_CONN_ENET0_MDC			0x06000020
			SC_P_ENET0_MDIO_CONN_ENET0_MDIO			0x06000020
			SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x00000060
			SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC	0x00000060
			SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0	0x00000060
			SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1	0x00000060
			SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2	0x00000060
			SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3	0x00000060
			SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC	0x00000060
			SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x00000060
			SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0	0x00000060
			SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1	0x00000060
			SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2	0x00000060
			SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3	0x00000060
/*			SC_P_ENET0_REFCLK_125M_25M			0x00000060 */
		>;
	};

	pinctrl_fec2: fec2grp {
		fsl,pins = <
/*			SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETA_PAD	0x000014a0 */
			SC_P_ESAI1_FSR_LSIO_GPIO2_IO04			0x000014a0
			SC_P_ENET1_MDC_CONN_ENET1_MDC			0x06000020
			SC_P_ENET1_MDIO_CONN_ENET1_MDIO			0x06000020
			SC_P_ENET1_RGMII_TX_CTL_CONN_ENET1_RGMII_TX_CTL	0x00000060
			SC_P_ENET1_RGMII_TXC_CONN_ENET1_RGMII_TXC	0x00000060
			SC_P_ENET1_RGMII_TXD0_CONN_ENET1_RGMII_TXD0	0x00000060
			SC_P_ENET1_RGMII_TXD1_CONN_ENET1_RGMII_TXD1	0x00000060
			SC_P_ENET1_RGMII_TXD2_CONN_ENET1_RGMII_TXD2	0x00000060
			SC_P_ENET1_RGMII_TXD3_CONN_ENET1_RGMII_TXD3	0x00000060
			SC_P_ENET1_RGMII_RXC_CONN_ENET1_RGMII_RXC	0x00000060
			SC_P_ENET1_RGMII_RX_CTL_CONN_ENET1_RGMII_RX_CTL	0x00000060
			SC_P_ENET1_RGMII_RXD0_CONN_ENET1_RGMII_RXD0	0x00000060
			SC_P_ENET1_RGMII_RXD1_CONN_ENET1_RGMII_RXD1	0x00000060
			SC_P_ENET1_RGMII_RXD2_CONN_ENET1_RGMII_RXD2	0x00000060
			SC_P_ENET1_RGMII_RXD3_CONN_ENET1_RGMII_RXD3	0x00000060
/*			SC_P_ENET1_REFCLK_125M_25M			0x00000060 */
		>;
	};

	pinctrl_hog: hoggrp {
		fsl,pins = <
			SC_P_ESAI1_SCKT_LSIO_GPIO2_IO07		0x00000021
			/* PCIE_CLK_PD# */
			SC_P_ESAI1_TX2_RX3_LSIO_GPIO2_IO10	0x00000021
		>;
	};

	pinctrl_pin_gpio: pingpiogrp {
		fsl,pins = <
			/* GPIO0_05 on X62:26 */
			SC_P_SIM0_GPIO0_00_LSIO_GPIO0_IO05	0x00000021
			/* GPIO1_14 on X64:21 */
			SC_P_LVDS1_I2C1_SCL_LSIO_GPIO1_IO14	0x00000021
			/* GPIO1_15 on X64:23 */
			SC_P_LVDS1_I2C1_SDA_LSIO_GPIO1_IO15	0x00000021
			/* GPIO2_17 on X63:37 */
			SC_P_SPI3_SCK_LSIO_GPIO2_IO17		0x00000021
			/* GPIO2_21 on X63:39 */
			SC_P_SPI3_CS1_LSIO_GPIO2_IO21		0x00000021
			/* GPIO4_12 on X61:24 */
			SC_P_USDHC2_CD_B_LSIO_GPIO4_IO12	0x00000021
			/* GPIO4_11 on X61:26 */
			SC_P_USDHC2_WP_LSIO_GPIO4_IO11		0x00000021
			/* GPIO4_10 on X61:28 */
			SC_P_USDHC2_VSELECT_LSIO_GPIO4_IO10	0x00000021
			/* GPIO4_09 on X61:30 */
			SC_P_USDHC2_RESET_B_LSIO_GPIO4_IO09	0x00000021
			/* GPIO4_07 on X62:22 */
			SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO07	0x00000021
			/* GPIO5_23 on X62:24 */
			SC_P_USDHC1_STROBE_LSIO_GPIO5_IO23	0x00000021
			/* GPIO5_24 on X61:15 */
			SC_P_USDHC2_CLK_LSIO_GPIO5_IO24		0x00000021
			/* GPIO5_25 on X61:17 */
			SC_P_USDHC2_CMD_LSIO_GPIO5_IO25		0x00000021
			/* GPIO5_26 on X61:19 */
			SC_P_USDHC2_DATA0_LSIO_GPIO5_IO26	0x00000021
			/* GPIO5_27 on X61:21 */
			SC_P_USDHC2_DATA1_LSIO_GPIO5_IO27	0x00000021
			/* GPIO5_28 on X61:23 */
			SC_P_USDHC2_DATA2_LSIO_GPIO5_IO28	0x00000021
			/* GPIO5_29 on X61:25 */
			SC_P_USDHC2_DATA3_LSIO_GPIO5_IO29	0x00000021
		>;
	};

	pinctrl_pciea: pcieagrp {
		fsl,pins = <
			 /* PCIE_DISABLE */
			SC_P_ESAI1_FST_LSIO_GPIO2_IO05			0x00000021
			SC_P_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO29		0x06000021
			SC_P_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO27	0x06000021
			SC_P_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO28		0x04000021
		>;
	};

	pinctrl_flexcan1: flexcan0grp {
		fsl,pins = <
			SC_P_FLEXCAN0_TX_DMA_FLEXCAN0_TX        0x21
			SC_P_FLEXCAN0_RX_DMA_FLEXCAN0_RX        0x21
		>;
	};

	pinctrl_flexcan2: flexcan1grp {
		fsl,pins = <
			SC_P_FLEXCAN1_TX_DMA_FLEXCAN1_TX        0x21
			SC_P_FLEXCAN1_RX_DMA_FLEXCAN1_RX        0x21
		>;
	};

	pinctrl_ftmpwm0: ftmpwm0grp {
		fsl,pins = <
			SC_P_SPI3_SDO_DMA_FTM_CH0	0x00000020
			SC_P_SPI3_SDI_DMA_FTM_CH1	0x00000020
			SC_P_SPI3_CS0_DMA_FTM_CH2	0x00000020
		>;
	};

	pinctrl_gpiokeys: gpiokeys {
		fsl,pins = <
			SC_P_ESAI1_TX3_RX2_LSIO_GPIO2_IO11		0x00000021
			SC_P_SCU_GPIO0_04_LSIO_GPIO1_IO00		0x00000021
		>;
	};

	pinctrl_gpioled: gpioledgrp {
		fsl,pins = <
			SC_P_USDHC1_DATA4_LSIO_GPIO5_IO19		0x00000021
			SC_P_USDHC1_DATA5_LSIO_GPIO5_IO20		0x00000021
		>;
	};

	pinctrl_pcieb: pciebgrp {
		fsl,pins = <
			SC_P_PCIE_CTRL1_PERST_B_LSIO_GPIO5_IO00		0x06000021
			SC_P_PCIE_CTRL1_CLKREQ_B_LSIO_GPIO4_IO30	0x06000021
			SC_P_PCIE_CTRL1_WAKE_B_LSIO_GPIO4_IO31		0x04000021
		>;
	};

	pinctrl_lpspi0: lpspi0grp {
		fsl,pins = <
			SC_P_SPI0_SCK_DMA_SPI0_SCK	0x0600004c
			SC_P_SPI0_SDO_DMA_SPI0_SDO	0x0600004c
			SC_P_SPI0_SDI_DMA_SPI0_SDI	0x0600004c
		>;
	};

	pinctrl_lpspi0_cs: lpspi0cs {
		fsl,pins = <
			SC_P_SPI0_CS0_LSIO_GPIO3_IO05	0x00000021
			SC_P_SPI0_CS1_LSIO_GPIO3_IO06	0x00000021
		>;
	};

	pinctrl_lpspi1: lpspi1grp {
		fsl,pins = <
			SC_P_ADC_IN3_DMA_SPI1_SCK	0x0600004c
			SC_P_ADC_IN4_DMA_SPI1_SDO	0x0600004c
			SC_P_ADC_IN5_DMA_SPI1_SDI	0x0600004c
		>;
	};

	pinctrl_lpspi1_cs: lpspi1cs {
		fsl,pins = <
			SC_P_ADC_IN6_LSIO_GPIO3_IO24	0x00000021
			SC_P_ADC_IN7_LSIO_GPIO3_IO25	0x00000021
		>;
	};

	pinctrl_lpspi2: lpspi2grp {
		fsl,pins = <
			SC_P_SPI2_SCK_DMA_SPI2_SCK	0x0600004c
			SC_P_SPI2_SDO_DMA_SPI2_SDO	0x0600004c
			SC_P_SPI2_SDI_DMA_SPI2_SDI	0x0600004c
		>;
	};

	pinctrl_lpspi2_cs: lpspi02s {
		fsl,pins = <
			SC_P_SPI2_CS0_LSIO_GPIO3_IO10	0x00000021
			SC_P_SPI2_CS1_LSIO_GPIO3_IO11	0x00000021
		>;
	};

	pinctrl_lpuart0: lpuart0grp {
		fsl,pins = <
			SC_P_UART0_RX_DMA_UART0_RX		0x06000020
			SC_P_UART0_TX_DMA_UART0_TX		0x06000020
			SC_P_UART0_CTS_B_DMA_UART0_CTS_B	0x00000021
			SC_P_UART0_RTS_B_DMA_UART0_RTS_B	0x00000021
		>;
	};

	pinctrl_lpuart1: lpuart1grp {
		fsl,pins = <
			SC_P_UART1_RX_DMA_UART1_RX		0x06000020
			SC_P_UART1_TX_DMA_UART1_TX		0x06000020
			SC_P_UART1_CTS_B_DMA_UART1_CTS_B	0x00000021
			SC_P_UART1_RTS_B_DMA_UART1_RTS_B	0x00000021
		>;
	};

	pinctrl_lpuart2: lpuart2grp {
		fsl,pins = <
			SC_P_LVDS0_I2C1_SDA_DMA_UART2_RX	0x06000020
			SC_P_LVDS0_I2C1_SCL_DMA_UART2_TX	0x06000020
		>;
	};

	pinctrl_reg_pcie_v1v5: regpcie1v5grp {
		fsl,pins = <
			SC_P_SCU_GPIO0_03_LSIO_GPIO0_IO31	0x00000021
		>;
	};

	pinctrl_reg_pcie_v3v3: regpcie3v3grp {
		fsl,pins = <
			SC_P_SCU_GPIO0_05_LSIO_GPIO1_IO01	0x00000021
		>;
	};

	pinctrl_reg_mba8x_12v: mba12vgrp {
		fsl,pins = <
			SC_P_SCU_GPIO0_06_LSIO_GPIO1_IO02	0x00000021
		>;
	};

	pinctrl_sai1: sai1grp {
		fsl,pins = <
			SC_P_SAI1_RXD_AUD_SAI1_RXD		0x06000040
			SC_P_SAI1_RXC_AUD_SAI1_RXC		0x06000040
			SC_P_SAI1_RXFS_AUD_SAI1_RXFS		0x06000040
			SC_P_SAI1_TXD_AUD_SAI1_TXD		0x06000060
			SC_P_SAI1_TXC_AUD_SAI1_TXC		0x06000040
			SC_P_MCLK_OUT0_AUD_ACM_MCLK_OUT0	0x0600004c
		>;
	};

	pinctrl_usb2: usb2grp {
		fsl,pins = <
			SC_P_USB_SS3_TC1_CONN_USB_OTG2_PWR	0x00000021
			SC_P_USB_SS3_TC3_CONN_USB_OTG2_OC	0x00000021
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2grpgpio {
		fsl,pins = <
			SC_P_USDHC1_DATA6_LSIO_GPIO5_IO21	0x00000021
			SC_P_USDHC1_DATA7_LSIO_GPIO5_IO22	0x00000021
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000041
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000021
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000021
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000021
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000021
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000021
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000021
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000021
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000021
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000021
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000021
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000021
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000020
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000021
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000021
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000021
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000021
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000021
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000020
		>;
	};
};

&lpspi0 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpspi0 &pinctrl_lpspi0_cs>;
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio3 5 GPIO_ACTIVE_LOW>, <&gpio3 6 GPIO_ACTIVE_LOW>;
	status = "okay";

	spidev0_0: spidev0@0 {
		reg = <0>;
		compatible = "tq,testdev";
		spi-max-frequency = <5000000>;
		status = "okay";
	};

	spidev0_1: spidev0@1 {
		reg = <1>;
		compatible = "tq,testdev";
		spi-max-frequency = <5000000>;
		status = "okay";
	};
};

&lpspi1 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpspi1 &pinctrl_lpspi1_cs>;
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio3 24 GPIO_ACTIVE_LOW>, <&gpio3 25 GPIO_ACTIVE_LOW>;
	status = "okay";

	spidev1_0: spidev1@0 {
		reg = <0>;
		compatible = "tq,testdev";
		spi-max-frequency = <5000000>;
		status = "okay";
	};

	spidev1_1: spidev1@1 {
		reg = <1>;
		compatible = "tq,testdev";
		spi-max-frequency = <5000000>;
		status = "okay";
	};
};

&lpspi2 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpspi2 &pinctrl_lpspi2_cs>;
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio3 10 GPIO_ACTIVE_LOW>, <&gpio3 11 GPIO_ACTIVE_LOW>;
	status = "okay";

	spidev2_0: spidev2@0 {
		reg = <0>;
		compatible = "tq,testdev";
		spi-max-frequency = <5000000>;
		status = "okay";
	};

	spidev2_1: spidev2@1 {
		reg = <1>;
		compatible = "tq,testdev";
		spi-max-frequency = <5000000>;
		status = "okay";
	};
};

&lpuart0 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart0>;
	status = "okay";
};

&lpuart1 { /* X62 pin header */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart1>;
	status = "okay";
};

&lpuart2 { /* mikroBUS */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart2>;
	status = "okay";
};

&pciea {
	ext_osc = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pciea>;
	disable-gpio = <&gpio2 5 GPIO_ACTIVE_LOW>;
	reset-gpio = <&gpio4 29 GPIO_ACTIVE_LOW>;
/* TODO: optional, currently without functionality */
/*	clkreq-gpio = <&gpio4 27 GPIO_ACTIVE_LOW>; */
	epdev_on-supply = <&reg_v3v3_pcie>;
	vpcie-supply = <&reg_v1v5_pcie>;
	status = "okay";
};

&pcieb {
	ext_osc = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcieb>;
	reset-gpio = <&gpio5 0 GPIO_ACTIVE_LOW>;
/* TODO: optional, currently without functionality */
/*	clkreq-gpio = <&gpio4 30 GPIO_ACTIVE_LOW>; */
	epdev_on-supply = <&reg_mba8x_v3v3>;
	status = "okay";
};

&sai1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai1>;
	assigned-clocks = <&clk IMX8QM_AUD_PLL0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_REC_CLK0_DIV>,
			<&clk IMX8QM_AUD_SAI_1_MCLK>;
	assigned-clock-rates = <786432000>, <49152000>, <12288000>, <49152000>;
	status = "okay";
};

&sai_hdmi_tx {
	assigned-clocks =<&clk IMX8QM_ACM_HDMI_TX_SAI0_MCLK_SEL>,
			<&clk IMX8QM_AUD_PLL1_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_PLL_CLK1_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_REC_CLK1_DIV>,
			<&clk IMX8QM_AUD_SAI_HDMITX0_MCLK>;
	assigned-clock-parents = <&clk IMX8QM_AUD_ACM_AUD_PLL_CLK1_CLK>;
	assigned-clock-rates = <0>, <768000000>, <768000000>, <768000000>, <768000000>;
	fsl,sai-asynchronous;
	status = "okay";
};

&sata {
	status = "okay";
};

/* HSIC not used on MBa8x */
&usbmisc2 {
	status = "disabled";
};

&usbotg1 {
	srp-disable;
	hnp-disable;
	adp-disable;
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbotg3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb2>;
	dr_mode = "otg";
	status = "okay";
};

&usbphynop2 {
	status = "disabled";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	cd-gpios = <&gpio5 22 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio5 21 GPIO_ACTIVE_HIGH>;
	vmmc-supply = <&reg_mba8x_v3v3>;
	status = "okay";
};
