// Seed: 4194209782
module module_0 (
    input wand  id_0,
    input uwire id_1,
    input wand  id_2
);
  always #1 id_4 = 1 + (1);
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output wand id_2,
    input wire id_3,
    output uwire id_4,
    input tri1 id_5,
    output supply0 id_6,
    output tri id_7,
    input uwire id_8,
    output supply1 id_9,
    input uwire id_10,
    input wand id_11
    , id_17,
    input tri1 id_12,
    input tri1 id_13,
    output supply0 id_14,
    input uwire id_15
);
  assign id_17[1] = id_15 && id_15;
  id_18 :
  assert property (@(posedge 1) id_10)
  else $display;
  assign id_6 = 1 != id_18;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_18
  );
  assign modCall_1.id_2 = 0;
  assign id_18 = 1'b0 ? id_5 : 1;
  integer id_19;
  wire id_20;
endmodule
