;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -201, <-20
	DJN -1, @-20
	SUB @-122, 160
	SUB @-122, 100
	SUB @-122, 100
	SUB @-122, 100
	SUB @-122, 100
	SUB @-122, 100
	SUB -207, <-120
	DJN <-1, @-21
	SLT @121, 183
	SUB -232, <-120
	JMN @12, #217
	ADD 210, 30
	SUB @-122, 100
	JMZ 821, 103
	JMZ 821, 103
	SPL 0, -202
	JMZ 821, 103
	SUB <0, @2
	JMN -232, @-120
	JMN -232, @-120
	JMZ 821, 103
	JMZ 821, 103
	SUB -232, <-120
	ADD #270, <1
	DJN -1, @64
	SUB @121, 103
	SUB -232, <-120
	SUB -232, <-120
	JMZ 821, 103
	ADD #270, <0
	SUB 20, @12
	JMZ 0, 901
	ADD #270, <1
	SLT -0, 4
	CMP -207, <-120
	SUB @-127, 100
	SLT @121, 183
	MOV -1, <-20
	SPL 0, -202
	CMP -207, <-120
	SPL 0, -202
	JMZ 821, 103
	MOV -201, <-20
	SLT -0, 94
	SUB @-122, 100
	MOV -201, <-20
