INFO: [VRFC 10-2263] Analyzing Verilog file "X:/1-Projiect/3-FPGA/POC_Design/POC.sim/sim_1/impl/func/xsim/POC_test_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/1-Projiect/3-FPGA/POC_Design/POC.srcs/sim_1/new/POC_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC_test
