{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518519184235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518519184235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 11:53:04 2018 " "Processing started: Tue Feb 13 11:53:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518519184235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519184235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519184236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518519184769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeBounce-behav " "Found design unit 1: DeBounce-behav" {  } { { "debounce.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/debounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194226 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "debounce.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519194226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519194228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wb_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wb_processor " "Found entity 1: wb_processor" {  } { { "wb_processor.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519194230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wb_cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_package " "Found design unit 1: wb_cpu_package" {  } { { "wb_cpu_package.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_package.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519194231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_regfile-regfile_arch " "Found design unit 1: wb_cpu_regfile-regfile_arch" {  } { { "wb_cpu_regfile.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_regfile.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194235 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_regfile " "Found entity 1: wb_cpu_regfile" {  } { { "wb_cpu_regfile.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_regfile.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519194235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_alu-alu_arch " "Found design unit 1: wb_cpu_alu-alu_arch" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194236 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_alu " "Found entity 1: wb_cpu_alu" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519194236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_control-control_arch " "Found design unit 1: wb_cpu_control-control_arch" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_control.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194240 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_control " "Found entity 1: wb_cpu_control" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_control.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519194240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_io-io_arch " "Found design unit 1: wb_cpu_io-io_arch" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194240 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_io " "Found entity 1: wb_cpu_io" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519194240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_mem-mem_arch " "Found design unit 1: wb_cpu_mem-mem_arch" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194244 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_mem " "Found entity 1: wb_cpu_mem" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519194244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_programcounter-programcounter_arch " "Found design unit 1: wb_cpu_programcounter-programcounter_arch" {  } { { "wb_cpu_programcounter.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_programcounter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194244 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_programcounter " "Found entity 1: wb_cpu_programcounter" {  } { { "wb_cpu_programcounter.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_programcounter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519194244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_fsm-fsm_arch " "Found design unit 1: mul_fsm-fsm_arch" {  } { { "mul_fsm.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_fsm.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194249 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_fsm " "Found entity 1: mul_fsm" {  } { { "mul_fsm.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_fsm.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519194249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segAll-behavior " "Found design unit 1: wb_hexTo7segAll-behavior" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segAll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194251 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segAll " "Found entity 1: wb_hexTo7segAll" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segAll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519194251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segOne-behavior " "Found design unit 1: wb_hexTo7segOne-behavior" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segOne.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194253 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segOne " "Found entity 1: wb_hexTo7segOne" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519194253 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5 " "Elaborating entity \"Lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518519194482 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDR\[17..0\] " "Not all bits in bus \"LEDR\[17..0\]\" are used" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 920 1120 1296 936 "LEDR\[7..0\]" "" } { 944 1120 1296 960 "LEDR\[15..8\]" "" } { 968 1120 1296 984 "LEDR\[17\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1518519194492 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 920 -64 104 936 "SW\[7..0\]" "" } { 944 -64 104 960 "SW\[15..8\]" "" } { 968 -64 104 984 "SW\[17\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1518519194492 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_niosprocessor.vhd 32 16 " "Using design file wb_niosprocessor.vhd, which is not specified as a design file for the current project, but contains definitions for 32 design units and 16 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_reg_pio_s1_arbitrator-europa " "Found design unit 1: A_reg_pio_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 B_reg_pio_s1_arbitrator-europa " "Found design unit 2: B_reg_pio_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Dbg_pc_s1_arbitrator-europa " "Found design unit 3: Dbg_pc_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 534 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Dbg_reg_s1_arbitrator-europa " "Found design unit 4: Dbg_reg_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 779 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Dbg_reg_set_s1_arbitrator-europa " "Found design unit 5: Dbg_reg_set_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 1021 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 character_lcd_avalon_lcd_slave_arbitrator-europa " "Found design unit 6: character_lcd_avalon_lcd_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 1262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 wb_NiosProcessor_reset_clk_domain_synch_module-europa " "Found design unit 7: wb_NiosProcessor_reset_clk_domain_synch_module-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 1493 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_jtag_debug_module_arbitrator-europa " "Found design unit 8: cpu_jtag_debug_module_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 1588 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_data_master_arbitrator-europa " "Found design unit 9: cpu_data_master_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 2041 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_instruction_master_arbitrator-europa " "Found design unit 10: cpu_instruction_master_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 2149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 jtag_uart_avalon_jtag_slave_arbitrator-europa " "Found design unit 11: jtag_uart_avalon_jtag_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 2347 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 onchip_mem_s1_arbitrator-europa " "Found design unit 12: onchip_mem_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 2614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ps2_keyboard_avalon_PS2_slave_arbitrator-europa " "Found design unit 13: ps2_keyboard_avalon_PS2_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 3041 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 sys_clk_timer_s1_arbitrator-europa " "Found design unit 14: sys_clk_timer_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 3317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 sysid_control_slave_arbitrator-europa " "Found design unit 15: sysid_control_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 3554 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 wb_NiosProcessor-europa " "Found design unit 16: wb_NiosProcessor-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 3796 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_reg_pio_s1_arbitrator " "Found entity 1: A_reg_pio_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "2 B_reg_pio_s1_arbitrator " "Found entity 2: B_reg_pio_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "3 Dbg_pc_s1_arbitrator " "Found entity 3: Dbg_pc_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "4 Dbg_reg_s1_arbitrator " "Found entity 4: Dbg_reg_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "5 Dbg_reg_set_s1_arbitrator " "Found entity 5: Dbg_reg_set_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "6 character_lcd_avalon_lcd_slave_arbitrator " "Found entity 6: character_lcd_avalon_lcd_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 1232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "7 wb_NiosProcessor_reset_clk_domain_synch_module " "Found entity 7: wb_NiosProcessor_reset_clk_domain_synch_module" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 1480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_jtag_debug_module_arbitrator " "Found entity 8: cpu_jtag_debug_module_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 1545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_data_master_arbitrator " "Found entity 9: cpu_data_master_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_instruction_master_arbitrator " "Found entity 10: cpu_instruction_master_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 2119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "11 jtag_uart_avalon_jtag_slave_arbitrator " "Found entity 11: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 2310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "12 onchip_mem_s1_arbitrator " "Found entity 12: onchip_mem_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 2576 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "13 ps2_keyboard_avalon_PS2_slave_arbitrator " "Found entity 13: ps2_keyboard_avalon_PS2_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "14 sys_clk_timer_s1_arbitrator " "Found entity 14: sys_clk_timer_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 3287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "15 sysid_control_slave_arbitrator " "Found entity 15: sysid_control_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 3532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""} { "Info" "ISGN_ENTITY_NAME" "16 wb_NiosProcessor " "Found entity 16: wb_NiosProcessor" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 3760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194550 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519194550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_NiosProcessor wb_NiosProcessor:inst " "Elaborating entity \"wb_NiosProcessor\" for hierarchy \"wb_NiosProcessor:inst\"" {  } { { "Lab5.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519194565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_reg_pio_s1_arbitrator wb_NiosProcessor:inst\|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1 " "Elaborating entity \"A_reg_pio_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1\"" {  } { { "wb_niosprocessor.vhd" "the_A_reg_pio_s1" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 4711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519194641 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_A_reg_pio_s1 wb_niosprocessor.vhd(50) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(50): used implicit default value for signal \"cpu_data_master_read_data_valid_A_reg_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518519194642 "|Lab5|wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519194644 "|Lab5|wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519194644 "|Lab5|wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "a_reg_pio.vhd 2 1 " "Using design file a_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_reg_pio-europa " "Found design unit 1: A_reg_pio-europa" {  } { { "a_reg_pio.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/a_reg_pio.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194706 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_reg_pio " "Found entity 1: A_reg_pio" {  } { { "a_reg_pio.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/a_reg_pio.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519194706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_reg_pio wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio " "Elaborating entity \"A_reg_pio\" for hierarchy \"wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio\"" {  } { { "wb_niosprocessor.vhd" "the_A_reg_pio" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 4734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519194707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_reg_pio_s1_arbitrator wb_NiosProcessor:inst\|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1 " "Elaborating entity \"B_reg_pio_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1\"" {  } { { "wb_niosprocessor.vhd" "the_B_reg_pio_s1" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 4747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519194722 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_B_reg_pio_s1 wb_niosprocessor.vhd(287) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(287): used implicit default value for signal \"cpu_data_master_read_data_valid_B_reg_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 287 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518519194724 "|Lab5|wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519194725 "|Lab5|wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519194725 "|Lab5|wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "b_reg_pio.vhd 2 1 " "Using design file b_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_reg_pio-europa " "Found design unit 1: B_reg_pio-europa" {  } { { "b_reg_pio.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/b_reg_pio.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194765 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_reg_pio " "Found entity 1: B_reg_pio" {  } { { "b_reg_pio.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/b_reg_pio.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194765 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519194765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_reg_pio wb_NiosProcessor:inst\|B_reg_pio:the_B_reg_pio " "Elaborating entity \"B_reg_pio\" for hierarchy \"wb_NiosProcessor:inst\|B_reg_pio:the_B_reg_pio\"" {  } { { "wb_niosprocessor.vhd" "the_B_reg_pio" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 4770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519194765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_pc_s1_arbitrator wb_NiosProcessor:inst\|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1 " "Elaborating entity \"Dbg_pc_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_pc_s1" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 4783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519194783 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_Dbg_pc_s1 wb_niosprocessor.vhd(527) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(527): used implicit default value for signal \"cpu_data_master_read_data_valid_Dbg_pc_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 527 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518519194784 "|Lab5|wb_NiosProcessor:inst|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519194785 "|Lab5|wb_NiosProcessor:inst|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519194785 "|Lab5|wb_NiosProcessor:inst|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "dbg_pc.vhd 2 1 " "Using design file dbg_pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dbg_pc-europa " "Found design unit 1: Dbg_pc-europa" {  } { { "dbg_pc.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_pc.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194826 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dbg_pc " "Found entity 1: Dbg_pc" {  } { { "dbg_pc.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_pc.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194826 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519194826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_pc wb_NiosProcessor:inst\|Dbg_pc:the_Dbg_pc " "Elaborating entity \"Dbg_pc\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_pc:the_Dbg_pc\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_pc" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 4809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519194831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_reg_s1_arbitrator wb_NiosProcessor:inst\|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1 " "Elaborating entity \"Dbg_reg_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_reg_s1" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 4823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519194869 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_Dbg_reg_s1 wb_niosprocessor.vhd(772) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(772): used implicit default value for signal \"cpu_data_master_read_data_valid_Dbg_reg_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 772 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518519194874 "|Lab5|wb_NiosProcessor:inst|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519194876 "|Lab5|wb_NiosProcessor:inst|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519194876 "|Lab5|wb_NiosProcessor:inst|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "dbg_reg.vhd 2 1 " "Using design file dbg_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dbg_reg-europa " "Found design unit 1: Dbg_reg-europa" {  } { { "dbg_reg.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_reg.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194919 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dbg_reg " "Found entity 1: Dbg_reg" {  } { { "dbg_reg.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_reg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194919 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519194919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_reg wb_NiosProcessor:inst\|Dbg_reg:the_Dbg_reg " "Elaborating entity \"Dbg_reg\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_reg:the_Dbg_reg\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_reg" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 4849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519194921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_reg_set_s1_arbitrator wb_NiosProcessor:inst\|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1 " "Elaborating entity \"Dbg_reg_set_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_reg_set_s1" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 4863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519194935 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_Dbg_reg_set_s1 wb_niosprocessor.vhd(1014) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(1014): used implicit default value for signal \"cpu_data_master_read_data_valid_Dbg_reg_set_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 1014 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518519194935 "|Lab5|wb_NiosProcessor:inst|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519194938 "|Lab5|wb_NiosProcessor:inst|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519194938 "|Lab5|wb_NiosProcessor:inst|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "dbg_reg_set.vhd 2 1 " "Using design file dbg_reg_set.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dbg_reg_set-europa " "Found design unit 1: Dbg_reg_set-europa" {  } { { "dbg_reg_set.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_reg_set.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194988 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dbg_reg_set " "Found entity 1: Dbg_reg_set" {  } { { "dbg_reg_set.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_reg_set.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519194988 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519194988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_reg_set wb_NiosProcessor:inst\|Dbg_reg_set:the_Dbg_reg_set " "Elaborating entity \"Dbg_reg_set\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_reg_set:the_Dbg_reg_set\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_reg_set" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 4886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519194988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_lcd_avalon_lcd_slave_arbitrator wb_NiosProcessor:inst\|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave " "Elaborating entity \"character_lcd_avalon_lcd_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave\"" {  } { { "wb_niosprocessor.vhd" "the_character_lcd_avalon_lcd_slave" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 4899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519195017 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_character_lcd_avalon_lcd_slave wb_niosprocessor.vhd(1255) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(1255): used implicit default value for signal \"cpu_data_master_read_data_valid_character_lcd_avalon_lcd_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 1255 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518519195017 "|Lab5|wb_NiosProcessor:inst|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_NiosProcessor_reset_clk_domain_synch_module wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch " "Elaborating entity \"wb_NiosProcessor_reset_clk_domain_synch_module\" for hierarchy \"wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch\"" {  } { { "wb_niosprocessor.vhd" "wb_NiosProcessor_reset_clk_domain_synch" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 4928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519195052 ""}
{ "Warning" "WSGN_SEARCH_FILE" "character_lcd.v 1 1 " "Using design file character_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 character_lcd " "Found entity 1: character_lcd" {  } { { "character_lcd.v" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/character_lcd.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519195113 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519195113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_lcd wb_NiosProcessor:inst\|character_lcd:the_character_lcd " "Elaborating entity \"character_lcd\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\"" {  } { { "wb_niosprocessor.vhd" "the_character_lcd" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 4941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519195117 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_character_lcd_communication.v 1 1 " "Using design file altera_up_character_lcd_communication.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Character_LCD_Communication " "Found entity 1: Altera_UP_Character_LCD_Communication" {  } { { "altera_up_character_lcd_communication.v" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_character_lcd_communication.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519195165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519195165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Character_LCD_Communication wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm " "Elaborating entity \"Altera_UP_Character_LCD_Communication\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\"" {  } { { "character_lcd.v" "Char_LCD_Comm" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/character_lcd.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519195167 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_character_lcd_initialization.v 1 1 " "Using design file altera_up_character_lcd_initialization.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Character_LCD_Initialization " "Found entity 1: Altera_UP_Character_LCD_Initialization" {  } { { "altera_up_character_lcd_initialization.v" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_character_lcd_initialization.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519195202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519195202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Character_LCD_Initialization wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init " "Elaborating entity \"Altera_UP_Character_LCD_Initialization\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\"" {  } { { "character_lcd.v" "Char_LCD_Init" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/character_lcd.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519195203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "wb_niosprocessor.vhd" "the_cpu_jtag_debug_module" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 4962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519195241 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_cpu_jtag_debug_module wb_niosprocessor.vhd(1566) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(1566): used implicit default value for signal \"cpu_data_master_read_data_valid_cpu_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 1566 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518519195241 "|Lab5|wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519195250 "|Lab5|wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519195250 "|Lab5|wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "wb_niosprocessor.vhd" "the_cpu_data_master" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519195291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator wb_NiosProcessor:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "wb_niosprocessor.vhd" "the_cpu_instruction_master" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519195359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 52 26 " "Found 52 design units, including 26 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_ic_data_module-europa " "Found design unit 1: cpu_ic_data_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_ic_tag_module-europa " "Found design unit 2: cpu_ic_tag_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_register_bank_a_module-europa " "Found design unit 3: cpu_register_bank_a_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_register_bank_b_module-europa " "Found design unit 4: cpu_register_bank_b_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 355 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_nios2_oci_debug-europa " "Found design unit 5: cpu_nios2_oci_debug-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 461 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_ociram_lpm_dram_bdp_component_module-europa " "Found design unit 6: cpu_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 575 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_nios2_ocimem-europa " "Found design unit 7: cpu_nios2_ocimem-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 713 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_nios2_avalon_reg-europa " "Found design unit 8: cpu_nios2_avalon_reg-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 874 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_nios2_oci_break-europa " "Found design unit 9: cpu_nios2_oci_break-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 990 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_nios2_oci_xbrk-europa " "Found design unit 10: cpu_nios2_oci_xbrk-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 1462 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_nios2_oci_match_paired-europa " "Found design unit 11: cpu_nios2_oci_match_paired-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 1659 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_nios2_oci_match_single-europa " "Found design unit 12: cpu_nios2_oci_match_single-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 1698 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_nios2_oci_dbrk-europa " "Found design unit 13: cpu_nios2_oci_dbrk-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 1764 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_nios2_oci_itrace-europa " "Found design unit 14: cpu_nios2_oci_itrace-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2017 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_nios2_oci_td_mode-europa " "Found design unit 15: cpu_nios2_oci_td_mode-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2227 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_nios2_oci_dtrace-europa " "Found design unit 16: cpu_nios2_oci_dtrace-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2312 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_nios2_oci_compute_tm_count-europa " "Found design unit 17: cpu_nios2_oci_compute_tm_count-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2410 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_nios2_oci_fifowp_inc-europa " "Found design unit 18: cpu_nios2_oci_fifowp_inc-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2488 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_nios2_oci_fifocount_inc-europa " "Found design unit 19: cpu_nios2_oci_fifocount_inc-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2537 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_nios2_oci_fifo-europa " "Found design unit 20: cpu_nios2_oci_fifo-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2594 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_nios2_oci_pib-europa " "Found design unit 21: cpu_nios2_oci_pib-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3039 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_traceram_lpm_dram_bdp_component_module-europa " "Found design unit 22: cpu_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 cpu_nios2_oci_im-europa " "Found design unit 23: cpu_nios2_oci_im-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 cpu_nios2_performance_monitors-europa " "Found design unit 24: cpu_nios2_performance_monitors-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3405 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 cpu_nios2_oci-europa " "Found design unit 25: cpu_nios2_oci-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3479 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 cpu-europa " "Found design unit 26: cpu-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4337 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Found entity 1: cpu_ic_data_module" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Found entity 2: cpu_ic_tag_module" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_register_bank_a_module " "Found entity 3: cpu_register_bank_a_module" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_b_module " "Found entity 4: cpu_register_bank_b_module" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_oci_debug " "Found entity 5: cpu_nios2_oci_debug" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_ociram_lpm_dram_bdp_component_module " "Found entity 6: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_ocimem " "Found entity 7: cpu_nios2_ocimem" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_avalon_reg " "Found entity 8: cpu_nios2_avalon_reg" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 849 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_break " "Found entity 9: cpu_nios2_oci_break" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_oci_xbrk " "Found entity 10: cpu_nios2_oci_xbrk" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_oci_match_paired " "Found entity 11: cpu_nios2_oci_match_paired" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 1643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_match_single " "Found entity 12: cpu_nios2_oci_match_single" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 1683 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_dbrk " "Found entity 13: cpu_nios2_oci_dbrk" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 1722 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_itrace " "Found entity 14: cpu_nios2_oci_itrace" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_td_mode " "Found entity 15: cpu_nios2_oci_td_mode" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_dtrace " "Found entity 16: cpu_nios2_oci_dtrace" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_compute_tm_count " "Found entity 17: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_fifowp_inc " "Found entity 18: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_fifocount_inc " "Found entity 19: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_fifo " "Found entity 20: cpu_nios2_oci_fifo" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_pib " "Found entity 21: cpu_nios2_oci_pib" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3024 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_traceram_lpm_dram_bdp_component_module " "Found entity 22: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci_im " "Found entity 23: cpu_nios2_oci_im" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_nios2_performance_monitors " "Found entity 24: cpu_nios2_performance_monitors" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_nios2_oci " "Found entity 25: cpu_nios2_oci" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu " "Found entity 26: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519196708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519196708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu wb_NiosProcessor:inst\|cpu:the_cpu " "Elaborating entity \"cpu\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\"" {  } { { "wb_niosprocessor.vhd" "the_cpu" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519196764 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.vhd 2 1 " "Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_test_bench-europa " "Found design unit 1: cpu_test_bench-europa" {  } { { "cpu_test_bench.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_test_bench.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519197007 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_test_bench.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519197007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519197007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Elaborating entity \"cpu_test_bench\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.vhd" "the_cpu_test_bench" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 5697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197012 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519197019 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519197019 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Elaborating entity \"cpu_ic_data_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.vhd" "cpu_ic_data" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 6579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197175 ""}  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519197175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udd1 " "Found entity 1: altsyncram_udd1" {  } { { "db/altsyncram_udd1.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_udd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519197258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519197258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udd1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated " "Elaborating entity \"altsyncram_udd1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.vhd" "cpu_ic_tag" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 6651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 184 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197369 ""}  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 184 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519197369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2g1 " "Found entity 1: altsyncram_i2g1" {  } { { "db/altsyncram_i2g1.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_i2g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519197448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519197448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i2g1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i2g1:auto_generated " "Elaborating entity \"altsyncram_i2g1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i2g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.vhd" "cpu_register_bank_a" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197557 ""}  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519197557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lrf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lrf1 " "Found entity 1: altsyncram_lrf1" {  } { { "db/altsyncram_lrf1.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_lrf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519197633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519197633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lrf1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lrf1:auto_generated " "Elaborating entity \"altsyncram_lrf1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lrf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.vhd" "cpu_register_bank_b" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 388 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519197790 ""}  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 388 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519197790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mrf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mrf1 " "Found entity 1: altsyncram_mrf1" {  } { { "db/altsyncram_mrf1.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_mrf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519197839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519197839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mrf1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mrf1:auto_generated " "Elaborating entity \"altsyncram_mrf1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mrf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Elaborating entity \"cpu_nios2_oci\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519197937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_debug" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519198027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.vhd" "the_cpu_nios2_ocimem" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519198098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_ociram_lpm_dram_bdp_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519198163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519198184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 624 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519198203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519198203 ""}  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 624 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519198203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f572 " "Found entity 1: altsyncram_f572" {  } { { "db/altsyncram_f572.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_f572.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519198260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519198260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f572 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated " "Elaborating entity \"altsyncram_f572\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519198260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.vhd" "the_cpu_nios2_avalon_reg" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519198378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_break" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519198421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_xbrk" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519198644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dbrk" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519198708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_paired wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"cpu_nios2_oci_match_paired\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519198777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_single wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"cpu_nios2_oci_match_single\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519198851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_itrace" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dtrace" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.vhd" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_fifo" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.vhd" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 2743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_pib" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_im" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_traceram_lpm_dram_bdp_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199666 ""}  } { { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519199666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519199746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519199746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199748 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.vhd 2 1 " "Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_wrapper-europa " "Found design unit 1: cpu_jtag_debug_module_wrapper-europa" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519199798 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519199798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519199798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.vhd" "the_cpu_jtag_debug_module_wrapper" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199800 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_jtag_debug_module_wrapper.vhd(306) " "VHDL warning at cpu_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd" 306 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1518519199802 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.vhd 2 1 " "Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_tck-europa " "Found design unit 1: cpu_jtag_debug_module_tck-europa" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_tck.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519199832 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_tck.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519199832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519199832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_tck" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199834 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.vhd 2 1 " "Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_sysclk-europa " "Found design unit 1: cpu_jtag_debug_module_sysclk-europa" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_sysclk.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519199885 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_sysclk.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519199885 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519199885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_sysclk" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "cpu_jtag_debug_module_phy" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519199946 ""}  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519199946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199949 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519199959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519200073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519200236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator wb_NiosProcessor:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "wb_niosprocessor.vhd" "the_jtag_uart_avalon_jtag_slave" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519200288 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave wb_niosprocessor.vhd(2329) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(2329): used implicit default value for signal \"cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 2329 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518519200290 "|Lab5|wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.vhd 14 7 " "Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_log_module-europa " "Found design unit 1: jtag_uart_log_module-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200328 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_sim_scfifo_w-europa " "Found design unit 2: jtag_uart_sim_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 237 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200328 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_scfifo_w-europa " "Found design unit 3: jtag_uart_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 310 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200328 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_drom_module-europa " "Found design unit 4: jtag_uart_drom_module-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 449 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200328 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_sim_scfifo_r-europa " "Found design unit 5: jtag_uart_sim_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 835 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200328 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_scfifo_r-europa " "Found design unit 6: jtag_uart_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 952 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200328 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart-europa " "Found design unit 7: jtag_uart-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 1098 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200328 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200328 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200328 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200328 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200328 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200328 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200328 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Found entity 7: jtag_uart" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 1075 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200328 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519200328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart " "Elaborating entity \"jtag_uart\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\"" {  } { { "wb_niosprocessor.vhd" "the_jtag_uart" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519200336 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519200343 "|Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519200343 "|Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_w" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519200384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "wfifo" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519200613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 385 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519200627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519200627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519200627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519200627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519200627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519200627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519200627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519200627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519200627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519200627 ""}  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 385 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519200627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519200670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519200673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519200701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519200705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519200735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519200737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519200796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519200800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519200860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519200863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519200921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519200921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519200922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_r" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 1215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519200961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "jtag_uart_alt_jtag_atlantic" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519201310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 1353 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519201347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201347 ""}  } { { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 1353 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519201347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519201419 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 1353 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519201439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519201475 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 1353 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519201506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem_s1_arbitrator wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1 " "Elaborating entity \"onchip_mem_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\"" {  } { { "wb_niosprocessor.vhd" "the_onchip_mem_s1" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519201512 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519201514 "|Lab5|wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519201514 "|Lab5|wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_mem.vhd 2 1 " "Using design file onchip_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchip_mem-europa " "Found design unit 1: onchip_mem-europa" {  } { { "onchip_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519201561 ""} { "Info" "ISGN_ENTITY_NAME" "1 onchip_mem " "Found entity 1: onchip_mem" {  } { { "onchip_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519201561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519201561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem " "Elaborating entity \"onchip_mem\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\"" {  } { { "wb_niosprocessor.vhd" "the_onchip_mem" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519201563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.vhd" "the_altsyncram" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519201593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519201614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519201614 ""}  } { { "onchip_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519201614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aqb1 " "Found entity 1: altsyncram_aqb1" {  } { { "db/altsyncram_aqb1.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_aqb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519201666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519201666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aqb1 wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated " "Elaborating entity \"altsyncram_aqb1\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519201668 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "onchip_mem.hex 1280 10 " "Width of data items in \"onchip_mem.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1280 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 onchip_mem.hex " "Data at line (2) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1518519201690 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 onchip_mem.hex " "Data at line (3) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1518519201690 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 onchip_mem.hex " "Data at line (4) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1518519201690 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 onchip_mem.hex " "Data at line (5) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1518519201690 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 onchip_mem.hex " "Data at line (6) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1518519201690 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 onchip_mem.hex " "Data at line (7) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1518519201690 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 onchip_mem.hex " "Data at line (8) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1518519201690 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 onchip_mem.hex " "Data at line (9) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1518519201690 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 onchip_mem.hex " "Data at line (10) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1518519201690 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 onchip_mem.hex " "Data at line (11) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1518519201690 ""}  } { { "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1518519201690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519201954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519201954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_aqb1.tdf" "decode3" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_aqb1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519201959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519202011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519202011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_aqb1.tdf" "mux2" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_aqb1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519202016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_avalon_PS2_slave_arbitrator wb_NiosProcessor:inst\|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave " "Elaborating entity \"ps2_keyboard_avalon_PS2_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave\"" {  } { { "wb_niosprocessor.vhd" "the_ps2_keyboard_avalon_PS2_slave" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519202087 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519202091 "|Lab5|wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519202092 "|Lab5|wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.vhd 2 1 " "Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-europa " "Found design unit 1: ps2_keyboard-europa" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/ps2_keyboard.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519202119 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519202119 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519202119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\"" {  } { { "wb_niosprocessor.vhd" "the_ps2_keyboard" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519202121 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_avalon_ps2.v 1 1 " "Using design file altera_up_avalon_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Avalon_PS2 " "Found entity 1: Altera_UP_Avalon_PS2" {  } { { "altera_up_avalon_ps2.v" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_avalon_ps2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519202150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519202150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Avalon_PS2 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2 " "Elaborating entity \"Altera_UP_Avalon_PS2\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\"" {  } { { "ps2_keyboard.vhd" "the_Altera_UP_Avalon_PS2" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/ps2_keyboard.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519202152 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2.v 1 1 " "Using design file altera_up_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2 " "Found entity 1: Altera_UP_PS2" {  } { { "altera_up_ps2.v" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_ps2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519202185 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519202185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port " "Elaborating entity \"Altera_UP_PS2\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\"" {  } { { "altera_up_avalon_ps2.v" "PS2_Serial_Port" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_avalon_ps2.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519202185 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2_data_in.v 1 1 " "Using design file altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "altera_up_ps2_data_in.v" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_ps2_data_in.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519202228 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519202228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "altera_up_ps2.v" "PS2_Data_In" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_ps2.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519202232 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2_command_out.v 1 1 " "Using design file altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "altera_up_ps2_command_out.v" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_ps2_command_out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519202266 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519202266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "altera_up_ps2.v" "PS2_Command_Out" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_ps2.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519202269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\"" {  } { { "altera_up_avalon_ps2.v" "Incoming_Data_FIFO" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519202501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\"" {  } { { "altera_up_avalon_ps2.v" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519202569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Instantiated megafunction \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519202569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519202569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519202569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519202569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519202569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519202569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519202569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519202569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519202569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519202569 ""}  } { { "altera_up_avalon_ps2.v" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519202569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_f041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_f041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_f041 " "Found entity 1: scfifo_f041" {  } { { "db/scfifo_f041.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/scfifo_f041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519202622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519202622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_f041 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated " "Elaborating entity \"scfifo_f041\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519202622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2o31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2o31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2o31 " "Found entity 1: a_dpfifo_2o31" {  } { { "db/a_dpfifo_2o31.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519202843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519202843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2o31 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo " "Elaborating entity \"a_dpfifo_2o31\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\"" {  } { { "db/scfifo_f041.tdf" "dpfifo" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/scfifo_f041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519202846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bh1 " "Found entity 1: altsyncram_7bh1" {  } { { "db/altsyncram_7bh1.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_7bh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519202916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519202916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bh1 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|altsyncram_7bh1:FIFOram " "Elaborating entity \"altsyncram_7bh1\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|altsyncram_7bh1:FIFOram\"" {  } { { "db/a_dpfifo_2o31.tdf" "FIFOram" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519202917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cmpr_ls8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519203015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:almost_full_comparer " "Elaborating entity \"cmpr_ls8\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2o31.tdf" "almost_full_comparer" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:three_comparison " "Elaborating entity \"cmpr_ls8\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:three_comparison\"" {  } { { "db/a_dpfifo_2o31.tdf" "three_comparison" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519203155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_0ab:rd_ptr_msb " "Elaborating entity \"cntr_0ab\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_0ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2o31.tdf" "rd_ptr_msb" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_da7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_da7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_da7 " "Found entity 1: cntr_da7" {  } { { "db/cntr_da7.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_da7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519203242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_da7 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter " "Elaborating entity \"cntr_da7\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter\"" {  } { { "db/a_dpfifo_2o31.tdf" "usedw_counter" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_1ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519203296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr " "Elaborating entity \"cntr_1ab\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\"" {  } { { "db/a_dpfifo_2o31.tdf" "wr_ptr" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer_s1_arbitrator wb_NiosProcessor:inst\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1 " "Elaborating entity \"sys_clk_timer_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1\"" {  } { { "wb_niosprocessor.vhd" "the_sys_clk_timer_s1" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203327 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_sys_clk_timer_s1 wb_niosprocessor.vhd(3303) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(3303): used implicit default value for signal \"cpu_data_master_read_data_valid_sys_clk_timer_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 3303 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518519203328 "|Lab5|wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519203331 "|Lab5|wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519203331 "|Lab5|wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "sys_clk_timer.vhd 2 1 " "Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_clk_timer-europa " "Found design unit 1: sys_clk_timer-europa" {  } { { "sys_clk_timer.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/sys_clk_timer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519203383 ""} { "Info" "ISGN_ENTITY_NAME" "1 sys_clk_timer " "Found entity 1: sys_clk_timer" {  } { { "sys_clk_timer.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/sys_clk_timer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519203383 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519203383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer wb_NiosProcessor:inst\|sys_clk_timer:the_sys_clk_timer " "Elaborating entity \"sys_clk_timer\" for hierarchy \"wb_NiosProcessor:inst\|sys_clk_timer:the_sys_clk_timer\"" {  } { { "wb_niosprocessor.vhd" "the_sys_clk_timer" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203386 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519203387 "|Lab5|wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1518519203387 "|Lab5|wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator wb_NiosProcessor:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "wb_niosprocessor.vhd" "the_sysid_control_slave" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203414 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_sysid_control_slave wb_niosprocessor.vhd(3545) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(3545): used implicit default value for signal \"cpu_data_master_read_data_valid_sysid_control_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 3545 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518519203414 "|Lab5|wb_NiosProcessor:inst|sysid_control_slave_arbitrator:the_sysid_control_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.vhd 2 1 " "Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sysid-europa " "Found design unit 1: sysid-europa" {  } { { "sysid.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/sysid.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519203443 ""} { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Found entity 1: sysid" {  } { { "sysid.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/sysid.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519203443 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519203443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid wb_NiosProcessor:inst\|sysid:the_sysid " "Elaborating entity \"sysid\" for hierarchy \"wb_NiosProcessor:inst\|sysid:the_sysid\"" {  } { { "wb_niosprocessor.vhd" "the_sysid" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203445 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_clkgenerator.bdf 1 1 " "Using design file wb_clkgenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_clkGenerator " "Found entity 1: wb_clkGenerator" {  } { { "wb_clkgenerator.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519203465 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519203465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_clkGenerator wb_clkGenerator:inst4 " "Elaborating entity \"wb_clkGenerator\" for hierarchy \"wb_clkGenerator:inst4\"" {  } { { "Lab5.bdf" "inst4" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { -232 152 472 -136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203469 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_clkgeneratorpll.vhd 2 1 " "Using design file wb_clkgeneratorpll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_clkgeneratorpll-SYN " "Found design unit 1: wb_clkgeneratorpll-SYN" {  } { { "wb_clkgeneratorpll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgeneratorpll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519203509 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_clkGeneratorPLL " "Found entity 1: wb_clkGeneratorPLL" {  } { { "wb_clkgeneratorpll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgeneratorpll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519203509 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519203509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_clkGeneratorPLL wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1 " "Elaborating entity \"wb_clkGeneratorPLL\" for hierarchy \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\"" {  } { { "wb_clkgenerator.bdf" "inst1" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgenerator.bdf" { { 136 1752 2056 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\"" {  } { { "wb_clkgeneratorpll.vhd" "altpll_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgeneratorpll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\"" {  } { { "wb_clkgeneratorpll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgeneratorpll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Instantiated megafunction \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500000 " "Parameter \"clk0_divide_by\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 112829 " "Parameter \"clk0_multiply_by\" = \"112829\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_counter 50000 " "Parameter \"gate_lock_counter\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal YES " "Parameter \"gate_lock_signal\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=wb_clkGeneratorPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=wb_clkGeneratorPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519203658 ""}  } { { "wb_clkgeneratorpll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgeneratorpll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519203658 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_oneshotdowncounter.vhd 2 1 " "Using design file wb_block_oneshotdowncounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_oneShotDownCounter-behavior " "Found design unit 1: wb_block_oneShotDownCounter-behavior" {  } { { "wb_block_oneshotdowncounter.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_oneshotdowncounter.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519203676 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_oneShotDownCounter " "Found entity 1: wb_block_oneShotDownCounter" {  } { { "wb_block_oneshotdowncounter.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_oneshotdowncounter.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519203676 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519203676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_oneShotDownCounter wb_clkGenerator:inst4\|wb_block_oneShotDownCounter:inst2 " "Elaborating entity \"wb_block_oneShotDownCounter\" for hierarchy \"wb_clkGenerator:inst4\|wb_block_oneShotDownCounter:inst2\"" {  } { { "wb_clkgenerator.bdf" "inst2" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgenerator.bdf" { { 168 2440 2592 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_processor wb_processor:inst7 " "Elaborating entity \"wb_processor\" for hierarchy \"wb_processor:inst7\"" {  } { { "Lab5.bdf" "inst7" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 1056 464 728 1248 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_io wb_processor:inst7\|wb_cpu_io:inst5 " "Elaborating entity \"wb_cpu_io\" for hierarchy \"wb_processor:inst7\|wb_cpu_io:inst5\"" {  } { { "wb_processor.bdf" "inst5" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf" { { 232 1704 1904 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203714 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1 wb_cpu_io.vhd(127) " "VHDL Process Statement warning at wb_cpu_io.vhd(127): signal \"key1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518519203715 "|Lab5|wb_processor:inst7|wb_cpu_io:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2 wb_cpu_io.vhd(132) " "VHDL Process Statement warning at wb_cpu_io.vhd(132): signal \"key2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518519203715 "|Lab5|wb_processor:inst7|wb_cpu_io:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_control wb_processor:inst7\|wb_cpu_control:inst3 " "Elaborating entity \"wb_cpu_control\" for hierarchy \"wb_processor:inst7\|wb_cpu_control:inst3\"" {  } { { "wb_processor.bdf" "inst3" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf" { { 496 976 1152 656 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203736 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_register wb_cpu_control.vhd(111) " "VHDL Process Statement warning at wb_cpu_control.vhd(111): signal \"status_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_control.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518519203737 "|Lab5|wb_processor:inst7|wb_cpu_control:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_mem wb_processor:inst7\|wb_cpu_mem:inst1 " "Elaborating entity \"wb_cpu_mem\" for hierarchy \"wb_processor:inst7\|wb_cpu_mem:inst1\"" {  } { { "wb_processor.bdf" "inst1" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf" { { 200 624 824 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519203750 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_storage wb_cpu_mem.vhd(53) " "VHDL Process Statement warning at wb_cpu_mem.vhd(53): inferring latch(es) for signal or variable \"mem_storage\", which holds its previous value in one or more paths through the process" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1518519203769 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203790 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203790 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203790 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203790 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203792 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[112\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[112\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203793 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203794 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[111\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[111\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203795 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203796 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[110\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[110\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203797 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[96\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[96\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203798 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203799 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[95\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[95\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203800 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203801 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[94\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[94\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203802 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[93\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[93\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203803 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203804 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[92\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[92\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203805 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203806 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[91\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[91\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203807 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[90\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[90\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203808 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203809 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[87\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[87\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203810 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203811 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[86\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[86\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203812 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203813 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[85\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[85\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203814 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203815 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[84\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[84\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203816 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203817 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[83\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[83\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203818 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[82\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[82\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203819 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203820 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[81\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[81\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203821 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203822 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[80\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[80\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203823 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203824 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[66\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[66\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203825 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203826 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[65\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[65\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203827 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203828 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203829 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203829 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203829 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203829 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203829 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203829 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[64\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[64\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203829 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203829 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203829 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203829 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203829 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203830 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203830 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203830 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203830 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203830 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203830 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203830 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203830 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203830 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203830 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203830 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203830 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203830 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203830 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203831 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203831 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203831 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203831 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203831 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203831 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203831 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203831 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203831 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203831 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203831 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203831 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203831 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[63\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[63\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203831 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203832 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[62\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[62\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203833 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203834 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[61\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[61\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203835 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203836 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203837 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[60\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[60\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203838 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203839 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[55\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[55\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203840 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203841 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[54\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[54\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203842 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203843 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[53\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[53\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203844 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203845 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203845 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203845 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203845 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203845 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203845 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203845 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203845 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203845 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203845 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203845 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203845 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203845 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203845 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[52\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[52\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203846 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203847 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[51\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[51\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203848 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203849 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203850 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203850 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203850 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203850 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203850 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203850 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203850 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203850 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203850 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203850 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203850 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203850 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203850 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203850 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[50\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[50\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203851 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203852 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[49\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[49\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203853 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203854 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[48\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[48\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203855 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203856 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[11\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[11\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203857 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203858 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203858 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203858 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203858 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203858 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203858 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203858 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203858 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203858 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203858 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203858 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203858 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203858 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[10\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[10\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203859 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203860 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203860 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203860 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203860 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203860 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203860 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203860 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203860 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203860 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203860 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203860 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203860 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203860 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203860 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203861 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203862 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203862 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[9\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[9\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203862 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203862 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203862 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203862 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203862 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203862 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203862 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203862 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203863 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203863 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203863 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203863 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203863 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203863 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203863 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203863 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203863 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203863 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203864 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203864 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203864 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203864 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203864 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203864 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203864 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203864 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203864 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203864 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203864 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203864 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203864 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203865 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[8\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[8\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203865 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203865 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203865 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203865 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203865 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203865 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203865 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203865 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203865 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203865 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203865 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203865 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203865 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203866 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203866 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203866 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203866 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203866 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203866 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203866 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203866 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203866 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203866 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203866 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203866 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203866 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203866 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203867 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203867 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203867 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203867 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203867 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[7\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[7\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203867 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203867 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203867 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203867 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203867 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203867 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203867 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203867 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203868 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203869 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203869 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203869 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203869 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203869 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203869 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203869 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203869 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203869 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[6\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[6\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203870 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203870 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203870 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203870 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203870 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203870 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203870 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203870 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203870 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203871 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203871 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203871 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203871 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203871 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203871 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203871 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203871 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203871 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203871 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203872 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203872 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203872 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203872 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203872 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203872 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203872 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203872 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203872 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203872 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203872 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203873 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203873 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[5\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[5\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203873 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203873 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203873 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203873 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203873 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203873 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203873 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203873 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203873 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203873 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203873 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203873 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203874 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203874 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203874 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203874 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203874 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203874 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203874 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203874 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203874 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203874 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203874 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203874 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203874 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203875 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203875 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203875 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203875 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203875 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203875 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203875 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[4\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[4\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203875 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203875 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203875 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203875 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203875 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203875 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203875 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203876 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203876 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203876 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203876 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203876 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203876 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203876 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203876 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203876 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203876 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203876 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203876 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203876 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203877 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203877 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203877 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203877 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203877 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203877 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203877 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203877 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203877 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203877 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203877 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203877 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[3\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[3\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203877 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203877 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203878 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203878 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203878 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203878 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203878 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203878 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203878 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203878 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203878 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203879 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203879 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203879 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203879 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203879 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203879 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203879 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203879 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203879 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203879 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203880 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203880 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203880 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203880 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203880 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203880 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203880 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203880 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203881 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203881 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203881 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[2\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[2\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203881 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203881 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203881 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203881 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203881 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203881 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203881 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203882 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203882 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203882 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203882 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203882 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203882 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203882 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203882 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203882 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203882 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203883 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203883 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203883 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203883 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203883 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203883 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203883 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203883 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203883 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203884 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203884 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203884 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203884 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203884 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203884 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203884 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203884 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203884 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203884 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203884 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203884 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203885 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203885 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203885 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203885 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203885 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203885 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203885 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203885 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203886 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203886 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203886 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203886 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203886 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203886 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203886 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203886 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203886 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203887 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203887 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203887 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203887 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203887 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203887 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203887 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203887 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203887 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519203887 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_programcounter wb_processor:inst7\|wb_cpu_programcounter:inst " "Elaborating entity \"wb_cpu_programcounter\" for hierarchy \"wb_processor:inst7\|wb_cpu_programcounter:inst\"" {  } { { "wb_processor.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf" { { 200 288 536 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_alu wb_processor:inst7\|wb_cpu_alu:inst7 " "Elaborating entity \"wb_cpu_alu\" for hierarchy \"wb_processor:inst7\|wb_cpu_alu:inst7\"" {  } { { "wb_processor.bdf" "inst7" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf" { { 112 1688 1888 208 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204504 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in_a_i wb_cpu_alu.vhd(94) " "VHDL Process Statement warning at wb_cpu_alu.vhd(94): signal \"alu_in_a_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518519204505 "|Lab5|wb_processor:inst7|wb_cpu_alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in_b_i wb_cpu_alu.vhd(95) " "VHDL Process Statement warning at wb_cpu_alu.vhd(95): signal \"alu_in_b_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518519204505 "|Lab5|wb_processor:inst7|wb_cpu_alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_i wb_cpu_alu.vhd(59) " "VHDL Process Statement warning at wb_cpu_alu.vhd(59): inferring latch(es) for signal or variable \"alu_out_i\", which holds its previous value in one or more paths through the process" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1518519204505 "|Lab5|wb_processor:inst7|wb_cpu_alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[8\] wb_cpu_alu.vhd(59) " "Inferred latch for \"alu_out_i\[8\]\" at wb_cpu_alu.vhd(59)" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519204506 "|Lab5|wb_processor:inst7|wb_cpu_alu:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_regfile wb_processor:inst7\|wb_cpu_regfile:inst2 " "Elaborating entity \"wb_cpu_regfile\" for hierarchy \"wb_processor:inst7\|wb_cpu_regfile:inst2\"" {  } { { "wb_processor.bdf" "inst2" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf" { { 184 1248 1464 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_processor:inst7\|BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_processor:inst7\|BUSMUX:inst8\"" {  } { { "wb_processor.bdf" "inst8" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf" { { 320 1024 1112 432 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_processor:inst7\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"wb_processor:inst7\|BUSMUX:inst8\"" {  } { { "wb_processor.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf" { { 320 1024 1112 432 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_processor:inst7\|BUSMUX:inst8 " "Instantiated megafunction \"wb_processor:inst7\|BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519204625 ""}  } { { "wb_processor.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf" { { 320 1024 1112 432 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519204625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000 wb_processor:inst7\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_processor:inst7\|BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_processor.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf" { { 320 1024 1112 432 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_erc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519204753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519204753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:inst3 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:inst3\"" {  } { { "Lab5.bdf" "inst3" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 32 240 368 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst6 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst6\"" {  } { { "Lab5.bdf" "inst6" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 1152 264 384 1232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst6 " "Elaborated megafunction instantiation \"21mux:inst6\"" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 1152 264 384 1232 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204859 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audio_advinterface.bdf 1 1 " "Using design file wb_audio_advinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audio_AdvInterface " "Found entity 1: wb_audio_AdvInterface" {  } { { "wb_audio_advinterface.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_advinterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519204876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519204876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audio_AdvInterface wb_audio_AdvInterface:inst5 " "Elaborating entity \"wb_audio_AdvInterface\" for hierarchy \"wb_audio_AdvInterface:inst5\"" {  } { { "Lab5.bdf" "inst5" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { -232 664 960 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204879 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audio_basicinterface.bdf 1 1 " "Using design file wb_audio_basicinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audio_BasicInterface " "Found entity 1: wb_audio_BasicInterface" {  } { { "wb_audio_basicinterface.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_basicinterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519204914 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519204914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audio_BasicInterface wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7 " "Elaborating entity \"wb_audio_BasicInterface\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\"" {  } { { "wb_audio_advinterface.bdf" "inst7" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_advinterface.bdf" { { 288 1280 1648 680 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204916 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiostream_interface.bdf 1 1 " "Using design file wb_audiostream_interface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_Interface " "Found entity 1: wb_audioStream_Interface" {  } { { "wb_audiostream_interface.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519204950 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519204950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_Interface wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2 " "Elaborating entity \"wb_audioStream_Interface\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\"" {  } { { "wb_audio_basicinterface.bdf" "inst2" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_basicinterface.bdf" { { 432 800 1144 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204952 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_serdes.vhd 2 1 " "Using design file wb_block_serdes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_serDes-behavior " "Found design unit 1: wb_block_serDes-behavior" {  } { { "wb_block_serdes.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_serdes.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519204985 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_serDes " "Found entity 1: wb_block_serDes" {  } { { "wb_block_serdes.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_serdes.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519204985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519204985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_serDes wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_serDes:inst9 " "Elaborating entity \"wb_block_serDes\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_serDes:inst9\"" {  } { { "wb_audiostream_interface.bdf" "inst9" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_interface.bdf" { { -392 1216 1424 -232 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519204988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_oneShotDownCounter wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10 " "Elaborating entity \"wb_block_oneShotDownCounter\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\"" {  } { { "wb_audiostream_interface.bdf" "inst10" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_interface.bdf" { { -168 1216 1368 -40 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205013 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_constanttobusbinary.vhd 2 1 " "Using design file wb_block_constanttobusbinary.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_constantToBusBinary-behavior " "Found design unit 1: wb_block_constantToBusBinary-behavior" {  } { { "wb_block_constanttobusbinary.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_constanttobusbinary.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205046 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_constantToBusBinary " "Found entity 1: wb_block_constantToBusBinary" {  } { { "wb_block_constanttobusbinary.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_constanttobusbinary.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519205046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_constantToBusBinary:inst " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_constantToBusBinary:inst\"" {  } { { "wb_audiostream_interface.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_interface.bdf" { { -104 936 1064 -40 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205048 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiostream_stereotomono.bdf 1 1 " "Using design file wb_audiostream_stereotomono.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_stereoToMono " "Found entity 1: wb_audioStream_stereoToMono" {  } { { "wb_audiostream_stereotomono.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_stereotomono.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519205078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_stereoToMono wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4 " "Elaborating entity \"wb_audioStream_stereoToMono\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\"" {  } { { "wb_audiostream_interface.bdf" "inst4" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_interface.bdf" { { -320 1656 1888 -224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205080 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiostream_channeladder.vhd 2 1 " "Using design file wb_audiostream_channeladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audiostream_channeladder-SYN " "Found design unit 1: wb_audiostream_channeladder-SYN" {  } { { "wb_audiostream_channeladder.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_channeladder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205111 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_channelAdder " "Found entity 1: wb_audioStream_channelAdder" {  } { { "wb_audiostream_channeladder.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_channeladder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205111 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519205111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_channelAdder wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1 " "Elaborating entity \"wb_audioStream_channelAdder\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\"" {  } { { "wb_audiostream_stereotomono.bdf" "inst1" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_stereotomono.bdf" { { 296 752 944 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_audiostream_channeladder.vhd" "lpm_add_sub_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_channeladder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_audiostream_channeladder.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_channeladder.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519205268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO,CBX_MODULE_PREFIX=wb_audioStream_channelAdder " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO,CBX_MODULE_PREFIX=wb_audioStream_channelAdder\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519205268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519205268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519205268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519205268 ""}  } { { "wb_audiostream_channeladder.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_channeladder.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519205268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/wb_audiostream_channeladder_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file db/wb_audiostream_channeladder_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_channelAdder_add_sub " "Found entity 1: wb_audioStream_channelAdder_add_sub" {  } { { "db/wb_audiostream_channeladder_add_sub.v" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/wb_audiostream_channeladder_add_sub.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519205399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_channelAdder_add_sub wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\|wb_audioStream_channelAdder_add_sub:auto_generated " "Elaborating entity \"wb_audioStream_channelAdder_add_sub\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\|wb_audioStream_channelAdder_add_sub:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_cfgctrl.bdf 1 1 " "Using design file wb_audiocfg_cfgctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_CFGctrl " "Found entity 1: wb_audioCFG_CFGctrl" {  } { { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205463 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519205463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrl wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1 " "Elaborating entity \"wb_audioCFG_CFGctrl\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\"" {  } { { "wb_audio_basicinterface.bdf" "inst1" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_basicinterface.bdf" { { 216 800 1104 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205471 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_cfgctrlupdatesm.vhd 2 1 " "Using design file wb_audiocfg_cfgctrlupdatesm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_CFGctrlUpdateSM-behavior " "Found design unit 1: wb_audioCFG_CFGctrlUpdateSM-behavior" {  } { { "wb_audiocfg_cfgctrlupdatesm.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrlupdatesm.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205539 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_CFGctrlUpdateSM " "Found entity 1: wb_audioCFG_CFGctrlUpdateSM" {  } { { "wb_audiocfg_cfgctrlupdatesm.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrlupdatesm.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205539 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519205539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrlUpdateSM wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25 " "Elaborating entity \"wb_audioCFG_CFGctrlUpdateSM\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst25" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrl.bdf" { { -328 -528 -264 -168 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_twowiremaster.vhd 2 1 " "Using design file wb_audiocfg_twowiremaster.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_twoWireMaster-behavior " "Found design unit 1: wb_audioCFG_twoWireMaster-behavior" {  } { { "wb_audiocfg_twowiremaster.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_twowiremaster.vhd" 134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205584 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_twoWireMaster " "Found entity 1: wb_audioCFG_twoWireMaster" {  } { { "wb_audiocfg_twowiremaster.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_twowiremaster.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205584 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519205584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_twoWireMaster wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8 " "Elaborating entity \"wb_audioCFG_twoWireMaster\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst8" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrl.bdf" { { -64 1472 1656 64 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_serDes wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes " "Elaborating entity \"wb_block_serDes\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\"" {  } { { "wb_audiocfg_twowiremaster.vhd" "comp_serDes" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_twowiremaster.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst3" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519205678 ""}  } { { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519205678 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_cfgctrlregisterbank.vhd 2 1 " "Using design file wb_audiocfg_cfgctrlregisterbank.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_CFGctrlRegisterBank-behavior " "Found design unit 1: wb_audioCFG_CFGctrlRegisterBank-behavior" {  } { { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrlregisterbank.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205716 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_CFGctrlRegisterBank " "Found entity 1: wb_audioCFG_CFGctrlRegisterBank" {  } { { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrlregisterbank.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205716 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519205716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrlRegisterBank wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26 " "Elaborating entity \"wb_audioCFG_CFGctrlRegisterBank\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst26" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrl.bdf" { { -24 -32 312 136 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205719 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "wb_audiocfg_cfgctrlregisterbank.vhd(45) " "VHDL warning at wb_audiocfg_cfgctrlregisterbank.vhd(45): ignored assignment of value to null range" {  } { { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrlregisterbank.vhd" 45 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1518519205720 "|Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_block_constantToBusBinary:inst24 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_block_constantToBusBinary:inst24\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst24" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrl.bdf" { { -88 1000 1128 -24 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205756 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_autoconfigonreset.vhd 2 1 " "Using design file wb_audiocfg_autoconfigonreset.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_autoConfigOnReset-behavior " "Found design unit 1: wb_audioCFG_autoConfigOnReset-behavior" {  } { { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoconfigonreset.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205787 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_autoConfigOnReset " "Found entity 1: wb_audioCFG_autoConfigOnReset" {  } { { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoconfigonreset.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519205787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_autoConfigOnReset wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst " "Elaborating entity \"wb_audioCFG_autoConfigOnReset\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\"" {  } { { "wb_audio_advinterface.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_advinterface.bdf" { { 112 888 1080 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205790 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_autoupdate.bdf 1 1 " "Using design file wb_audiocfg_autoupdate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_autoUpdate " "Found entity 1: wb_audioCFG_autoUpdate" {  } { { "wb_audiocfg_autoupdate.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205822 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519205822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_autoUpdate wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8 " "Elaborating entity \"wb_audioCFG_autoUpdate\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\"" {  } { { "wb_audio_advinterface.bdf" "inst8" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_advinterface.bdf" { { 512 744 1064 736 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205824 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_autoupdatesm.vhd 2 1 " "Using design file wb_audiocfg_autoupdatesm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_autoUpdateSM-behavior " "Found design unit 1: wb_audioCFG_autoUpdateSM-behavior" {  } { { "wb_audiocfg_autoupdatesm.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdatesm.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205858 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_autoUpdateSM " "Found entity 1: wb_audioCFG_autoUpdateSM" {  } { { "wb_audiocfg_autoupdatesm.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdatesm.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519205858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_autoUpdateSM wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27 " "Elaborating entity \"wb_audioCFG_autoUpdateSM\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst27" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 1888 1792 2040 2016 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_busequal.bdf 1 1 " "Using design file wb_block_busequal.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_busEqual " "Found entity 1: wb_block_busEqual" {  } { { "wb_block_busequal.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busequal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205909 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519205909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busEqual wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busEqual:inst25 " "Elaborating entity \"wb_block_busEqual\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busEqual:inst25\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst25" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 1616 1424 1576 1696 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205913 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_2-1mux.bdf 1 1 " "Using design file wb_block_2-1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_2-1mux " "Found entity 1: wb_block_2-1mux" {  } { { "wb_block_2-1mux.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_2-1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205957 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519205957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_2-1mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_2-1mux:inst14 " "Elaborating entity \"wb_block_2-1mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_2-1mux:inst14\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst14" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 392 2496 2592 488 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519205960 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_busmux_8-1.bdf 1 1 " "Using design file wb_block_busmux_8-1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_busMux_8-1 " "Found entity 1: wb_block_busMux_8-1" {  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busmux_8-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519205996 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519205996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busMux_8-1 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13 " "Elaborating entity \"wb_block_busMux_8-1\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst13" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 736 2272 2536 928 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\"" {  } { { "wb_block_busmux_8-1.bdf" "inst6" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\"" {  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519206081 ""}  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519206081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206091 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_arc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519206219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519206219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst1 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst1\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst1" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 528 1744 1872 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst2 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst2\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst2" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 592 1744 1872 656 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst3 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst3\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst3" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 656 1744 1872 720 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst5 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst5\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst5" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 720 1744 1872 784 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst6 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst6\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst6" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 784 1744 1872 848 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busMux_8-1 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12 " "Elaborating entity \"wb_block_busMux_8-1\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst12" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 1104 2272 2536 1296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\"" {  } { { "wb_block_busmux_8-1.bdf" "inst6" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\"" {  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519206574 ""}  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519206574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206598 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_frc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_frc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_frc " "Found entity 1: mux_frc" {  } { { "db/mux_frc.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_frc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519206713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519206713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_frc wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_frc:auto_generated " "Elaborating entity \"mux_frc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_frc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst19" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\"" {  } { { "wb_audiocfg_autoupdate.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519206898 ""}  } { { "wb_audiocfg_autoupdate.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519206898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206919 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_audiocfg_autoupdate.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519206945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_brc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_brc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_brc " "Found entity 1: mux_brc" {  } { { "db/mux_brc.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_brc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519207033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519207033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_brc wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\|mux_brc:auto_generated " "Elaborating entity \"mux_brc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\|mux_brc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst9 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst9\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst9" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 1160 1440 1568 1224 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst10 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst10\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst10" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 1240 1440 1568 1304 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst11 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst11\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst11" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf" { { 1632 1936 2064 1696 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207102 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audio_bypassmux.bdf 1 1 " "Using design file wb_audio_bypassmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audio_bypassMux " "Found entity 1: wb_audio_bypassMux" {  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_bypassmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519207134 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519207134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audio_bypassMux wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4 " "Elaborating entity \"wb_audio_bypassMux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\"" {  } { { "wb_audio_advinterface.bdf" "inst4" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_advinterface.bdf" { { 824 808 1064 984 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\"" {  } { { "wb_audio_bypassmux.bdf" "inst10" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_bypassmux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\"" {  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_bypassmux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519207174 ""}  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_bypassmux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519207174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207182 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_bypassmux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_7rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519207341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519207341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\"" {  } { { "wb_audio_bypassmux.bdf" "inst9" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_bypassmux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\"" {  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_bypassmux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519207414 ""}  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_bypassmux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519207414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207430 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_bypassmux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519207541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519207541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207547 ""}
{ "Warning" "WSGN_SEARCH_FILE" "studentdesign.bdf 1 1 " "Using design file studentdesign.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 StudentDesign " "Found entity 1: StudentDesign" {  } { { "studentdesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/studentdesign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519207586 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519207586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StudentDesign StudentDesign:inst1 " "Elaborating entity \"StudentDesign\" for hierarchy \"StudentDesign:inst1\"" {  } { { "Lab5.bdf" "inst1" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 640 464 672 800 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207592 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mul.bdf 1 1 " "Using design file mul.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519207660 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519207660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul StudentDesign:inst1\|mul:inst1 " "Elaborating entity \"mul\" for hierarchy \"StudentDesign:inst1\|mul:inst1\"" {  } { { "studentdesign.bdf" "inst1" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/studentdesign.bdf" { { 272 640 864 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207667 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mul_control.bdf 1 1 " "Using design file mul_control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mul_control " "Found entity 1: mul_control" {  } { { "mul_control.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519207724 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519207724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_control StudentDesign:inst1\|mul:inst1\|mul_control:inst5 " "Elaborating entity \"mul_control\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\"" {  } { { "mul.bdf" "inst5" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul.bdf" { { 16 328 520 208 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207725 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_mul_dvctrl.bdf 1 1 " "Using design file wb_mul_dvctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mul_dvCtrl " "Found entity 1: wb_mul_dvCtrl" {  } { { "wb_mul_dvctrl.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_dvctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519207766 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519207766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mul_dvCtrl StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dvCtrl:inst3 " "Elaborating entity \"wb_mul_dvCtrl\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dvCtrl:inst3\"" {  } { { "mul_control.bdf" "inst3" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_control.bdf" { { 416 328 504 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207769 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_mul_zero_det.bdf 1 1 " "Using design file wb_mul_zero_det.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mul_zero_det " "Found entity 1: wb_mul_zero_det" {  } { { "wb_mul_zero_det.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_zero_det.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519207811 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519207811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mul_zero_det StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_zero_det:inst2 " "Elaborating entity \"wb_mul_zero_det\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_zero_det:inst2\"" {  } { { "mul_control.bdf" "inst2" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_control.bdf" { { 280 568 728 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_mul_dcnt4.bdf 1 1 " "Using design file wb_mul_dcnt4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mul_dcnt4 " "Found entity 1: wb_mul_dcnt4" {  } { { "wb_mul_dcnt4.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_dcnt4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519207908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519207908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mul_dcnt4 StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1 " "Elaborating entity \"wb_mul_dcnt4\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\"" {  } { { "mul_control.bdf" "inst1" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_control.bdf" { { 280 320 504 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207915 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519207962 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519207962 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519207962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst " "Elaborating entity \"lpm_counter0\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\"" {  } { { "wb_mul_dcnt4.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_dcnt4.bdf" { { 200 360 504 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519207967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_counter0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_counter0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519208127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519208127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519208127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519208127 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_counter0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519208127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_13j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_13j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_13j " "Found entity 1: cntr_13j" {  } { { "db/cntr_13j.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_13j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519208249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519208249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_13j StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_13j:auto_generated " "Elaborating entity \"cntr_13j\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_13j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_fsm StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|mul_fsm:inst5 " "Elaborating entity \"mul_fsm\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|mul_fsm:inst5\"" {  } { { "mul_control.bdf" "inst5" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_control.bdf" { { 560 328 512 720 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208293 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_mul_shiftreg16right.bdf 1 1 " "Using design file wb_mul_shiftreg16right.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mul_shiftreg16right " "Found entity 1: wb_mul_shiftreg16right" {  } { { "wb_mul_shiftreg16right.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_shiftreg16right.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519208321 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519208321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mul_shiftreg16right StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst " "Elaborating entity \"wb_mul_shiftreg16right\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\"" {  } { { "mul_control.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_control.bdf" { { 120 320 504 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208325 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_shiftreg0.vhd 2 1 " "Using design file lpm_shiftreg0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519208392 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519208392 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519208392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg0 StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst " "Elaborating entity \"lpm_shiftreg0\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst\"" {  } { { "wb_mul_shiftreg16right.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_shiftreg16right.bdf" { { 112 512 656 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg0.vhd" "lpm_shiftreg_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component " "Instantiated megafunction \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519208521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519208521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519208521 ""}  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519208521 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mul_data_path.bdf 1 1 " "Using design file mul_data_path.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mul_data_path " "Found entity 1: mul_data_path" {  } { { "mul_data_path.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_data_path.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519208556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519208556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_data_path StudentDesign:inst1\|mul:inst1\|mul_data_path:inst " "Elaborating entity \"mul_data_path\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\"" {  } { { "mul.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul.bdf" { { 80 576 800 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208559 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_mul_outputselector.bdf 1 1 " "Using design file wb_mul_outputselector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mul_outputselector " "Found entity 1: wb_mul_outputselector" {  } { { "wb_mul_outputselector.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_outputselector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519208583 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519208583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mul_outputselector StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7 " "Elaborating entity \"wb_mul_outputselector\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\"" {  } { { "mul_data_path.bdf" "inst7" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_data_path.bdf" { { 360 744 984 488 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208585 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_twocomplbitclipping.bdf 1 1 " "Using design file wb_acomp_twocomplbitclipping.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_twoComplBitClipping " "Found entity 1: wb_aComp_twoComplBitClipping" {  } { { "wb_acomp_twocomplbitclipping.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_twocomplbitclipping.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519208734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519208734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_twoComplBitClipping StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24 " "Elaborating entity \"wb_aComp_twoComplBitClipping\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\"" {  } { { "wb_mul_outputselector.bdf" "inst24" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_outputselector.bdf" { { 384 120 456 480 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208739 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_busand.bdf 1 1 " "Using design file wb_block_busand.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_busAND " "Found entity 1: wb_block_busAND" {  } { { "wb_block_busand.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busand.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519208772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519208772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busAND StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|wb_block_busAND:inst9 " "Elaborating entity \"wb_block_busAND\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|wb_block_busAND:inst9\"" {  } { { "wb_acomp_twocomplbitclipping.bdf" "inst9" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_twocomplbitclipping.bdf" { { 424 400 592 488 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208774 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "width <none> " "Can't find a definition for parameter width -- assuming <none> was intended to be a quoted string" {  } { { "wb_block_busand.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busand.bdf" { { 112 568 856 152 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1518519208775 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_busor.bdf 1 1 " "Using design file wb_block_busor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_busOR " "Found entity 1: wb_block_busOR" {  } { { "wb_block_busor.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519208801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519208801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busOR StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|wb_block_busOR:inst " "Elaborating entity \"wb_block_busOR\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|wb_block_busOR:inst\"" {  } { { "wb_acomp_twocomplbitclipping.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_twocomplbitclipping.bdf" { { 256 400 592 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208804 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "width <none> " "Can't find a definition for parameter width -- assuming <none> was intended to be a quoted string" {  } { { "wb_block_busor.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busor.bdf" { { 112 568 856 152 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1518519208805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\"" {  } { { "wb_acomp_twocomplbitclipping.bdf" "inst8" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_twocomplbitclipping.bdf" { { 352 1096 1208 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\"" {  } { { "wb_acomp_twocomplbitclipping.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_twocomplbitclipping.bdf" { { 352 1096 1208 440 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8 " "Instantiated megafunction \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 23 " "Parameter \"WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519208857 ""}  } { { "wb_acomp_twocomplbitclipping.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_twocomplbitclipping.bdf" { { 352 1096 1208 440 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519208857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208873 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\|lpm_mux:\$00000 StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_acomp_twocomplbitclipping.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_twocomplbitclipping.bdf" { { 352 1096 1208 440 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519208900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519209001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.vhd 2 1 " "Using design file lpm_dff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_dff0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209112 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_dff0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519209112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4 " "Elaborating entity \"lpm_dff0\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4\"" {  } { { "mul_data_path.bdf" "inst4" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_data_path.bdf" { { 88 1000 1144 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "lpm_ff_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_dff0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_dff0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519209209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519209209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519209209 ""}  } { { "lpm_dff0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_dff0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519209209 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub0.vhd 2 1 " "Using design file lpm_add_sub0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_add_sub0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209232 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209232 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519209232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\"" {  } { { "mul_data_path.bdf" "inst3" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_data_path.bdf" { { 48 760 920 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.vhd" "lpm_add_sub_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519209274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519209274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519209274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519209274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519209274 ""}  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519209274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_55i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_55i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_55i " "Found entity 1: add_sub_55i" {  } { { "db/add_sub_55i.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/add_sub_55i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519209349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_55i StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|add_sub_55i:auto_generated " "Elaborating entity \"add_sub_55i\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|add_sub_55i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209357 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_mul_shiftreg32left.bdf 1 1 " "Using design file wb_mul_shiftreg32left.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mul_shiftreg32left " "Found entity 1: wb_mul_shiftreg32left" {  } { { "wb_mul_shiftreg32left.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_shiftreg32left.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209400 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519209400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mul_shiftreg32left StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst " "Elaborating entity \"wb_mul_shiftreg32left\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\"" {  } { { "mul_data_path.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_data_path.bdf" { { 80 368 600 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209403 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_shiftreg1.vhd 2 1 " "Using design file lpm_shiftreg1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg1-SYN " "Found design unit 1: lpm_shiftreg1-SYN" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209452 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg1 " "Found entity 1: lpm_shiftreg1" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209452 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519209452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg1 StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1 " "Elaborating entity \"lpm_shiftreg1\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1\"" {  } { { "wb_mul_shiftreg32left.bdf" "inst1" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_shiftreg32left.bdf" { { 256 536 680 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg1.vhd" "lpm_shiftreg_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg1.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg1.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component " "Instantiated megafunction \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519209493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519209493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519209493 ""}  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg1.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519209493 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_mul_extend16.bdf 1 1 " "Using design file wb_mul_extend16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mul_extend16 " "Found entity 1: wb_mul_extend16" {  } { { "wb_mul_extend16.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_extend16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209557 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519209557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mul_extend16 StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|wb_mul_extend16:inst5 " "Elaborating entity \"wb_mul_extend16\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|wb_mul_extend16:inst5\"" {  } { { "wb_mul_shiftreg32left.bdf" "inst5" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_shiftreg32left.bdf" { { 80 280 472 144 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209562 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fact.bdf 1 1 " "Using design file fact.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fact " "Found entity 1: fact" {  } { { "fact.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/fact.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209602 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519209602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fact StudentDesign:inst1\|fact:inst5 " "Elaborating entity \"fact\" for hierarchy \"StudentDesign:inst1\|fact:inst5\"" {  } { { "studentdesign.bdf" "inst5" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/studentdesign.bdf" { { 64 624 864 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209608 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_filt_bypassmux.bdf 1 1 " "Using design file wb_filt_bypassmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_filt_bypassMux " "Found entity 1: wb_filt_bypassMux" {  } { { "wb_filt_bypassmux.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_filt_bypassmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209694 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519209694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_filt_bypassMux StudentDesign:inst1\|fact:inst5\|wb_filt_bypassMux:inst4 " "Elaborating entity \"wb_filt_bypassMux\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_filt_bypassMux:inst4\"" {  } { { "fact.bdf" "inst4" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/fact.bdf" { { 512 640 896 672 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209700 ""}
{ "Warning" "WSGN_SEARCH_FILE" "factstm.bdf 1 1 " "Using design file factstm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 factSTM " "Found entity 1: factSTM" {  } { { "factstm.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/factstm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209833 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519209833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "factSTM StudentDesign:inst1\|fact:inst5\|factSTM:inst1 " "Elaborating entity \"factSTM\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|factSTM:inst1\"" {  } { { "fact.bdf" "inst1" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/fact.bdf" { { 312 800 1000 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209836 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_factorfinder.bdf 1 1 " "Using design file wb_acomp_factorfinder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factorFinder " "Found entity 1: wb_aComp_factorFinder" {  } { { "wb_acomp_factorfinder.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factorfinder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209894 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519209894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factorFinder StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6 " "Elaborating entity \"wb_aComp_factorFinder\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\"" {  } { { "fact.bdf" "inst6" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/fact.bdf" { { 136 808 1016 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209901 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_factcount.vhd 2 1 " "Using design file wb_acomp_factcount.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factcount-SYN " "Found design unit 1: wb_acomp_factcount-SYN" {  } { { "wb_acomp_factcount.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcount.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209965 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factCount " "Found entity 1: wb_aComp_factCount" {  } { { "wb_acomp_factcount.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcount.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519209965 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519209965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factCount StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7 " "Elaborating entity \"wb_aComp_factCount\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\"" {  } { { "wb_acomp_factorfinder.bdf" "inst7" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factorfinder.bdf" { { 272 -368 -224 400 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519209973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "wb_acomp_factcount.vhd" "lpm_counter_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcount.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "wb_acomp_factcount.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcount.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519210043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519210043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519210043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519210043 ""}  } { { "wb_acomp_factcount.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcount.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519210043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lhj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lhj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lhj " "Found entity 1: cntr_lhj" {  } { { "db/cntr_lhj.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_lhj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519210140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519210140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lhj StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\|cntr_lhj:auto_generated " "Elaborating entity \"cntr_lhj\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\|cntr_lhj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210151 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_binsearchreg.bdf 1 1 " "Using design file wb_acomp_binsearchreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_binSearchReg " "Found entity 1: wb_aComp_binSearchReg" {  } { { "wb_acomp_binsearchreg.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_binsearchreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519210216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519210216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_binSearchReg StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2 " "Elaborating entity \"wb_aComp_binSearchReg\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\"" {  } { { "wb_acomp_factorfinder.bdf" "inst2" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factorfinder.bdf" { { 208 208 408 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210220 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_decoder.vhd 2 1 " "Using design file wb_block_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_decoder-behavior " "Found design unit 1: wb_block_decoder-behavior" {  } { { "wb_block_decoder.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_decoder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519210277 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_decoder " "Found entity 1: wb_block_decoder" {  } { { "wb_block_decoder.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_decoder.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519210277 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519210277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_decoder StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\|wb_block_decoder:inst2 " "Elaborating entity \"wb_block_decoder\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\|wb_block_decoder:inst2\"" {  } { { "wb_acomp_binsearchreg.bdf" "inst2" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_binsearchreg.bdf" { { 352 320 520 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210281 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_factcompare.vhd 2 1 " "Using design file wb_acomp_factcompare.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factcompare-SYN " "Found design unit 1: wb_acomp_factcompare-SYN" {  } { { "wb_acomp_factcompare.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcompare.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519210319 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factCompare " "Found entity 1: wb_aComp_factCompare" {  } { { "wb_acomp_factcompare.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcompare.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519210319 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519210319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factCompare StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1 " "Elaborating entity \"wb_aComp_factCompare\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\"" {  } { { "wb_acomp_factorfinder.bdf" "inst1" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factorfinder.bdf" { { 232 920 1072 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Elaborating entity \"lpm_compare\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "wb_acomp_factcompare.vhd" "lpm_compare_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcompare.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "wb_acomp_factcompare.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcompare.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519210427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519210427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519210427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519210427 ""}  } { { "wb_acomp_factcompare.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcompare.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519210427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgj " "Found entity 1: cmpr_vgj" {  } { { "db/cmpr_vgj.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cmpr_vgj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519210498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519210498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vgj StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\|cmpr_vgj:auto_generated " "Elaborating entity \"cmpr_vgj\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\|cmpr_vgj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210506 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_factormult.vhd 2 1 " "Using design file wb_acomp_factormult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factormult-SYN " "Found design unit 1: wb_acomp_factormult-SYN" {  } { { "wb_acomp_factormult.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factormult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519210589 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factorMult " "Found entity 1: wb_aComp_factorMult" {  } { { "wb_acomp_factormult.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factormult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519210589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519210589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factorMult StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst " "Elaborating entity \"wb_aComp_factorMult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\"" {  } { { "wb_acomp_factorfinder.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factorfinder.bdf" { { 224 736 904 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "wb_acomp_factormult.vhd" "lpm_mult_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factormult.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "wb_acomp_factormult.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factormult.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519210749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519210749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519210749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519210749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519210749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519210749 ""}  } { { "wb_acomp_factormult.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factormult.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519210749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ofn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ofn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ofn " "Found entity 1: mult_ofn" {  } { { "db/mult_ofn.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mult_ofn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519210841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519210841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ofn StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\|mult_ofn:auto_generated " "Elaborating entity \"mult_ofn\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\|mult_ofn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210852 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_envshape.bdf 1 1 " "Using design file wb_acomp_envshape.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShape " "Found entity 1: wb_aComp_envShape" {  } { { "wb_acomp_envshape.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshape.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519210919 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519210919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShape StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8 " "Elaborating entity \"wb_aComp_envShape\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\"" {  } { { "fact.bdf" "inst8" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/fact.bdf" { { 136 456 720 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210926 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2-1-mux.bdf 1 1 " "Using design file 2-1-mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-1-mux " "Found entity 1: 2-1-mux" {  } { { "2-1-mux.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/2-1-mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519210972 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519210972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-1-mux StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|2-1-mux:inst9 " "Elaborating entity \"2-1-mux\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|2-1-mux:inst9\"" {  } { { "wb_acomp_envshape.bdf" "inst9" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshape.bdf" { { 456 1320 1624 552 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519210977 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_envcomp.vhd 2 1 " "Using design file wb_acomp_envcomp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envcomp-SYN " "Found design unit 1: wb_acomp_envcomp-SYN" {  } { { "wb_acomp_envcomp.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envcomp.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519211011 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envComp " "Found entity 1: wb_aComp_envComp" {  } { { "wb_acomp_envcomp.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envcomp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519211011 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519211011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envComp StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst " "Elaborating entity \"wb_aComp_envComp\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\"" {  } { { "wb_acomp_envshape.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshape.bdf" { { 328 1424 1552 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component " "Elaborating entity \"lpm_compare\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\"" {  } { { "wb_acomp_envcomp.vhd" "lpm_compare_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envcomp.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\"" {  } { { "wb_acomp_envcomp.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envcomp.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211059 ""}  } { { "wb_acomp_envcomp.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envcomp.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519211059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ing.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ing.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ing " "Found entity 1: cmpr_ing" {  } { { "db/cmpr_ing.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cmpr_ing.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519211119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519211119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ing StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\|cmpr_ing:auto_generated " "Elaborating entity \"cmpr_ing\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\|cmpr_ing:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211125 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_valuereducer.bdf 1 1 " "Using design file wb_acomp_valuereducer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_valueReducer " "Found entity 1: wb_aComp_valueReducer" {  } { { "wb_acomp_valuereducer.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_valuereducer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519211158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519211158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_valueReducer StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1 " "Elaborating entity \"wb_aComp_valueReducer\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\"" {  } { { "wb_acomp_envshape.bdf" "inst1" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshape.bdf" { { 344 1024 1256 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211162 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "wb_acomp_valuereducer.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_valuereducer.bdf" { { 416 656 656 456 "" "" } { 400 584 664 416 "multOut\[39..0\]" "" } { 400 656 736 416 "multOut\[39..8\]" "" } { 440 656 784 456 "mult_out\[7..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1518519211166 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_envshapesub.vhd 2 1 " "Using design file wb_acomp_envshapesub.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envshapesub-SYN " "Found design unit 1: wb_acomp_envshapesub-SYN" {  } { { "wb_acomp_envshapesub.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapesub.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519211221 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShapeSub " "Found entity 1: wb_aComp_envShapeSub" {  } { { "wb_acomp_envshapesub.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapesub.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519211221 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519211221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShapeSub StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7 " "Elaborating entity \"wb_aComp_envShapeSub\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\"" {  } { { "wb_acomp_valuereducer.bdf" "inst7" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_valuereducer.bdf" { { 408 928 1088 520 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_acomp_envshapesub.vhd" "lpm_add_sub_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapesub.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_acomp_envshapesub.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapesub.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211313 ""}  } { { "wb_acomp_envshapesub.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapesub.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519211313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ai " "Found entity 1: add_sub_6ai" {  } { { "db/add_sub_6ai.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/add_sub_6ai.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519211428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519211428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6ai StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_6ai:auto_generated " "Elaborating entity \"add_sub_6ai\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_6ai:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211435 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_envshapemult.vhd 2 1 " "Using design file wb_acomp_envshapemult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envshapemult-SYN " "Found design unit 1: wb_acomp_envshapemult-SYN" {  } { { "wb_acomp_envshapemult.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapemult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519211504 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShapeMult " "Found entity 1: wb_aComp_envShapeMult" {  } { { "wb_acomp_envshapemult.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapemult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519211504 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519211504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShapeMult StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6 " "Elaborating entity \"wb_aComp_envShapeMult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\"" {  } { { "wb_acomp_valuereducer.bdf" "inst6" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_valuereducer.bdf" { { 360 416 584 456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "wb_acomp_envshapemult.vhd" "lpm_mult_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapemult.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "wb_acomp_envshapemult.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapemult.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 40 " "Parameter \"lpm_widthp\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211568 ""}  } { { "wb_acomp_envshapemult.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapemult.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519211568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mfn " "Found entity 1: mult_mfn" {  } { { "db/mult_mfn.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mult_mfn.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519211661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519211661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_mfn StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_mfn:auto_generated " "Elaborating entity \"mult_mfn\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_mfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211670 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.vhd 2 1 " "Using design file lpm_decode0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519211729 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519211729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519211729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst " "Elaborating entity \"lpm_decode0\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\"" {  } { { "wb_acomp_valuereducer.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_valuereducer.bdf" { { 104 136 264 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "lpm_decode_component" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519211830 ""}  } { { "lpm_decode0.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519211830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ucf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ucf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ucf " "Found entity 1: decode_ucf" {  } { { "db/decode_ucf.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/decode_ucf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519211925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519211925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ucf StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_ucf:auto_generated " "Elaborating entity \"decode_ucf\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_ucf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519211936 ""}
{ "Warning" "WSGN_SEARCH_FILE" "edgedetector.bdf 1 1 " "Using design file edgedetector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgedetector.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/edgedetector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519212003 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519212003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeDetector StudentDesign:inst1\|fact:inst5\|edgeDetector:inst " "Elaborating entity \"edgeDetector\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\"" {  } { { "fact.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/fact.bdf" { { 328 456 608 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519212010 ""}
{ "Warning" "WSGN_SEARCH_FILE" "abs.bdf 1 1 " "Using design file abs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ABS " "Found entity 1: ABS" {  } { { "abs.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/abs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519212051 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519212051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs StudentDesign:inst1\|abs:inst " "Elaborating entity \"abs\" for hierarchy \"StudentDesign:inst1\|abs:inst\"" {  } { { "studentdesign.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/studentdesign.bdf" { { 64 368 520 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519212056 ""}
{ "Warning" "WSGN_SEARCH_FILE" "krets_12.bdf 1 1 " "Using design file krets_12.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Krets_12 " "Found entity 1: Krets_12" {  } { { "krets_12.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/krets_12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519212096 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518519212096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Krets_12 StudentDesign:inst1\|abs:inst\|Krets_12:inst " "Elaborating entity \"Krets_12\" for hierarchy \"StudentDesign:inst1\|abs:inst\|Krets_12:inst\"" {  } { { "abs.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/abs.bdf" { { 64 448 544 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519212098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_hexTo7segAll wb_hexTo7segAll:inst2 " "Elaborating entity \"wb_hexTo7segAll\" for hierarchy \"wb_hexTo7segAll:inst2\"" {  } { { "Lab5.bdf" "inst2" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 672 896 1048 784 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519212204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "wb_hexTo7segOne wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3 A:behavior " "Elaborating entity \"wb_hexTo7segOne\" using architecture \"A:behavior\" for hierarchy \"wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3\"" {  } { { "wb_hexTo7segAll.vhd" "U7seg3" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segAll.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519212235 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw Incoming_Data_FIFO 16 8 " "Port \"usedw\" on the entity instantiation of \"Incoming_Data_FIFO\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_up_avalon_ps2.v" "Incoming_Data_FIFO" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1518519213034 "|Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1518519213555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.02.13.11:53:39 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2018.02.13.11:53:39 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519219127 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519221930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519222121 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519224022 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519224236 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519224430 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519224616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519224625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519224636 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1518519225349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519225688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519225688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519225796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519225796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519225807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519225807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519225879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519225879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519225973 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519225973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519225973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519226052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519226052 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519227798 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1518519227798 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1518519227798 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "61 " "Ignored 61 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "61 " "Ignored 61 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1518519228510 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1518519228510 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst6\|5~0 " "Found clock multiplexer 21mux:inst6\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1518519229775 "|Lab5|21mux:inst6|5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_7rc.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1518519229775 "|Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_7rc:auto_generated|result_node[0]~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1518519229775 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "wb_processor:inst7\|wb_cpu_mem:inst1\|Mux1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wb_processor:inst7\|wb_cpu_mem:inst1\|Mux1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518519232784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518519232784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518519232784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518519232784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518519232784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518519232784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Lab5.Lab50.rtl.mif " "Parameter INIT_FILE set to Lab5.Lab50.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518519232784 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1518519232784 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1518519232784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_processor:inst7\|wb_cpu_mem:inst1\|altsyncram:Mux1_rtl_0 " "Elaborated megafunction instantiation \"wb_processor:inst7\|wb_cpu_mem:inst1\|altsyncram:Mux1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519232893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_processor:inst7\|wb_cpu_mem:inst1\|altsyncram:Mux1_rtl_0 " "Instantiated megafunction \"wb_processor:inst7\|wb_cpu_mem:inst1\|altsyncram:Mux1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519232893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 21 " "Parameter \"WIDTH_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519232893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519232893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519232893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519232893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519232893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Lab5.Lab50.rtl.mif " "Parameter \"INIT_FILE\" = \"Lab5.Lab50.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518519232893 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518519232893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_plv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_plv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_plv " "Found entity 1: altsyncram_plv" {  } { { "db/altsyncram_plv.tdf" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_plv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518519233006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519233006 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "debounce.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/debounce.vhd" 9 -1 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 2066 -1 0 } } { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoconfigonreset.vhd" 65 -1 0 } } { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoconfigonreset.vhd" 66 -1 0 } } { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoconfigonreset.vhd" 67 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 5614 -1 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd" 1791 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 5413 -1 0 } } { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 1263 -1 0 } } { "jtag_uart.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd" 1185 -1 0 } } { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrlregisterbank.vhd" 157 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 5439 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 909 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 5642 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 7145 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd" 5665 -1 0 } } { "sys_clk_timer.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/sys_clk_timer.vhd" 173 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1518519234079 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1518519234080 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 640 1120 1296 656 "LEDG\[7..0\]" "" } { 992 1120 1296 1008 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518519236855 "|Lab5|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { { 640 1120 1296 656 "LEDG\[7..0\]" "" } { 992 1120 1296 1008 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518519236855 "|Lab5|LEDG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1518519236855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519237226 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518519241201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518519243627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518519243627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4662 " "Implemented 4662 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518519244139 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518519244139 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "11 " "Implemented 11 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1518519244139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4270 " "Implemented 4270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518519244139 ""} { "Info" "ICUT_CUT_TM_RAMS" "252 " "Implemented 252 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1518519244139 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1518519244139 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1518519244139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518519244139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "877 " "Peak virtual memory: 877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518519244289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 13 11:54:04 2018 " "Processing ended: Tue Feb 13 11:54:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518519244289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518519244289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518519244289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518519244289 ""}
