{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 21 20:52:51 2006 " "Info: Processing started: Mon Aug 21 20:52:51 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Janus -c Janus " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Janus -c Janus" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Janus EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"Janus\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.008 ns register pin " "Info: Estimated most critical path is register to pin delay of 4.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_by_2 1 REG LAB_X2_Y4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y4; Fanout = 3; REG Node = 'clock_by_2'" {  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock_by_2 } "NODE_NAME" } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(2.322 ns) 4.008 ns MCLK 2 PIN PIN_8 0 " "Info: 2: + IC(1.686 ns) + CELL(2.322 ns) = 4.008 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'MCLK'" {  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.008 ns" { clock_by_2 MCLK } "NODE_NAME" } } { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 57.93 % ) " "Info: Total cell delay = 2.322 ns ( 57.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.686 ns ( 42.07 % ) " "Info: Total interconnect delay = 1.686 ns ( 42.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.008 ns" { clock_by_2 MCLK } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Warning: Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "C15 a permanently enabled " "Info: Pin C15 has a permanently enabled output enable" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 97 -1 0 } } { "g:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "g:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "C15" } } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C15 } "NODE_NAME" } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { C15 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "10 " "Warning: Following 10 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CMODE GND " "Info: Pin CMODE has GND driving its datain port" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 60 -1 0 } } { "g:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "g:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CMODE" } } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CMODE } "NODE_NAME" } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CMODE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "EXP1 GND " "Info: Pin EXP1 has GND driving its datain port" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 63 -1 0 } } { "g:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "g:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "EXP1" } } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EXP1 } "NODE_NAME" } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EXP1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "EXP2 GND " "Info: Pin EXP2 has GND driving its datain port" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 64 -1 0 } } { "g:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "g:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "EXP2" } } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EXP2 } "NODE_NAME" } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EXP2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "EXP3 GND " "Info: Pin EXP3 has GND driving its datain port" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 65 -1 0 } } { "g:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "g:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "EXP3" } } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EXP3 } "NODE_NAME" } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EXP3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "EXP4 GND " "Info: Pin EXP4 has GND driving its datain port" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 66 -1 0 } } { "g:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "g:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "EXP4" } } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EXP4 } "NODE_NAME" } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EXP4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPF VCC " "Info: Pin HPF has VCC driving its datain port" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 68 -1 0 } } { "g:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "g:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "HPF" } } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { HPF } "NODE_NAME" } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { HPF } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "nCS GND " "Info: Pin nCS has GND driving its datain port" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 72 -1 0 } } { "g:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "g:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "nCS" } } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { nCS } "NODE_NAME" } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { nCS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SMODE1 VCC " "Info: Pin SMODE1 has VCC driving its datain port" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 78 -1 0 } } { "g:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "g:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SMODE1" } } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SMODE1 } "NODE_NAME" } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SMODE1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SMODE2 VCC " "Info: Pin SMODE2 has VCC driving its datain port" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 79 -1 0 } } { "g:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "g:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SMODE2" } } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SMODE2 } "NODE_NAME" } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SMODE2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ZCAL VCC " "Info: Pin ZCAL has VCC driving its datain port" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 82 -1 0 } } { "g:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "g:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ZCAL" } } } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ZCAL } "NODE_NAME" } } { "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ZCAL } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 21 20:52:57 2006 " "Info: Processing ended: Mon Aug 21 20:52:57 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
