==27644== Cachegrind, a cache and branch-prediction profiler
==27644== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27644== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27644== Command: ./mser .
==27644== 
--27644-- warning: L3 cache found, using its data for the LL simulation.
--27644-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27644-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27644== 
==27644== Process terminating with default action of signal 15 (SIGTERM)
==27644==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27644==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27644== 
==27644== I   refs:      2,094,790,708
==27644== I1  misses:            1,206
==27644== LLi misses:            1,202
==27644== I1  miss rate:          0.00%
==27644== LLi miss rate:          0.00%
==27644== 
==27644== D   refs:        852,726,308  (576,946,610 rd   + 275,779,698 wr)
==27644== D1  misses:        1,907,301  (    707,056 rd   +   1,200,245 wr)
==27644== LLd misses:        1,250,800  (    166,037 rd   +   1,084,763 wr)
==27644== D1  miss rate:           0.2% (        0.1%     +         0.4%  )
==27644== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27644== 
==27644== LL refs:           1,908,507  (    708,262 rd   +   1,200,245 wr)
==27644== LL misses:         1,252,002  (    167,239 rd   +   1,084,763 wr)
==27644== LL miss rate:            0.0% (        0.0%     +         0.4%  )
