Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Dec 21 02:46:27 2024
| Host         : iNOMAL running 64-bit Fedora Linux 41 (KDE Plasma)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong3ds_timing_summary_routed.rpt -pb pong3ds_timing_summary_routed.pb -rpx pong3ds_timing_summary_routed.rpx -warn_on_violation
| Design       : pong3ds
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.634        0.000                      0                   88        0.152        0.000                      0                   88        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.634        0.000                      0                   88        0.152        0.000                      0                   88        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 game/ball_x_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/x_vel_ball_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.285ns (42.832%)  route 3.050ns (57.168%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.701     5.303    game/clk_IBUF_BUFG
    SLICE_X4Y115         FDSE                                         r  game/ball_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDSE (Prop_fdse_C_Q)         0.456     5.759 f  game/ball_x_reg[6]/Q
                         net (fo=21, routed)          1.645     7.404    game/ball_x_reg[9]_0[5]
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     7.528 r  game/ball_left_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.528    game/ball_left_carry__0_i_2_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.926 r  game/ball_left_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.926    game/ball_left_carry__0_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.148 f  game/ball_left_carry__1/O[0]
                         net (fo=1, routed)           0.647     8.795    game/ball_left[8]
    SLICE_X5Y111         LUT2 (Prop_lut2_I1_O)        0.299     9.094 r  game/left_hit_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.094    game/left_hit_carry__0_i_2_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.551 f  game/left_hit_carry__0/CO[1]
                         net (fo=1, routed)           0.758    10.309    game/left_hit
    SLICE_X5Y116         LUT5 (Prop_lut5_I3_O)        0.329    10.638 r  game/x_vel_ball[2]_i_1/O
                         net (fo=1, routed)           0.000    10.638    game/x_vel_ball[2]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  game/x_vel_ball_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.580    15.002    game/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  game/x_vel_ball_reg[2]/C
                         clock pessimism              0.276    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y116         FDRE (Setup_fdre_C_D)        0.029    15.272    game/x_vel_ball_reg[2]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.002ns (23.453%)  route 3.270ns (76.547%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 r  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.459     7.208    clk_dev_mdl/Q[0]
    SLICE_X8Y110         LUT2 (Prop_lut2_I1_O)        0.153     7.361 f  clk_dev_mdl/ball_x[1]_i_6/O
                         net (fo=1, routed)           0.421     7.781    display_vga/ball_x_reg[11]
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.331     8.112 r  display_vga/ball_x[1]_i_3/O
                         net (fo=23, routed)          1.390     9.503    game/E[0]
    SLICE_X4Y116         FDRE                                         r  game/ball_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.580    15.002    game/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  game/ball_x_reg[10]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    15.021    game/ball_x_reg[10]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.002ns (23.453%)  route 3.270ns (76.547%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 r  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.459     7.208    clk_dev_mdl/Q[0]
    SLICE_X8Y110         LUT2 (Prop_lut2_I1_O)        0.153     7.361 f  clk_dev_mdl/ball_x[1]_i_6/O
                         net (fo=1, routed)           0.421     7.781    display_vga/ball_x_reg[11]
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.331     8.112 r  display_vga/ball_x[1]_i_3/O
                         net (fo=23, routed)          1.390     9.503    game/E[0]
    SLICE_X4Y116         FDRE                                         r  game/ball_x_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.580    15.002    game/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  game/ball_x_reg[11]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    15.021    game/ball_x_reg[11]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.002ns (23.810%)  route 3.206ns (76.190%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 r  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.459     7.208    clk_dev_mdl/Q[0]
    SLICE_X8Y110         LUT2 (Prop_lut2_I1_O)        0.153     7.361 f  clk_dev_mdl/ball_x[1]_i_6/O
                         net (fo=1, routed)           0.421     7.781    display_vga/ball_x_reg[11]
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.331     8.112 r  display_vga/ball_x[1]_i_3/O
                         net (fo=23, routed)          1.326     9.439    game/E[0]
    SLICE_X4Y115         FDSE                                         r  game/ball_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.581    15.003    game/clk_IBUF_BUFG
    SLICE_X4Y115         FDSE                                         r  game/ball_x_reg[6]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X4Y115         FDSE (Setup_fdse_C_CE)      -0.205    15.022    game/ball_x_reg[6]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.002ns (23.810%)  route 3.206ns (76.190%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 r  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.459     7.208    clk_dev_mdl/Q[0]
    SLICE_X8Y110         LUT2 (Prop_lut2_I1_O)        0.153     7.361 f  clk_dev_mdl/ball_x[1]_i_6/O
                         net (fo=1, routed)           0.421     7.781    display_vga/ball_x_reg[11]
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.331     8.112 r  display_vga/ball_x[1]_i_3/O
                         net (fo=23, routed)          1.326     9.439    game/E[0]
    SLICE_X4Y115         FDRE                                         r  game/ball_x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.581    15.003    game/clk_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  game/ball_x_reg[7]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X4Y115         FDRE (Setup_fdre_C_CE)      -0.205    15.022    game/ball_x_reg[7]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.002ns (23.810%)  route 3.206ns (76.190%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 r  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.459     7.208    clk_dev_mdl/Q[0]
    SLICE_X8Y110         LUT2 (Prop_lut2_I1_O)        0.153     7.361 f  clk_dev_mdl/ball_x[1]_i_6/O
                         net (fo=1, routed)           0.421     7.781    display_vga/ball_x_reg[11]
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.331     8.112 r  display_vga/ball_x[1]_i_3/O
                         net (fo=23, routed)          1.326     9.439    game/E[0]
    SLICE_X4Y115         FDSE                                         r  game/ball_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.581    15.003    game/clk_IBUF_BUFG
    SLICE_X4Y115         FDSE                                         r  game/ball_x_reg[8]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X4Y115         FDSE (Setup_fdse_C_CE)      -0.205    15.022    game/ball_x_reg[8]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.002ns (23.810%)  route 3.206ns (76.190%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 r  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.459     7.208    clk_dev_mdl/Q[0]
    SLICE_X8Y110         LUT2 (Prop_lut2_I1_O)        0.153     7.361 f  clk_dev_mdl/ball_x[1]_i_6/O
                         net (fo=1, routed)           0.421     7.781    display_vga/ball_x_reg[11]
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.331     8.112 r  display_vga/ball_x[1]_i_3/O
                         net (fo=23, routed)          1.326     9.439    game/E[0]
    SLICE_X4Y115         FDRE                                         r  game/ball_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.581    15.003    game/clk_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  game/ball_x_reg[9]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X4Y115         FDRE (Setup_fdre_C_CE)      -0.205    15.022    game/ball_x_reg[9]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.828ns (23.271%)  route 2.730ns (76.729%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  display_vga/h_pixel_ctr_reg[5]/Q
                         net (fo=11, routed)          0.812     6.499    display_vga/h_pixel_ctr[5]
    SLICE_X8Y110         LUT2 (Prop_lut2_I0_O)        0.124     6.623 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=2, routed)           0.872     7.494    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I4_O)        0.124     7.618 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.485     8.103    display_vga/v_line_ctr_next[9]
    SLICE_X10Y111        LUT2 (Prop_lut2_I0_O)        0.124     8.227 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.561     8.788    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  display_vga/v_line_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.927    display_vga/clk_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
                         clock pessimism              0.277    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.524    14.645    display_vga/v_line_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.002ns (25.539%)  route 2.921ns (74.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 r  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.459     7.208    clk_dev_mdl/Q[0]
    SLICE_X8Y110         LUT2 (Prop_lut2_I1_O)        0.153     7.361 f  clk_dev_mdl/ball_x[1]_i_6/O
                         net (fo=1, routed)           0.421     7.781    display_vga/ball_x_reg[11]
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.331     8.112 r  display_vga/ball_x[1]_i_3/O
                         net (fo=23, routed)          1.041     9.154    game/E[0]
    SLICE_X4Y114         FDRE                                         r  game/ball_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.582    15.004    game/clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  game/ball_x_reg[2]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X4Y114         FDRE (Setup_fdre_C_CE)      -0.205    15.023    game/ball_x_reg[2]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.002ns (25.539%)  route 2.921ns (74.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 r  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.459     7.208    clk_dev_mdl/Q[0]
    SLICE_X8Y110         LUT2 (Prop_lut2_I1_O)        0.153     7.361 f  clk_dev_mdl/ball_x[1]_i_6/O
                         net (fo=1, routed)           0.421     7.781    display_vga/ball_x_reg[11]
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.331     8.112 r  display_vga/ball_x[1]_i_3/O
                         net (fo=23, routed)          1.041     9.154    game/E[0]
    SLICE_X4Y114         FDRE                                         r  game/ball_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.582    15.004    game/clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  game/ball_x_reg[3]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X4Y114         FDRE (Setup_fdre_C_CE)      -0.205    15.023    game/ball_x_reg[3]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk_dev_mdl/clk_dev_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dev_mdl/tim_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.568     1.487    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X11Y108        FDSE                                         r  clk_dev_mdl/clk_dev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDSE (Prop_fdse_C_Q)         0.141     1.628 r  clk_dev_mdl/clk_dev_reg[0]/Q
                         net (fo=3, routed)           0.099     1.728    clk_dev_mdl/clk_dev_reg_n_0_[0]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.045     1.773 r  clk_dev_mdl/tim_25mhz_i_1/O
                         net (fo=1, routed)           0.000     1.773    clk_dev_mdl/tim_25mhz_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  clk_dev_mdl/tim_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.839     2.004    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  clk_dev_mdl/tim_25mhz_reg/C
                         clock pessimism             -0.503     1.500    
    SLICE_X10Y108        FDRE (Hold_fdre_C_D)         0.120     1.620    clk_dev_mdl/tim_25mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.178%)  route 0.134ns (41.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.568     1.487    display_vga/clk_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  display_vga/h_pixel_ctr_reg[7]/Q
                         net (fo=12, routed)          0.134     1.762    display_vga/h_pixel_ctr[7]
    SLICE_X8Y109         LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  display_vga/h_pixel_ctr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.807    display_vga/h_pixel_ctr[8]_i_1_n_0
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.839     2.004    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X8Y109         FDSE (Hold_fdse_C_D)         0.120     1.620    display_vga/h_pixel_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.459%)  route 0.138ns (42.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.568     1.487    display_vga/clk_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  display_vga/h_pixel_ctr_reg[7]/Q
                         net (fo=12, routed)          0.138     1.766    display_vga/h_pixel_ctr[7]
    SLICE_X8Y109         LUT6 (Prop_lut6_I1_O)        0.045     1.811 r  display_vga/h_pixel_ctr[9]_i_2/O
                         net (fo=1, routed)           0.000     1.811    display_vga/h_pixel_ctr[9]_i_2_n_0
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.839     2.004    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X8Y109         FDSE (Hold_fdse_C_D)         0.121     1.621    display_vga/h_pixel_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 display_vga/v_line_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.225%)  route 0.145ns (43.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.567     1.486    display_vga/clk_IBUF_BUFG
    SLICE_X11Y111        FDRE                                         r  display_vga/v_line_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  display_vga/v_line_ctr_reg[0]/Q
                         net (fo=12, routed)          0.145     1.772    display_vga/v_line_ctr[0]
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  display_vga/v_line_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    display_vga/v_line_ctr[2]_i_1_n_0
    SLICE_X10Y111        FDSE                                         r  display_vga/v_line_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.838     2.003    display_vga/clk_IBUF_BUFG
    SLICE_X10Y111        FDSE                                         r  display_vga/v_line_ctr_reg[2]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X10Y111        FDSE (Hold_fdse_C_D)         0.120     1.619    display_vga/v_line_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 display_vga/v_line_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.554%)  route 0.149ns (44.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.567     1.486    display_vga/clk_IBUF_BUFG
    SLICE_X11Y111        FDRE                                         r  display_vga/v_line_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  display_vga/v_line_ctr_reg[0]/Q
                         net (fo=12, routed)          0.149     1.776    display_vga/v_line_ctr[0]
    SLICE_X10Y111        LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  display_vga/v_line_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.821    display_vga/v_line_ctr[3]_i_1_n_0
    SLICE_X10Y111        FDSE                                         r  display_vga/v_line_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.838     2.003    display_vga/clk_IBUF_BUFG
    SLICE_X10Y111        FDSE                                         r  display_vga/v_line_ctr_reg[3]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X10Y111        FDSE (Hold_fdse_C_D)         0.121     1.620    display_vga/v_line_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.934%)  route 0.140ns (40.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.568     1.487    display_vga/clk_IBUF_BUFG
    SLICE_X8Y108         FDSE                                         r  display_vga/h_pixel_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDSE (Prop_fdse_C_Q)         0.164     1.651 r  display_vga/h_pixel_ctr_reg[2]/Q
                         net (fo=12, routed)          0.140     1.791    display_vga/Q[0]
    SLICE_X8Y109         LUT6 (Prop_lut6_I1_O)        0.045     1.836 r  display_vga/h_pixel_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.836    display_vga/h_pixel_ctr[4]_i_1_n_0
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.839     2.004    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X8Y109         FDSE (Hold_fdse_C_D)         0.121     1.624    display_vga/h_pixel_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 display_vga/v_line_ctr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.567     1.486    display_vga/clk_IBUF_BUFG
    SLICE_X10Y111        FDSE                                         r  display_vga/v_line_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDSE (Prop_fdse_C_Q)         0.164     1.650 r  display_vga/v_line_ctr_reg[2]/Q
                         net (fo=12, routed)          0.130     1.780    display_vga/v_line_ctr_reg[8]_0[0]
    SLICE_X11Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  display_vga/v_line_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.825    display_vga/p_1_in[5]
    SLICE_X11Y111        FDRE                                         r  display_vga/v_line_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.838     2.003    display_vga/clk_IBUF_BUFG
    SLICE_X11Y111        FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X11Y111        FDRE (Hold_fdre_C_D)         0.092     1.591    display_vga/v_line_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.456%)  route 0.164ns (43.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.568     1.487    display_vga/clk_IBUF_BUFG
    SLICE_X8Y108         FDSE                                         r  display_vga/h_pixel_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDSE (Prop_fdse_C_Q)         0.164     1.651 r  display_vga/h_pixel_ctr_reg[2]/Q
                         net (fo=12, routed)          0.164     1.815    display_vga/Q[0]
    SLICE_X8Y108         LUT5 (Prop_lut5_I3_O)        0.048     1.863 r  display_vga/h_pixel_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.863    display_vga/h_pixel_ctr[3]_i_1_n_0
    SLICE_X8Y108         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.839     2.004    display_vga/clk_IBUF_BUFG
    SLICE_X8Y108         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X8Y108         FDSE (Hold_fdse_C_D)         0.131     1.618    display_vga/h_pixel_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 display_vga/v_line_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.608%)  route 0.200ns (51.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.567     1.486    display_vga/clk_IBUF_BUFG
    SLICE_X11Y111        FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  display_vga/v_line_ctr_reg[5]/Q
                         net (fo=11, routed)          0.200     1.827    display_vga/v_line_ctr[5]
    SLICE_X9Y112         LUT5 (Prop_lut5_I1_O)        0.048     1.875 r  display_vga/v_line_ctr[8]_i_3/O
                         net (fo=1, routed)           0.000     1.875    display_vga/p_1_in[8]
    SLICE_X9Y112         FDRE                                         r  display_vga/v_line_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.836     2.001    display_vga/clk_IBUF_BUFG
    SLICE_X9Y112         FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X9Y112         FDRE (Hold_fdre_C_D)         0.107     1.628    display_vga/v_line_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 game/ball_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.565     1.484    game/clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  game/ball_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  game/ball_y_reg[6]/Q
                         net (fo=10, routed)          0.091     1.717    game/Q[5]
    SLICE_X9Y115         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.841 r  game/ball_y0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.841    game/p_0_in[7]
    SLICE_X9Y115         FDRE                                         r  game/ball_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.834     1.999    game/clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  game/ball_y_reg[7]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X9Y115         FDRE (Hold_fdre_C_D)         0.105     1.589    game/ball_y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X11Y108   clk_dev_mdl/clk_dev_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X11Y108   clk_dev_mdl/clk_dev_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y108   clk_dev_mdl/tim_25mhz_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y108    display_vga/h_pixel_ctr_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y108    display_vga/h_pixel_ctr_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y108    display_vga/h_pixel_ctr_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y108    display_vga/h_pixel_ctr_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y109    display_vga/h_pixel_ctr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y109    display_vga/h_pixel_ctr_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y108   clk_dev_mdl/clk_dev_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y108   clk_dev_mdl/clk_dev_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y108   clk_dev_mdl/clk_dev_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y108   clk_dev_mdl/clk_dev_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   clk_dev_mdl/tim_25mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   clk_dev_mdl/tim_25mhz_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    display_vga/h_pixel_ctr_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    display_vga/h_pixel_ctr_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    display_vga/h_pixel_ctr_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    display_vga/h_pixel_ctr_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y108   clk_dev_mdl/clk_dev_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y108   clk_dev_mdl/clk_dev_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y108   clk_dev_mdl/clk_dev_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y108   clk_dev_mdl/clk_dev_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   clk_dev_mdl/tim_25mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   clk_dev_mdl/tim_25mhz_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    display_vga/h_pixel_ctr_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    display_vga/h_pixel_ctr_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    display_vga/h_pixel_ctr_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    display_vga/h_pixel_ctr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.081ns  (logic 5.408ns (35.861%)  route 9.673ns (64.139%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.627     7.375    display_vga/Q[2]
    SLICE_X9Y111         LUT5 (Prop_lut5_I2_O)        0.124     7.499 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=42, routed)          1.503     9.002    display_vga/vga_active__5
    SLICE_X7Y109         LUT6 (Prop_lut6_I5_O)        0.124     9.126 r  display_vga/i__carry_i_2/O
                         net (fo=1, routed)           0.190     9.316    blitter/red_ch_in3_inferred__1/i__carry__0_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.720 r  blitter/red_ch_in3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.720    blitter/red_ch_in3_inferred__1/i__carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.837    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.954    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.191    11.263    game/blue_ch[0]_0[0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I3_O)        0.150    11.413 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.161    16.574    red_ch_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.737    20.311 r  red_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.311    red_ch[2]
    C5                                                                r  red_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.863ns  (logic 5.192ns (34.933%)  route 9.671ns (65.067%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.627     7.375    display_vga/Q[2]
    SLICE_X9Y111         LUT5 (Prop_lut5_I2_O)        0.124     7.499 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=42, routed)          1.503     9.002    display_vga/vga_active__5
    SLICE_X7Y109         LUT6 (Prop_lut6_I5_O)        0.124     9.126 r  display_vga/i__carry_i_2/O
                         net (fo=1, routed)           0.190     9.316    blitter/red_ch_in3_inferred__1/i__carry__0_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.720 r  blitter/red_ch_in3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.720    blitter/red_ch_in3_inferred__1/i__carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.837    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.954    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 f  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.191    11.263    game/blue_ch[0]_0[0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I2_O)        0.124    11.387 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.159    16.546    blue_ch_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    20.093 r  blue_ch_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.093    blue_ch[0]
    B7                                                                r  blue_ch[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.584ns  (logic 5.197ns (35.632%)  route 9.387ns (64.368%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.627     7.375    display_vga/Q[2]
    SLICE_X9Y111         LUT5 (Prop_lut5_I2_O)        0.124     7.499 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=42, routed)          1.503     9.002    display_vga/vga_active__5
    SLICE_X7Y109         LUT6 (Prop_lut6_I5_O)        0.124     9.126 r  display_vga/i__carry_i_2/O
                         net (fo=1, routed)           0.190     9.316    blitter/red_ch_in3_inferred__1/i__carry__0_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.720 r  blitter/red_ch_in3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.720    blitter/red_ch_in3_inferred__1/i__carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.837    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.954    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 f  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.191    11.263    game/blue_ch[0]_0[0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I2_O)        0.124    11.387 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.876    16.263    blue_ch_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    19.814 r  blue_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.814    blue_ch[3]
    D8                                                                r  blue_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.473ns  (logic 5.421ns (37.457%)  route 9.052ns (62.543%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.627     7.375    display_vga/Q[2]
    SLICE_X9Y111         LUT5 (Prop_lut5_I2_O)        0.124     7.499 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=42, routed)          1.503     9.002    display_vga/vga_active__5
    SLICE_X7Y109         LUT6 (Prop_lut6_I5_O)        0.124     9.126 r  display_vga/i__carry_i_2/O
                         net (fo=1, routed)           0.190     9.316    blitter/red_ch_in3_inferred__1/i__carry__0_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.720 r  blitter/red_ch_in3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.720    blitter/red_ch_in3_inferred__1/i__carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.837    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.954    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.191    11.263    game/blue_ch[0]_0[0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I3_O)        0.150    11.413 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.541    15.953    red_ch_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.750    19.704 r  red_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.704    red_ch[1]
    B4                                                                r  red_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.433ns  (logic 5.196ns (36.003%)  route 9.236ns (63.997%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.627     7.375    display_vga/Q[2]
    SLICE_X9Y111         LUT5 (Prop_lut5_I2_O)        0.124     7.499 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=42, routed)          1.503     9.002    display_vga/vga_active__5
    SLICE_X7Y109         LUT6 (Prop_lut6_I5_O)        0.124     9.126 r  display_vga/i__carry_i_2/O
                         net (fo=1, routed)           0.190     9.316    blitter/red_ch_in3_inferred__1/i__carry__0_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.720 r  blitter/red_ch_in3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.720    blitter/red_ch_in3_inferred__1/i__carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.837    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.954    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 f  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.191    11.263    game/blue_ch[0]_0[0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I2_O)        0.124    11.387 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.725    16.112    blue_ch_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    19.663 r  blue_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.663    blue_ch[1]
    C7                                                                r  blue_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.326ns  (logic 5.425ns (37.866%)  route 8.901ns (62.134%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.627     7.375    display_vga/Q[2]
    SLICE_X9Y111         LUT5 (Prop_lut5_I2_O)        0.124     7.499 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=42, routed)          1.503     9.002    display_vga/vga_active__5
    SLICE_X7Y109         LUT6 (Prop_lut6_I5_O)        0.124     9.126 r  display_vga/i__carry_i_2/O
                         net (fo=1, routed)           0.190     9.316    blitter/red_ch_in3_inferred__1/i__carry__0_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.720 r  blitter/red_ch_in3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.720    blitter/red_ch_in3_inferred__1/i__carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.837    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.954    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.191    11.263    game/blue_ch[0]_0[0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I3_O)        0.150    11.413 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.390    15.802    red_ch_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.754    19.556 r  red_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.556    red_ch[3]
    A4                                                                r  red_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.177ns  (logic 5.427ns (38.279%)  route 8.750ns (61.721%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.627     7.375    display_vga/Q[2]
    SLICE_X9Y111         LUT5 (Prop_lut5_I2_O)        0.124     7.499 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=42, routed)          1.503     9.002    display_vga/vga_active__5
    SLICE_X7Y109         LUT6 (Prop_lut6_I5_O)        0.124     9.126 r  display_vga/i__carry_i_2/O
                         net (fo=1, routed)           0.190     9.316    blitter/red_ch_in3_inferred__1/i__carry__0_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.720 r  blitter/red_ch_in3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.720    blitter/red_ch_in3_inferred__1/i__carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.837    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.954    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.191    11.263    game/blue_ch[0]_0[0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I3_O)        0.150    11.413 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.239    15.651    red_ch_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.756    19.407 r  red_ch_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.407    red_ch[0]
    A3                                                                r  red_ch[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.111ns  (logic 5.168ns (36.626%)  route 8.943ns (63.374%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.627     7.375    display_vga/Q[2]
    SLICE_X9Y111         LUT5 (Prop_lut5_I2_O)        0.124     7.499 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=42, routed)          1.503     9.002    display_vga/vga_active__5
    SLICE_X7Y109         LUT6 (Prop_lut6_I5_O)        0.124     9.126 r  display_vga/i__carry_i_2/O
                         net (fo=1, routed)           0.190     9.316    blitter/red_ch_in3_inferred__1/i__carry__0_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.720 r  blitter/red_ch_in3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.720    blitter/red_ch_in3_inferred__1/i__carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.837    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.954    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 f  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.191    11.263    game/blue_ch[0]_0[0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I2_O)        0.124    11.387 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.432    15.818    blue_ch_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    19.342 r  blue_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.342    blue_ch[2]
    D7                                                                r  blue_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.700ns  (logic 4.817ns (49.652%)  route 4.884ns (50.348%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.628     5.230    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDSE (Prop_fdse_C_Q)         0.518     5.748 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.234     6.983    display_vga/Q[2]
    SLICE_X9Y110         LUT3 (Prop_lut3_I1_O)        0.150     7.133 r  display_vga/h_sync_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.799     7.932    display_vga/h_sync_OBUF_inst_i_3_n_0
    SLICE_X8Y110         LUT5 (Prop_lut5_I4_O)        0.360     8.292 r  display_vga/h_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.851    11.142    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.789    14.931 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000    14.931    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.838ns  (logic 4.331ns (49.007%)  route 4.507ns (50.993%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.627     5.229    display_vga/clk_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.518     5.747 f  display_vga/v_line_ctr_reg[6]/Q
                         net (fo=10, routed)          0.836     6.583    display_vga/v_line_ctr[6]
    SLICE_X10Y111        LUT5 (Prop_lut5_I1_O)        0.124     6.707 r  display_vga/v_sync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.819     7.526    display_vga/v_sync_OBUF_inst_i_2_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I4_O)        0.124     7.650 r  display_vga/v_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.852    10.502    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    14.067 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000    14.067    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.527ns (60.587%)  route 0.993ns (39.413%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.567     1.486    display_vga/clk_IBUF_BUFG
    SLICE_X9Y110         FDRE                                         r  display_vga/h_pixel_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  display_vga/h_pixel_ctr_reg[6]/Q
                         net (fo=11, routed)          0.139     1.766    display_vga/h_pixel_ctr[6]
    SLICE_X8Y110         LUT5 (Prop_lut5_I2_O)        0.048     1.814 r  display_vga/h_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.855     2.669    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.338     4.007 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     4.007    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.452ns (54.763%)  route 1.199ns (45.237%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.567     1.486    display_vga/clk_IBUF_BUFG
    SLICE_X11Y111        FDRE                                         r  display_vga/v_line_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141     1.627 f  display_vga/v_line_ctr_reg[0]/Q
                         net (fo=12, routed)          0.284     1.912    display_vga/v_line_ctr[0]
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.045     1.957 r  display_vga/v_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.915     2.872    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.137 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     4.137    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.767ns  (logic 1.655ns (43.951%)  route 2.111ns (56.049%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.565     1.484    game/clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  game/ball_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  game/ball_y_reg[9]/Q
                         net (fo=22, routed)          0.218     1.843    game/ball_y_reg[9]
    SLICE_X10Y115        LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  game/red_ch_in2_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.888    blitter/red_ch_OBUF[3]_inst_i_1_1[3]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.997 r  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.326     2.324    game/blue_ch[0][0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I1_O)        0.044     2.368 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.567     3.935    red_ch_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.316     5.251 r  red_ch_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.251    red_ch[0]
    A3                                                                r  red_ch[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.773ns  (logic 1.564ns (41.458%)  route 2.209ns (58.542%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.565     1.484    game/clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  game/ball_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  game/ball_y_reg[9]/Q
                         net (fo=22, routed)          0.218     1.843    game/ball_y_reg[9]
    SLICE_X10Y115        LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  game/red_ch_in2_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.888    blitter/red_ch_OBUF[3]_inst_i_1_1[3]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.997 f  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.326     2.324    game/blue_ch[0][0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I0_O)        0.045     2.369 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.665     4.034    blue_ch_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     5.258 r  blue_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.258    blue_ch[2]
    D7                                                                r  blue_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.829ns  (logic 1.653ns (43.173%)  route 2.176ns (56.827%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.565     1.484    game/clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  game/ball_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  game/ball_y_reg[9]/Q
                         net (fo=22, routed)          0.218     1.843    game/ball_y_reg[9]
    SLICE_X10Y115        LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  game/red_ch_in2_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.888    blitter/red_ch_OBUF[3]_inst_i_1_1[3]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.997 r  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.326     2.324    game/blue_ch[0][0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I1_O)        0.044     2.368 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.632     3.999    red_ch_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.314     5.314 r  red_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.314    red_ch[3]
    A4                                                                r  red_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.891ns  (logic 1.650ns (42.405%)  route 2.241ns (57.595%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.565     1.484    game/clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  game/ball_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  game/ball_y_reg[9]/Q
                         net (fo=22, routed)          0.218     1.843    game/ball_y_reg[9]
    SLICE_X10Y115        LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  game/red_ch_in2_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.888    blitter/red_ch_OBUF[3]_inst_i_1_1[3]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.997 r  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.326     2.324    game/blue_ch[0][0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I1_O)        0.044     2.368 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.697     4.064    red_ch_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.311     5.375 r  red_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.375    red_ch[1]
    B4                                                                r  red_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.930ns  (logic 1.592ns (40.503%)  route 2.338ns (59.497%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.565     1.484    game/clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  game/ball_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  game/ball_y_reg[9]/Q
                         net (fo=22, routed)          0.218     1.843    game/ball_y_reg[9]
    SLICE_X10Y115        LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  game/red_ch_in2_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.888    blitter/red_ch_OBUF[3]_inst_i_1_1[3]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.997 f  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.326     2.324    game/blue_ch[0][0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I0_O)        0.045     2.369 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.794     4.163    blue_ch_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.252     5.415 r  blue_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.415    blue_ch[1]
    C7                                                                r  blue_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.996ns  (logic 1.592ns (39.848%)  route 2.403ns (60.152%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.565     1.484    game/clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  game/ball_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  game/ball_y_reg[9]/Q
                         net (fo=22, routed)          0.218     1.843    game/ball_y_reg[9]
    SLICE_X10Y115        LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  game/red_ch_in2_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.888    blitter/red_ch_OBUF[3]_inst_i_1_1[3]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.997 f  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.326     2.324    game/blue_ch[0][0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I0_O)        0.045     2.369 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.859     4.228    blue_ch_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     5.480 r  blue_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.480    blue_ch[3]
    D8                                                                r  blue_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.110ns  (logic 1.588ns (38.626%)  route 2.523ns (61.374%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.565     1.484    game/clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  game/ball_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  game/ball_y_reg[9]/Q
                         net (fo=22, routed)          0.218     1.843    game/ball_y_reg[9]
    SLICE_X10Y115        LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  game/red_ch_in2_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.888    blitter/red_ch_OBUF[3]_inst_i_1_1[3]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.997 f  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.326     2.324    game/blue_ch[0][0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I0_O)        0.045     2.369 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.978     4.347    blue_ch_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     5.595 r  blue_ch_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.595    blue_ch[0]
    B7                                                                r  blue_ch[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.140ns  (logic 1.637ns (39.543%)  route 2.503ns (60.457%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.565     1.484    game/clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  game/ball_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  game/ball_y_reg[9]/Q
                         net (fo=22, routed)          0.218     1.843    game/ball_y_reg[9]
    SLICE_X10Y115        LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  game/red_ch_in2_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.888    blitter/red_ch_OBUF[3]_inst_i_1_1[3]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.997 r  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.326     2.324    game/blue_ch[0][0]
    SLICE_X11Y115        LUT5 (Prop_lut5_I1_O)        0.044     2.368 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.958     4.326    red_ch_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         1.298     5.624 r  red_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.624    red_ch[2]
    C5                                                                r  red_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/x_vel_ball_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.780ns  (logic 1.602ns (33.507%)  route 3.178ns (66.493%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=40, routed)          3.178     4.656    game/rst_IBUF
    SLICE_X5Y116         LUT5 (Prop_lut5_I0_O)        0.124     4.780 r  game/x_vel_ball[2]_i_1/O
                         net (fo=1, routed)           0.000     4.780    game/x_vel_ball[2]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  game/x_vel_ball_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.580     5.002    game/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  game/x_vel_ball_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.579ns  (logic 1.478ns (32.271%)  route 3.101ns (67.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          3.101     4.579    game/rst_IBUF
    SLICE_X4Y116         FDRE                                         r  game/ball_x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.580     5.002    game/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  game/ball_x_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_x_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.579ns  (logic 1.478ns (32.271%)  route 3.101ns (67.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          3.101     4.579    game/rst_IBUF
    SLICE_X4Y116         FDRE                                         r  game/ball_x_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.580     5.002    game/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  game/ball_x_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/y_vel_ball_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.578ns  (logic 1.602ns (34.985%)  route 2.976ns (65.015%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=40, routed)          2.976     4.454    game/rst_IBUF
    SLICE_X8Y115         LUT6 (Prop_lut6_I0_O)        0.124     4.578 r  game/y_vel_ball[8]_i_1/O
                         net (fo=1, routed)           0.000     4.578    game/y_vel_ball[8]_i_1_n_0
    SLICE_X8Y115         FDRE                                         r  game/y_vel_ball_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502     4.924    game/clk_IBUF_BUFG
    SLICE_X8Y115         FDRE                                         r  game/y_vel_ball_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.452ns  (logic 1.602ns (35.972%)  route 2.851ns (64.028%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          2.273     3.751    display_vga/rst_IBUF
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.124     3.875 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.578     4.452    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X9Y112         FDRE                                         r  display_vga/v_line_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504     4.926    display_vga/clk_IBUF_BUFG
    SLICE_X9Y112         FDRE                                         r  display_vga/v_line_ctr_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.452ns  (logic 1.602ns (35.972%)  route 2.851ns (64.028%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          2.273     3.751    display_vga/rst_IBUF
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.124     3.875 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.578     4.452    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X9Y112         FDRE                                         r  display_vga/v_line_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504     4.926    display_vga/clk_IBUF_BUFG
    SLICE_X9Y112         FDRE                                         r  display_vga/v_line_ctr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.452ns  (logic 1.602ns (35.972%)  route 2.851ns (64.028%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          2.273     3.751    display_vga/rst_IBUF
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.124     3.875 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.578     4.452    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X9Y112         FDRE                                         r  display_vga/v_line_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504     4.926    display_vga/clk_IBUF_BUFG
    SLICE_X9Y112         FDRE                                         r  display_vga/v_line_ctr_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 1.602ns (36.107%)  route 2.834ns (63.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          2.273     3.751    display_vga/rst_IBUF
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.124     3.875 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.561     4.436    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  display_vga/v_line_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505     4.927    display_vga/clk_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.428ns  (logic 1.602ns (36.168%)  route 2.827ns (63.832%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          2.273     3.751    display_vga/rst_IBUF
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.124     3.875 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.553     4.428    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X11Y111        FDRE                                         r  display_vga/v_line_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508     4.930    display_vga/clk_IBUF_BUFG
    SLICE_X11Y111        FDRE                                         r  display_vga/v_line_ctr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.428ns  (logic 1.602ns (36.168%)  route 2.827ns (63.832%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          2.273     3.751    display_vga/rst_IBUF
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.124     3.875 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.553     4.428    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X11Y111        FDRE                                         r  display_vga/v_line_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508     4.930    display_vga/clk_IBUF_BUFG
    SLICE_X11Y111        FDRE                                         r  display_vga/v_line_ctr_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.290ns (31.628%)  route 0.628ns (68.372%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=40, routed)          0.628     0.873    display_vga/rst_IBUF
    SLICE_X9Y110         LUT6 (Prop_lut6_I4_O)        0.045     0.918 r  display_vga/h_pixel_ctr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.918    display_vga/h_pixel_ctr[6]_i_1_n_0
    SLICE_X9Y110         FDRE                                         r  display_vga/h_pixel_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.838     2.003    display_vga/clk_IBUF_BUFG
    SLICE_X9Y110         FDRE                                         r  display_vga/h_pixel_ctr_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.245ns (26.331%)  route 0.687ns (73.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.687     0.932    display_vga/rst_IBUF
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.839     2.004    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.245ns (26.331%)  route 0.687ns (73.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.687     0.932    display_vga/rst_IBUF
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.839     2.004    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.245ns (26.331%)  route 0.687ns (73.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.687     0.932    display_vga/rst_IBUF
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.839     2.004    display_vga/clk_IBUF_BUFG
    SLICE_X8Y109         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.290ns (29.901%)  route 0.681ns (70.099%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=40, routed)          0.681     0.926    display_vga/rst_IBUF
    SLICE_X9Y109         LUT6 (Prop_lut6_I4_O)        0.045     0.971 r  display_vga/h_pixel_ctr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.971    display_vga/h_pixel_ctr[7]_i_1_n_0
    SLICE_X9Y109         FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.839     2.004    display_vga/clk_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.290ns (29.256%)  route 0.702ns (70.744%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=40, routed)          0.702     0.948    display_vga/rst_IBUF
    SLICE_X9Y109         LUT5 (Prop_lut5_I3_O)        0.045     0.993 r  display_vga/h_pixel_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.993    display_vga/h_pixel_ctr[5]_i_1_n_0
    SLICE_X9Y109         FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.839     2.004    display_vga/clk_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.245ns (24.670%)  route 0.749ns (75.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.749     0.995    display_vga/rst_IBUF
    SLICE_X8Y108         FDSE                                         r  display_vga/h_pixel_ctr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.839     2.004    display_vga/clk_IBUF_BUFG
    SLICE_X8Y108         FDSE                                         r  display_vga/h_pixel_ctr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.245ns (24.670%)  route 0.749ns (75.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.749     0.995    display_vga/rst_IBUF
    SLICE_X8Y108         FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.839     2.004    display_vga/clk_IBUF_BUFG
    SLICE_X8Y108         FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.245ns (24.670%)  route 0.749ns (75.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.749     0.995    display_vga/rst_IBUF
    SLICE_X8Y108         FDSE                                         r  display_vga/h_pixel_ctr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.839     2.004    display_vga/clk_IBUF_BUFG
    SLICE_X8Y108         FDSE                                         r  display_vga/h_pixel_ctr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.245ns (24.670%)  route 0.749ns (75.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.749     0.995    display_vga/rst_IBUF
    SLICE_X8Y108         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.839     2.004    display_vga/clk_IBUF_BUFG
    SLICE_X8Y108         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/C





