{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551084717082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551084717087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 00:51:56 2019 " "Processing started: Mon Feb 25 00:51:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551084717087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551084717087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551084717087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551084717577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551084717578 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab2.vhd " "Can't analyze file -- file Lab2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1551084725773 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab3.vhd 8 4 " "Using design file lab3.vhd, which is not specified as a design file for the current project, but contains definitions for 8 design units and 4 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3-test " "Found design unit 1: lab3-test" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551084726150 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 binto7seg-behavior " "Found design unit 2: binto7seg-behavior" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551084726150 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 get7bitsbcd-behavior " "Found design unit 3: get7bitsbcd-behavior" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 246 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551084726150 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 clock-behavior " "Found design unit 4: clock-behavior" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 280 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551084726150 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551084726150 ""} { "Info" "ISGN_ENTITY_NAME" "2 binto7seg " "Found entity 2: binto7seg" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551084726150 ""} { "Info" "ISGN_ENTITY_NAME" "3 get7bitsbcd " "Found entity 3: get7bitsbcd" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551084726150 ""} { "Info" "ISGN_ENTITY_NAME" "4 clock " "Found entity 4: clock" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551084726150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1551084726150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551084726155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zap lab3.vhd(21) " "Verilog HDL or VHDL warning at lab3.vhd(21): object \"zap\" assigned a value but never read" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551084726159 "|Lab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:u1 " "Elaborating entity \"clock\" for hierarchy \"clock:u1\"" {  } { { "lab3.vhd" "u1" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551084726171 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempS lab3.vhd(525) " "VHDL Process Statement warning at lab3.vhd(525): signal \"tempS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551084726180 "|Lab3|clock:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempM lab3.vhd(528) " "VHDL Process Statement warning at lab3.vhd(528): signal \"tempM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551084726180 "|Lab3|clock:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempH lab3.vhd(531) " "VHDL Process Statement warning at lab3.vhd(531): signal \"tempH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551084726181 "|Lab3|clock:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BinIn lab3.vhd(536) " "VHDL Process Statement warning at lab3.vhd(536): signal \"BinIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551084726181 "|Lab3|clock:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp lab3.vhd(537) " "VHDL Process Statement warning at lab3.vhd(537): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 537 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551084726181 "|Lab3|clock:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp lab3.vhd(538) " "VHDL Process Statement warning at lab3.vhd(538): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551084726181 "|Lab3|clock:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BinIn lab3.vhd(543) " "VHDL Process Statement warning at lab3.vhd(543): signal \"BinIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551084726181 "|Lab3|clock:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp lab3.vhd(544) " "VHDL Process Statement warning at lab3.vhd(544): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551084726182 "|Lab3|clock:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp lab3.vhd(545) " "VHDL Process Statement warning at lab3.vhd(545): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 545 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551084726182 "|Lab3|clock:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BinIn lab3.vhd(550) " "VHDL Process Statement warning at lab3.vhd(550): signal \"BinIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551084726182 "|Lab3|clock:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp lab3.vhd(551) " "VHDL Process Statement warning at lab3.vhd(551): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551084726182 "|Lab3|clock:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp lab3.vhd(552) " "VHDL Process Statement warning at lab3.vhd(552): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551084726182 "|Lab3|clock:u1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp lab3.vhd(520) " "VHDL Process Statement warning at lab3.vhd(520): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 520 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551084726183 "|Lab3|clock:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] lab3.vhd(520) " "Inferred latch for \"temp\[0\]\" at lab3.vhd(520)" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551084726186 "|Lab3|clock:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] lab3.vhd(520) " "Inferred latch for \"temp\[1\]\" at lab3.vhd(520)" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551084726186 "|Lab3|clock:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] lab3.vhd(520) " "Inferred latch for \"temp\[2\]\" at lab3.vhd(520)" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551084726186 "|Lab3|clock:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] lab3.vhd(520) " "Inferred latch for \"temp\[3\]\" at lab3.vhd(520)" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551084726187 "|Lab3|clock:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] lab3.vhd(520) " "Inferred latch for \"temp\[4\]\" at lab3.vhd(520)" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551084726187 "|Lab3|clock:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] lab3.vhd(520) " "Inferred latch for \"temp\[5\]\" at lab3.vhd(520)" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551084726187 "|Lab3|clock:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] lab3.vhd(520) " "Inferred latch for \"temp\[6\]\" at lab3.vhd(520)" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551084726187 "|Lab3|clock:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] lab3.vhd(520) " "Inferred latch for \"temp\[7\]\" at lab3.vhd(520)" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551084726187 "|Lab3|clock:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binto7seg binto7seg:u2 " "Elaborating entity \"binto7seg\" for hierarchy \"binto7seg:u2\"" {  } { { "lab3.vhd" "u2" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551084726234 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempS\[7\] clock:u1\|tempS\[7\]~_emulated clock:u1\|tempS\[7\]~1 " "Register \"clock:u1\|tempS\[7\]\" is converted into an equivalent circuit using register \"clock:u1\|tempS\[7\]~_emulated\" and latch \"clock:u1\|tempS\[7\]~1\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempS[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempS\[0\] clock:u1\|tempS\[0\]~_emulated clock:u1\|tempS\[0\]~5 " "Register \"clock:u1\|tempS\[0\]\" is converted into an equivalent circuit using register \"clock:u1\|tempS\[0\]~_emulated\" and latch \"clock:u1\|tempS\[0\]~5\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempS[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempS\[2\] clock:u1\|tempS\[2\]~_emulated clock:u1\|tempS\[2\]~9 " "Register \"clock:u1\|tempS\[2\]\" is converted into an equivalent circuit using register \"clock:u1\|tempS\[2\]~_emulated\" and latch \"clock:u1\|tempS\[2\]~9\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempS[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempS\[1\] clock:u1\|tempS\[1\]~_emulated clock:u1\|tempS\[1\]~13 " "Register \"clock:u1\|tempS\[1\]\" is converted into an equivalent circuit using register \"clock:u1\|tempS\[1\]~_emulated\" and latch \"clock:u1\|tempS\[1\]~13\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempS[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempS\[4\] clock:u1\|tempS\[4\]~_emulated clock:u1\|tempS\[4\]~17 " "Register \"clock:u1\|tempS\[4\]\" is converted into an equivalent circuit using register \"clock:u1\|tempS\[4\]~_emulated\" and latch \"clock:u1\|tempS\[4\]~17\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempS[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempS\[3\] clock:u1\|tempS\[3\]~_emulated clock:u1\|tempS\[3\]~21 " "Register \"clock:u1\|tempS\[3\]\" is converted into an equivalent circuit using register \"clock:u1\|tempS\[3\]~_emulated\" and latch \"clock:u1\|tempS\[3\]~21\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempS[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempS\[5\] clock:u1\|tempS\[5\]~_emulated clock:u1\|tempS\[5\]~25 " "Register \"clock:u1\|tempS\[5\]\" is converted into an equivalent circuit using register \"clock:u1\|tempS\[5\]~_emulated\" and latch \"clock:u1\|tempS\[5\]~25\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempS[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempS\[6\] clock:u1\|tempS\[6\]~_emulated clock:u1\|tempS\[6\]~29 " "Register \"clock:u1\|tempS\[6\]\" is converted into an equivalent circuit using register \"clock:u1\|tempS\[6\]~_emulated\" and latch \"clock:u1\|tempS\[6\]~29\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempS[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempM\[7\] clock:u1\|tempM\[7\]~_emulated clock:u1\|tempM\[7\]~1 " "Register \"clock:u1\|tempM\[7\]\" is converted into an equivalent circuit using register \"clock:u1\|tempM\[7\]~_emulated\" and latch \"clock:u1\|tempM\[7\]~1\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempM[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempM\[0\] clock:u1\|tempM\[0\]~_emulated clock:u1\|tempM\[0\]~5 " "Register \"clock:u1\|tempM\[0\]\" is converted into an equivalent circuit using register \"clock:u1\|tempM\[0\]~_emulated\" and latch \"clock:u1\|tempM\[0\]~5\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempM[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempM\[2\] clock:u1\|tempM\[2\]~_emulated clock:u1\|tempM\[2\]~9 " "Register \"clock:u1\|tempM\[2\]\" is converted into an equivalent circuit using register \"clock:u1\|tempM\[2\]~_emulated\" and latch \"clock:u1\|tempM\[2\]~9\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempM[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempM\[1\] clock:u1\|tempM\[1\]~_emulated clock:u1\|tempM\[1\]~13 " "Register \"clock:u1\|tempM\[1\]\" is converted into an equivalent circuit using register \"clock:u1\|tempM\[1\]~_emulated\" and latch \"clock:u1\|tempM\[1\]~13\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempM[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempM\[4\] clock:u1\|tempM\[4\]~_emulated clock:u1\|tempM\[4\]~17 " "Register \"clock:u1\|tempM\[4\]\" is converted into an equivalent circuit using register \"clock:u1\|tempM\[4\]~_emulated\" and latch \"clock:u1\|tempM\[4\]~17\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempM[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempM\[3\] clock:u1\|tempM\[3\]~_emulated clock:u1\|tempM\[3\]~21 " "Register \"clock:u1\|tempM\[3\]\" is converted into an equivalent circuit using register \"clock:u1\|tempM\[3\]~_emulated\" and latch \"clock:u1\|tempM\[3\]~21\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempM[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempM\[5\] clock:u1\|tempM\[5\]~_emulated clock:u1\|tempM\[5\]~25 " "Register \"clock:u1\|tempM\[5\]\" is converted into an equivalent circuit using register \"clock:u1\|tempM\[5\]~_emulated\" and latch \"clock:u1\|tempM\[5\]~25\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempM[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempM\[6\] clock:u1\|tempM\[6\]~_emulated clock:u1\|tempM\[6\]~29 " "Register \"clock:u1\|tempM\[6\]\" is converted into an equivalent circuit using register \"clock:u1\|tempM\[6\]~_emulated\" and latch \"clock:u1\|tempM\[6\]~29\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempM[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempH\[7\] clock:u1\|tempH\[7\]~_emulated clock:u1\|tempH\[7\]~1 " "Register \"clock:u1\|tempH\[7\]\" is converted into an equivalent circuit using register \"clock:u1\|tempH\[7\]~_emulated\" and latch \"clock:u1\|tempH\[7\]~1\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempH[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempH\[0\] clock:u1\|tempH\[0\]~_emulated clock:u1\|tempH\[0\]~5 " "Register \"clock:u1\|tempH\[0\]\" is converted into an equivalent circuit using register \"clock:u1\|tempH\[0\]~_emulated\" and latch \"clock:u1\|tempH\[0\]~5\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempH[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempH\[2\] clock:u1\|tempH\[2\]~_emulated clock:u1\|tempH\[2\]~9 " "Register \"clock:u1\|tempH\[2\]\" is converted into an equivalent circuit using register \"clock:u1\|tempH\[2\]~_emulated\" and latch \"clock:u1\|tempH\[2\]~9\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempH[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempH\[1\] clock:u1\|tempH\[1\]~_emulated clock:u1\|tempH\[1\]~13 " "Register \"clock:u1\|tempH\[1\]\" is converted into an equivalent circuit using register \"clock:u1\|tempH\[1\]~_emulated\" and latch \"clock:u1\|tempH\[1\]~13\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempH[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempH\[4\] clock:u1\|tempH\[4\]~_emulated clock:u1\|tempH\[4\]~17 " "Register \"clock:u1\|tempH\[4\]\" is converted into an equivalent circuit using register \"clock:u1\|tempH\[4\]~_emulated\" and latch \"clock:u1\|tempH\[4\]~17\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempH[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempH\[3\] clock:u1\|tempH\[3\]~_emulated clock:u1\|tempH\[3\]~21 " "Register \"clock:u1\|tempH\[3\]\" is converted into an equivalent circuit using register \"clock:u1\|tempH\[3\]~_emulated\" and latch \"clock:u1\|tempH\[3\]~21\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempH[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempH\[5\] clock:u1\|tempH\[5\]~_emulated clock:u1\|tempH\[5\]~25 " "Register \"clock:u1\|tempH\[5\]\" is converted into an equivalent circuit using register \"clock:u1\|tempH\[5\]~_emulated\" and latch \"clock:u1\|tempH\[5\]~25\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempH[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u1\|tempH\[6\] clock:u1\|tempH\[6\]~_emulated clock:u1\|tempH\[6\]~29 " "Register \"clock:u1\|tempH\[6\]\" is converted into an equivalent circuit using register \"clock:u1\|tempH\[6\]~_emulated\" and latch \"clock:u1\|tempH\[6\]~29\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 524 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551084727064 "|lab3|clock:u1|tempH[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1551084727064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551084727761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lab21 24 " "Ignored 24 assignments for entity \"Lab21\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lab21 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lab21 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lab21 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551084728765 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551084728765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551084728890 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551084728890 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PB3 " "No output dependent on input pin \"PB3\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551084728968 "|lab3|PB3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW8 " "No output dependent on input pin \"SW8\"" {  } { { "lab3.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab3/lab3.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551084728968 "|lab3|SW8"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1551084728968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "552 " "Implemented 552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551084728970 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551084728970 ""} { "Info" "ICUT_CUT_TM_LCELLS" "495 " "Implemented 495 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551084728970 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551084728970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551084728999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 25 00:52:08 2019 " "Processing ended: Mon Feb 25 00:52:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551084728999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551084728999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551084728999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551084728999 ""}
