Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.sim/sim_1/behav/testbench.prj xil_defaultlib.testbench xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/imports/picorv32-master/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
WARNING: [VRFC 10-756] identifier mem_xfer is used before its declaration [D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/imports/picorv32-master/picorv32.v:301]
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sim_1/imports/picorv32-master/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module picorv32_wrapper
WARNING: [VRFC 10-1315] redeclaration of ansi port trap is not allowed [D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sim_1/imports/picorv32-master/testbench.v:79]
INFO: [VRFC 10-311] analyzing module axi4_memory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi4_memory(AXI_TEST=0,VERBOSE=0...
Compiling module xil_defaultlib.picorv32_axi_adapter
Compiling module xil_defaultlib.picorv32_pcpi_mul
Compiling module xil_defaultlib.picorv32_pcpi_div
Compiling module xil_defaultlib.picorv32(ENABLE_COUNTERS=1'b1,EN...
Compiling module xil_defaultlib.picorv32_axi(ENABLE_MUL=1'b1,ENA...
Compiling module xil_defaultlib.picorv32_wrapper(AXI_TEST=0,VERB...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot testbench_behav
