Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: MainTest7Seg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MainTest7Seg.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MainTest7Seg"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : MainTest7Seg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\EMBEDDED_RPi Software\FPGA\ASAS\WERTYUIOP.v" into library work
Parsing module <MainTest7Seg>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MainTest7Seg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MainTest7Seg>.
    Related source file is "D:\EMBEDDED_RPi Software\FPGA\ASAS\WERTYUIOP.v".
        Start_Case_0 = 6'b000000
        Start_Case_1 = 6'b100000
        StepRun_Case_0 = 13
        StepRun_Case_1 = 15
    Found 28-bit register for signal <Dly_Counter>.
    Found 1-bit register for signal <rCounter<5>>.
    Found 1-bit register for signal <rCounter<4>>.
    Found 1-bit register for signal <rCounter<3>>.
    Found 1-bit register for signal <rCounter<2>>.
    Found 1-bit register for signal <rCounter<1>>.
    Found 1-bit register for signal <rCounter<0>>.
    Found 28-bit adder for signal <Dly_Counter[27]_GND_1_o_add_5_OUT> created at line 33.
    Found 6-bit adder for signal <rCounter[5]_GND_1_o_add_8_OUT> created at line 37.
    Found 32x8-bit Read Only RAM for signal <_n0231>
WARNING:Xst:737 - Found 1-bit latch for signal <rMode>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rStart<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rStart<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rStop<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 28-bit comparator lessequal for signal <n0006> created at line 34
    Found 6-bit comparator lessequal for signal <n0008> created at line 36
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <MainTest7Seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 28-bit adder                                          : 1
 6-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 6
 28-bit register                                       : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 2
 28-bit comparator lessequal                           : 1
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 3
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <rStart_4> has a constant value of 0 in block <MainTest7Seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rStop_3> has a constant value of 1 in block <MainTest7Seg>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <MainTest7Seg>.
The following registers are absorbed into counter <Dly_Counter>: 1 register on signal <Dly_Counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0231> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(rCounter[3],rCounter[2],rCounter[1],rCounter[0],rCounter[5])> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MainTest7Seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Counters                                             : 1
 28-bit up counter                                     : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 2
 28-bit comparator lessequal                           : 1
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 3
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <rStart_4> has a constant value of 0 in block <MainTest7Seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rStop_3> has a constant value of 1 in block <MainTest7Seg>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rMode> in Unit <MainTest7Seg> is equivalent to the following FF/Latch, which will be removed : <rStart_5> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    rCounter_5 in unit <MainTest7Seg>


Optimizing unit <MainTest7Seg> ...
WARNING:Xst:1710 - FF/Latch <Dly_Counter_23> (without init value) has a constant value of 0 in block <MainTest7Seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dly_Counter_24> (without init value) has a constant value of 0 in block <MainTest7Seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dly_Counter_25> (without init value) has a constant value of 0 in block <MainTest7Seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dly_Counter_26> (without init value) has a constant value of 0 in block <MainTest7Seg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dly_Counter_27> (without init value) has a constant value of 0 in block <MainTest7Seg>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MainTest7Seg, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MainTest7Seg.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 126
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 23
#      LUT2                        : 3
#      LUT3                        : 3
#      LUT4                        : 25
#      LUT5                        : 6
#      LUT6                        : 10
#      MUXCY                       : 28
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 32
#      FD                          : 20
#      FDC                         : 6
#      FDP                         : 1
#      FDRE                        : 3
#      LD_1                        : 1
#      LDP                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  11440     0%  
 Number of Slice LUTs:                   73  out of   5720     1%  
    Number used as Logic:                73  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     75
   Number with an unused Flip Flop:      43  out of     75    57%  
   Number with an unused LUT:             2  out of     75     2%  
   Number of fully used LUT-FF pairs:    30  out of     75    40%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    102     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+-------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)   | Load  |
-----------------------------------------------------+-------------------------+-------+
Clk_50MHz                                            | BUFGP                   | 30    |
Rst_OnBoard                                          | IBUF+BUFG               | 1     |
GND_1_o_PWR_1_o_AND_31_o(GND_1_o_PWR_1_o_AND_31_o1:O)| NONE(*)(rCounter_5_LDC1)| 1     |
-----------------------------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.189ns (Maximum Frequency: 238.695MHz)
   Minimum input arrival time before clock: 4.696ns
   Maximum output required time after clock: 6.790ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 4.189ns (frequency: 238.695MHz)
  Total number of paths / destination ports: 1260 / 33
-------------------------------------------------------------------------
Delay:               4.189ns (Levels of Logic = 7)
  Source:            Dly_Counter_5 (FF)
  Destination:       rCounter_3 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: Dly_Counter_5 to rCounter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.234  Dly_Counter_5 (Dly_Counter_5)
     LUT5:I0->O            1   0.254   0.000  Mcompar_GND_1_o_Dly_Counter[27]_LessThan_7_o_lut<0> (Mcompar_GND_1_o_Dly_Counter[27]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_GND_1_o_Dly_Counter[27]_LessThan_7_o_cy<0> (Mcompar_GND_1_o_Dly_Counter[27]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_1_o_Dly_Counter[27]_LessThan_7_o_cy<1> (Mcompar_GND_1_o_Dly_Counter[27]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_1_o_Dly_Counter[27]_LessThan_7_o_cy<2> (Mcompar_GND_1_o_Dly_Counter[27]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_1_o_Dly_Counter[27]_LessThan_7_o_cy<3> (Mcompar_GND_1_o_Dly_Counter[27]_LessThan_7_o_cy<3>)
     MUXCY:CI->O          27   0.023   1.544  Mcompar_GND_1_o_Dly_Counter[27]_LessThan_7_o_cy<4> (GND_1_o_Dly_Counter[27]_LessThan_7_o)
     LUT3:I1->O            1   0.250   0.000  Mmux_rCounter[5]_rCounter[5]_mux_11_OUT11 (rCounter[5]_rCounter[5]_mux_11_OUT<0>)
     FDC:D                     0.074          rCounter_0
    ----------------------------------------
    Total                      4.189ns (1.411ns logic, 2.778ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Rst_OnBoard'
  Clock period: 2.393ns (frequency: 417.886MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.393ns (Levels of Logic = 1)
  Source:            rMode (LATCH)
  Destination:       rMode (LATCH)
  Source Clock:      Rst_OnBoard rising
  Destination Clock: Rst_OnBoard rising

  Data Path: rMode to rMode
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             5   0.581   0.840  rMode (rMode)
     INV:I->O              1   0.255   0.681  PWR_1_o_GND_1_o_mux_3_OUT<5>1_INV_0 (PWR_1_o_GND_1_o_mux_3_OUT<5>)
     LD_1:D                    0.036          rMode
    ----------------------------------------
    Total                      2.393ns (0.872ns logic, 1.521ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              4.696ns (Levels of Logic = 3)
  Source:            Rst_OnBoard (PAD)
  Destination:       Dly_Counter_20 (FF)
  Destination Clock: Clk_50MHz rising

  Data Path: Rst_OnBoard to Dly_Counter_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.328   1.436  Rst_OnBoard_IBUF (Rst_OnBoard_IBUF)
     LUT1:I0->O            1   0.254   0.000  _n02351_cy_rt (_n02351_cy_rt)
     MUXCY:S->O            3   0.454   0.765  _n02351_cy (_n0235)
     FDRE:R                    0.459          Dly_Counter_20
    ----------------------------------------
    Total                      4.696ns (2.495ns logic, 2.201ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_PWR_1_o_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.306ns (Levels of Logic = 2)
  Source:            Rst_OnBoard (PAD)
  Destination:       rCounter_5_LDC1 (LATCH)
  Destination Clock: GND_1_o_PWR_1_o_AND_31_o falling

  Data Path: Rst_OnBoard to rCounter_5_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.328   1.544  Rst_OnBoard_IBUF (Rst_OnBoard_IBUF)
     LUT2:I0->O            2   0.250   0.725  GND_1_o_PWR_1_o_AND_30_o1 (rCounter_5_LDC)
     LDP:PRE                   0.459          rCounter_5_LDC1
    ----------------------------------------
    Total                      4.306ns (2.037ns logic, 2.269ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 56 / 8
-------------------------------------------------------------------------
Offset:              6.629ns (Levels of Logic = 3)
  Source:            rCounter_5_P_5 (FF)
  Destination:       LED_Output<7> (PAD)
  Source Clock:      Clk_50MHz rising

  Data Path: rCounter_5_P_5 to LED_Output<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.790  rCounter_5_P_5 (rCounter_5_P_5)
     LUT3:I1->O           10   0.250   1.236  rCounter_51 (rCounter_5)
     LUT6:I3->O            1   0.235   0.681  Mmux_LED_Output81 (LED_Output_7_OBUF)
     OBUF:I->O                 2.912          LED_Output_7_OBUF (LED_Output<7>)
    ----------------------------------------
    Total                      6.629ns (3.922ns logic, 2.707ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_PWR_1_o_AND_31_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.790ns (Levels of Logic = 3)
  Source:            rCounter_5_LDC1 (LATCH)
  Destination:       LED_Output<7> (PAD)
  Source Clock:      GND_1_o_PWR_1_o_AND_31_o falling

  Data Path: rCounter_5_LDC1 to LED_Output<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              1   0.581   0.910  rCounter_5_LDC1 (rCounter_5_LDC1)
     LUT3:I0->O           10   0.235   1.236  rCounter_51 (rCounter_5)
     LUT6:I3->O            1   0.235   0.681  Mmux_LED_Output81 (LED_Output_7_OBUF)
     OBUF:I->O                 2.912          LED_Output_7_OBUF (LED_Output<7>)
    ----------------------------------------
    Total                      6.790ns (3.963ns logic, 2.827ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_50MHz
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
Clk_50MHz               |    4.189|         |         |         |
GND_1_o_PWR_1_o_AND_31_o|         |    4.261|         |         |
Rst_OnBoard             |    3.300|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_1_o_PWR_1_o_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Rst_OnBoard    |         |         |    2.860|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Rst_OnBoard
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Rst_OnBoard    |    2.393|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.07 secs
 
--> 

Total memory usage is 278896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    3 (   0 filtered)

