Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\lmb_bram_if_cntlr_v4_0\hdl\lmb_bram_if_cntlr_v4_0_vh_rfs.vhd
COMP96 Compile Package "lmb_bram_if_funcs"
COMP96 Compile Package Body "lmb_bram_if_funcs"
COMP96 Compile Entity "MB_LUT6"
COMP96 Compile Architecture "IMP" of Entity "MB_LUT6"
COMP96 Compile Entity "MB_MUXCY"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXCY"
COMP96 Compile Entity "MB_XORCY"
COMP96 Compile Architecture "IMP" of Entity "MB_XORCY"
COMP96 Compile Entity "MB_MUXF7"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXF7"
COMP96 Compile Entity "MB_MUXF8"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXF8"
COMP96 Compile Entity "MB_FDRE"
COMP96 Compile Architecture "IMP" of Entity "MB_FDRE"
COMP96 Compile Entity "XOR18"
COMP96 Compile Architecture "IMP" of Entity "XOR18"
COMP96 Compile Entity "Parity"
COMP96 Compile Architecture "IMP" of Entity "Parity"
COMP96 Compile Entity "ParityEnable"
COMP96 Compile Architecture "IMP" of Entity "ParityEnable"
COMP96 Compile Entity "checkbit_handler"
COMP96 Compile Architecture "IMP" of Entity "checkbit_handler"
COMP96 Compile Entity "Correct_One_Bit"
COMP96 Compile Architecture "IMP" of Entity "Correct_One_Bit"
COMP96 Compile Entity "pselect_mask"
COMP96 Compile Architecture "imp" of Entity "pselect_mask"
COMP96 Compile Entity "axi_interface"
COMP96 Compile Architecture "IMP" of Entity "axi_interface"
COMP96 Compile Entity "lmb_mux"
COMP96 Compile Architecture "imp" of Entity "lmb_mux"
COMP96 Compile Entity "lmb_bram_if_cntlr"
COMP96 Compile Architecture "imp" of Entity "lmb_bram_if_cntlr"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
