/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [20:0] _05_;
  wire [20:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [31:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = _01_ ? _00_ : celloutsig_0_23z[5];
  assign celloutsig_0_11z = celloutsig_0_1z ? celloutsig_0_8z : celloutsig_0_3z;
  assign celloutsig_0_12z = in_data[82] ? celloutsig_0_1z : celloutsig_0_8z;
  assign celloutsig_0_17z = celloutsig_0_15z ? celloutsig_0_1z : celloutsig_0_4z;
  assign celloutsig_0_29z = ~((celloutsig_0_5z | celloutsig_0_19z) & celloutsig_0_14z);
  assign celloutsig_0_3z = ~((in_data[43] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_43z = ~((celloutsig_0_8z | celloutsig_0_25z) & celloutsig_0_41z);
  assign celloutsig_0_47z = ~((celloutsig_0_9z | celloutsig_0_2z[0]) & celloutsig_0_43z);
  assign celloutsig_1_5z = ~((celloutsig_1_3z | celloutsig_1_3z) & celloutsig_1_1z);
  assign celloutsig_0_1z = ~((in_data[54] | celloutsig_0_0z) & in_data[14]);
  assign celloutsig_0_14z = ~((celloutsig_0_8z | celloutsig_0_6z) & celloutsig_0_0z);
  assign celloutsig_0_19z = ~((celloutsig_0_8z | celloutsig_0_5z) & celloutsig_0_18z[2]);
  assign celloutsig_0_28z = ~((celloutsig_0_27z | celloutsig_0_21z) & celloutsig_0_1z);
  assign celloutsig_0_52z = ~((celloutsig_0_29z | celloutsig_0_12z) & (celloutsig_0_3z | celloutsig_0_3z));
  assign celloutsig_0_53z = ~((celloutsig_0_41z | celloutsig_0_5z) & (celloutsig_0_33z[7] | celloutsig_0_47z));
  assign celloutsig_1_19z = celloutsig_1_2z | celloutsig_1_5z;
  assign celloutsig_0_9z = celloutsig_0_1z | celloutsig_0_0z;
  assign celloutsig_0_26z = celloutsig_0_19z | celloutsig_0_2z[1];
  assign celloutsig_1_0z = ~(in_data[147] ^ in_data[180]);
  assign celloutsig_0_6z = ~(celloutsig_0_2z[1] ^ celloutsig_0_1z);
  assign celloutsig_1_18z = ~(celloutsig_1_1z ^ celloutsig_1_9z);
  assign celloutsig_0_13z = ~(celloutsig_0_3z ^ celloutsig_0_11z);
  assign celloutsig_0_22z = ~(celloutsig_0_10z ^ celloutsig_0_5z);
  assign celloutsig_0_25z = ~(celloutsig_0_15z ^ celloutsig_0_3z);
  reg [20:0] _31_;
  always_ff @(posedge clkin_data[64], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _31_ <= 21'h000000;
    else _31_ <= { in_data[21:7], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_26z };
  assign { _05_[20:19], _03_, _01_, _02_, _05_[15:9], _04_, _05_[7:0] } = _31_;
  reg [20:0] _32_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _32_ <= 21'h000000;
    else _32_ <= { celloutsig_0_20z[28:13], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_28z };
  assign { _00_, _06_[19:0] } = _32_;
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_2z } >= { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } >= { in_data[38:34], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_13z, celloutsig_0_3z, 1'h1, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_1z } >= { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_20z[6:3], celloutsig_0_21z } >= { celloutsig_0_20z[5:3], celloutsig_0_6z, celloutsig_0_21z };
  assign celloutsig_0_33z = { _05_[5:0], celloutsig_0_2z } ^ celloutsig_0_18z;
  assign celloutsig_0_2z = { in_data[63], celloutsig_0_1z, celloutsig_0_1z } ^ in_data[23:21];
  assign celloutsig_0_0z = ~((in_data[2] & in_data[12]) | in_data[30]);
  assign celloutsig_1_1z = ~((in_data[185] & in_data[191]) | in_data[112]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_1z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_0z) | celloutsig_1_2z);
  assign celloutsig_1_9z = ~((in_data[134] & celloutsig_1_0z) | celloutsig_1_5z);
  assign celloutsig_0_8z = ~((1'h1 & celloutsig_0_6z) | celloutsig_0_6z);
  assign celloutsig_0_10z = ~((celloutsig_0_3z & celloutsig_0_9z) | celloutsig_0_9z);
  assign celloutsig_0_15z = ~((celloutsig_0_11z & celloutsig_0_2z[0]) | in_data[23]);
  assign celloutsig_0_21z = ~((celloutsig_0_19z & in_data[48]) | celloutsig_0_12z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_18z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_18z = { in_data[26:25], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_11z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_20z = 32'd0;
    else if (clkin_data[0]) celloutsig_0_20z = { in_data[72:66], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_0z, 1'h1, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_3z };
  assign { celloutsig_0_23z[13:3], celloutsig_0_23z[1:0] } = { in_data[16:6], in_data[4:3] } | { celloutsig_0_18z[4:2], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_22z };
  assign { _05_[18:16], _05_[8] } = { _03_, _01_, _02_, _04_ };
  assign _06_[20] = _00_;
  assign celloutsig_0_23z[2] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
