$date
	Sat May 13 02:47:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module insn_mem_tb $end
$var wire 32 ! insn_out [31:0] $end
$var reg 1 " clk $end
$var reg 10 # pc_out [9:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 10 $ pc_out [9:0] $end
$var reg 32 % insn_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
0"
bx !
$end
#5000
1"
#10000
0"
b0 #
b0 $
#15000
b1010110100000010010110011 !
b1010110100000010010110011 %
1"
#20000
0"
b1000 #
b1000 $
#25000
b1111000001010010010010000011 !
b1111000001010010010010000011 %
1"
#30000
0"
b10000 #
b10000 $
#35000
b100110101000010010110011 !
b100110101000010010110011 %
1"
#40000
0"
