module final_processing(
	input logic Pi, Gi,C_pre
	output logic Si, Ci
);
assign Ci = Gi;
assign Si = Pi ^ C_pre;
endmodule

