{
 "-opt_mode"                         :{"description":"Optimization Goal",               "value":"Speed"},
 "-opt_level"                        :{"description":"Optimization Effort",             "value":"1"},
 "-power"                            :{"description":"Power Reduction",                 "value":"NO"},
 "-iuc"                              :{"description":"Use Synthesis Constraint File",   "value":"NO"},
 "-uc"                               :{"description":"Synthesis Constraint File",       "value":""},
 "-keep_hierarchy"                   :{"description":"Keep Hierarchy",                  "value":"No"},
 "-netlist_hierarchy"                :{"description":"Netlist Hierarchy",               "value":"As_Optimized"},
 "-glob_opt"                         :{"description":"Global Optimization Goal",        "value":"AllClockNets"},
 "-rtlview"                          :{"description":"Generate RTL Schemtic",           "value":"Yes"},
 "-read_cores"                       :{"description":"Read Cores",                      "value":"YES"},
 "-sd"                               :{"description":"Cores Search Directories",        "value":""},
 "-write_timing_constraints"         :{"description":"Write Timing Constraint",         "value":"NO"},
 "-cross_clock_analysis"             :{"description":"Cross Clock Analysis",            "value":"NO"},
 "-hierarchy_separator"              :{"description":"Hierarchy Separator",             "value":"/"},
 "-bus_delimiter"                    :{"description":"Bus Delimiter",                   "value":"<>"},
 "-slice_utilization_ratio"          :{"description":"LUT-FF Pairs Utilization Ratio",  "value":"100"},
 "-bram_utilization_ratio"           :{"description":"BRAM Utilization Ratio",          "value":"100"},
 "-dsp_utilization_ratio"            :{"description":"DSP Utilization Ratio",           "value":"100"},
 "-case"                             :{"description":"Case",                            "value":"Maintain"},
 "-lso"                              :{"description":"Library Search Order",            "value":""},
 "-vlgincdir"                        :{"description":"Verilog Include Directories",     "value":""},
 "-generics"                         :{"description":"Generics",                        "value":""},
 "-define"                           :{"description":"Verilog Macros",                  "value":""},
 "-fsm_extract"                      :{"description":"FSM Extraction",                  "value":"Yes"},
 "-fsm_encoding"                     :{"description":"FSM Encoding Algorithm",          "value":"Auto"},
 "-safe_implementation"              :{"description":"Safe Implementation",             "value":"No"},
 "-vlgcase"                          :{"description":"Case Implementation Style",       "value":""},
 "-fsm_style"                        :{"description":"FSM Style",                       "value":"LUT"},
 "-ram_extract"                      :{"description":"RAM Extraction",                  "value":"Yes"},
 "-ram_style"                        :{"description":"RAM Style",                       "value":"Auto"},
 "-rom_extract"                      :{"description":"ROM Extraction",                  "value":"Yes"},
 "-rom_style"                        :{"description":"ROM Style",                       "value":"Auto"},
 "-auto_bram_packing"                :{"description":"Automatic BRAM Packing",          "value":"No"},
 "-shreg_extract"                    :{"description":"Shift Register Extraction",       "value":"YES"},
 "-shreg_min_size"                   :{"description":"Shift Register Minimum Size",     "value":"2"},
 "-resource_sharing"                 :{"description":"Resource Sharing",                "value":"YES"},
 "-use_dsp48"                        :{"description":"Use DSP Block",                   "value":"Auto"},
 "-async_to_sync"                    :{"description":"Asynchronous To Synchronous",     "value":"NO"},
 "-iobuf"                            :{"description":"Add I/O Buffers",                 "value":"YES"},
 "-max_fanout"                       :{"description":"Max Fanout",                      "value":"100000"},
 "-bufg"                             :{"description":"Number of Clock Buffers",         "value":"16"},
 "-register_duplication"             :{"description":"Register Duplication",            "value":"YES"},
 "-equivalent_register_removal"      :{"description":"Equivalent Register Removal",     "value":"YES"},
 "-register_balancing"               :{"description":"Register Balancing",              "value":"No"},
 "-move_first_stage"                 :{"description":"Move First Flip-Flop Stage",      "value":""},
 "-move_last_stage"                  :{"description":"Move Last Flip-Flop Stage",       "value":""},
 "-iob"                              :{"description":"Pack I/O Registers into IOBs",    "value":"Auto"},
 "-lc"                               :{"description":"LUT Combining",                   "value":"Auto"},
 "-reduce_control_sets"              :{"description":"Reduce Control Sets",             "value":"Auto"},
 "-use_clock_enable"                 :{"description":"Use Clock Enable",                "value":"Auto"},
 "-use_sync_set"                     :{"description":"Use Synchronous Set",             "value":"Auto"},
 "-use_sync_reset"                   :{"description":"Use Synchronous Reset",           "value":"Auto"},
 "-optimize_primitives"              :{"description":"Optimize Instantiated Primitives","value":"NO"},
 "-slice_utilization_ratio_maxmargin":{"description":"Tolerance Margin",                "value":"5"}

}
