
---------- Begin Simulation Statistics ----------
final_tick                                87712629500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72987                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663868                       # Number of bytes of host memory used
host_op_rate                                    73166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1370.10                       # Real time elapsed on the host
host_tick_rate                               64018915                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100245691                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087713                       # Number of seconds simulated
sim_ticks                                 87712629500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100245691                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.754253                       # CPI: cycles per instruction
system.cpu.discardedOps                        537563                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        44896523                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.570043                       # IPC: instructions per cycle
system.cpu.numCycles                        175425259                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                39795210     39.70%     39.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20704      0.02%     39.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       7      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              102      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::MemRead               47464384     47.35%     87.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12965284     12.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100245691                       # Class of committed instruction
system.cpu.tickCycles                       130528736                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       253062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        522966                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           56                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       771622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6957                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1544729                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6958                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6047308                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4457301                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            188275                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4573908                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4571728                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.952338                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  136250                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                117                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             507                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                274                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              233                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          145                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     57511895                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57511895                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57511909                       # number of overall hits
system.cpu.dcache.overall_hits::total        57511909                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       836021                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         836021                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       836037                       # number of overall misses
system.cpu.dcache.overall_misses::total        836037                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32367209500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32367209500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32367209500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32367209500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58347916                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58347916                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58347946                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58347946                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014328                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014328                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014328                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014328                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38715.785249                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38715.785249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38715.044310                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38715.044310                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       651464                       # number of writebacks
system.cpu.dcache.writebacks::total            651464                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        63795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        63795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        63795                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        63795                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       772226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       772226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       772237                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       772237                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29772017500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29772017500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29772963000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29772963000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013235                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013235                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013235                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013235                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38553.503120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38553.503120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38554.178316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38554.178316                       # average overall mshr miss latency
system.cpu.dcache.replacements                 771212                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     44933367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44933367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       458322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        458322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13350178500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13350178500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45391689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45391689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29128.382447                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29128.382447                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       458276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       458276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12888478000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12888478000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28123.833672                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28123.833672                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12578528                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12578528                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       377699                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       377699                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19017031000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19017031000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12956227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12956227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50349.699099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50349.699099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        63749                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        63749                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       313950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       313950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16883539500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16883539500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53777.797420                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53777.797420                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.533333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.533333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       945500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       945500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.366667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.366667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85954.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85954.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  87712629500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.168902                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58284268                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            772236                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.474684                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.168902                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          406                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117468376                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117468376                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87712629500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87712629500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87712629500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            35331969                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           49018202                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13268728                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     18253595                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18253595                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18253595                       # number of overall hits
system.cpu.icache.overall_hits::total        18253595                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          870                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            870                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          870                       # number of overall misses
system.cpu.icache.overall_misses::total           870                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     66062000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66062000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     66062000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66062000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18254465                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18254465                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18254465                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18254465                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000048                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000048                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75933.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75933.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75933.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75933.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          410                       # number of writebacks
system.cpu.icache.writebacks::total               410                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          870                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          870                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65192000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65192000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74933.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74933.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74933.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74933.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    410                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18253595                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18253595                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          870                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           870                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     66062000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66062000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18254465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18254465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75933.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75933.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65192000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65192000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74933.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74933.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  87712629500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           426.519558                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18254465                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20982.143678                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   426.519558                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.833046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.833046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          36509800                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         36509800                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87712629500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87712629500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87712629500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  87712629500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100245691                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               503146                       # number of demand (read+write) hits
system.l2.demand_hits::total                   503198                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  52                       # number of overall hits
system.l2.overall_hits::.cpu.data              503146                       # number of overall hits
system.l2.overall_hits::total                  503198                       # number of overall hits
system.l2.demand_misses::.cpu.inst                818                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             269091                       # number of demand (read+write) misses
system.l2.demand_misses::total                 269909                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               818                       # number of overall misses
system.l2.overall_misses::.cpu.data            269091                       # number of overall misses
system.l2.overall_misses::total                269909                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63332000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23316341000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23379673000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63332000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23316341000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23379673000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           772237                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               773107                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          772237                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              773107                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940230                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.348456                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.349122                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940230                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.348456                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.349122                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77422.982885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86648.535254                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86620.575824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77422.982885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86648.535254                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86620.575824                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              173687                       # number of writebacks
system.l2.writebacks::total                    173687                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        269089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            269907                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       269089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           269907                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55152000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20625329500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20680481500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55152000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20625329500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20680481500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.348454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.349120                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.348454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.349120                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67422.982885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76648.727744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76620.767524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67422.982885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76648.727744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76620.767524                       # average overall mshr miss latency
system.l2.replacements                         256232                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       651464                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           651464                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       651464                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       651464                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          397                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              397                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          397                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          397                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3785                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3785                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            148022                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                148022                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165927                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165927                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14852512000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14852512000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        313949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            313949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.528516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.528516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89512.327710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89512.327710                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165927                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165927                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13193252000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13193252000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.528516                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.528516                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79512.387978                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79512.387978                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63332000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63332000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77422.982885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77422.982885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55152000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55152000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67422.982885                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67422.982885                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        355124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            355124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       103164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          103164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8463829000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8463829000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.225107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.225107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82042.466364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82042.466364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       103162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       103162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7432077500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7432077500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.225103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.225103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72042.782226                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72042.782226                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  87712629500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16045.344142                       # Cycle average of tags in use
system.l2.tags.total_refs                     1540885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    272616                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.652218                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     101.064216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        69.503711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15874.776214                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979330                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1978                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9932                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4103                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3361962                       # Number of tag accesses
system.l2.tags.data_accesses                  3361962                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87712629500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    173682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    268652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004097092750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10328                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10328                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              719951                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             163549                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      269907                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     173687                       # Number of write requests accepted
system.mem_ctrls.readBursts                    269907                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   173687                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    437                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                269907                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               173687                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  206426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   63032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        10328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.090240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.525176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.313493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         10245     99.20%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           13      0.13%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           61      0.59%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10328                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.814388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.783019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.039138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6279     60.80%     60.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              106      1.03%     61.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3537     34.25%     96.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              394      3.81%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10328                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   27968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17274048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11115968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    196.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    126.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   87712577500                       # Total gap between requests
system.mem_ctrls.avgGap                     197731.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17193728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     11114176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 596858.175366866635                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 196023401.624278068542                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 126711239.457255125046                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          818                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       269089                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       173687                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     21653250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9542457500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2093585042500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26470.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35462.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12053780.90                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17221696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17274048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     11115968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     11115968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          818                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       269089                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         269907                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       173687                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        173687                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       596858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    196342261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        196939119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       596858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       596858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    126731670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       126731670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    126731670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       596858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    196342261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       323670789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               269470                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              173659                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        16569                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        18062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        16853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16749                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        17682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        16062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10525                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        11615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10209                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4511548250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1347350000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9564110750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16742.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35492.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              157231                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              96000                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            58.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           55.28                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       189893                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   149.346927                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    95.876560                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   211.181922                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       136181     71.71%     71.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        28580     15.05%     86.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4133      2.18%     88.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2539      1.34%     90.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9507      5.01%     95.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1120      0.59%     95.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          859      0.45%     96.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          439      0.23%     96.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6535      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       189893                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17246080                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11114176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              196.620260                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              126.711239                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.53                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               57.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  87712629500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       678557040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       360646440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      974859900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     458159400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6923919600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25306337880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12371049600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   47073529860                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.679041                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  31896084500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2928900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  52887645000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       677314680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       359997495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      949155900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     448340580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6923919600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24682529310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12896362080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   46937619645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   535.129546                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  33269023500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2928900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  51514706000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  87712629500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             103980                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       173687                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79372                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165927                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165926                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        103980                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       792872                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 792872                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     28389952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                28389952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            269907                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  269907    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              269907                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  87712629500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1264340000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1462584000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       825151                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          410                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          202293                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           313949                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          313948                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           870                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458288                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2150                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2315685                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2317835                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        81920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     91116800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               91198720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          256232                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11115968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1029339                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006815                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082283                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1022325     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7013      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1029339                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  87712629500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1424238500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1305000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1158354998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
