###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          374   # Number of WRITE/WRITEP commands
num_reads_done                 =      2058809   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1693253   # Number of read row buffer hits
num_read_cmds                  =      2058793   # Number of READ/READP commands
num_writes_done                =          381   # Number of read requests issued
num_write_row_hits             =          294   # Number of write row buffer hits
num_act_cmds                   =       367311   # Number of ACT commands
num_pre_cmds                   =       367288   # Number of PRE commands
num_ondemand_pres              =       352640   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641881   # Cyles of rank active rank.0
rank_active_cycles.1           =      9603104   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358119   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       396896   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1873590   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        81598   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        31634   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        21347   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        18488   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        10673   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6631   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4313   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2923   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1961   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6163   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            2   # Write cmd latency (cycles)
write_latency[100-119]         =            3   # Write cmd latency (cycles)
write_latency[120-139]         =            1   # Write cmd latency (cycles)
write_latency[140-159]         =            1   # Write cmd latency (cycles)
write_latency[160-179]         =            1   # Write cmd latency (cycles)
write_latency[180-199]         =            6   # Write cmd latency (cycles)
write_latency[200-]            =          359   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           22   # Read request latency (cycles)
read_latency[20-39]            =       505102   # Read request latency (cycles)
read_latency[40-59]            =       210592   # Read request latency (cycles)
read_latency[60-79]            =       208547   # Read request latency (cycles)
read_latency[80-99]            =       137664   # Read request latency (cycles)
read_latency[100-119]          =       116071   # Read request latency (cycles)
read_latency[120-139]          =       104154   # Read request latency (cycles)
read_latency[140-159]          =        80562   # Read request latency (cycles)
read_latency[160-179]          =        65683   # Read request latency (cycles)
read_latency[180-199]          =        55625   # Read request latency (cycles)
read_latency[200-]             =       574787   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.86701e+06   # Write energy
read_energy                    =  8.30105e+09   # Read energy
act_energy                     =  1.00496e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71897e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.9051e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01653e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99234e+09   # Active standby energy rank.1
average_read_latency           =      211.429   # Average read request latency (cycles)
average_interarrival           =      4.85597   # Average request interarrival latency (cycles)
total_energy                   =  2.23838e+10   # Total energy (pJ)
average_power                  =      2238.38   # Average power (mW)
average_bandwidth              =      17.5718   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          501   # Number of WRITE/WRITEP commands
num_reads_done                 =      2173258   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1935218   # Number of read row buffer hits
num_read_cmds                  =      2173246   # Number of READ/READP commands
num_writes_done                =          509   # Number of read requests issued
num_write_row_hits             =          425   # Number of write row buffer hits
num_act_cmds                   =       239374   # Number of ACT commands
num_pre_cmds                   =       239353   # Number of PRE commands
num_ondemand_pres              =       221264   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641035   # Cyles of rank active rank.0
rank_active_cycles.1           =      9631555   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358965   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       368445   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1986513   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        89530   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        30302   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        20191   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        17440   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        10020   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6173   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4027   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2585   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1698   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         5313   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            1   # Write cmd latency (cycles)
write_latency[140-159]         =            4   # Write cmd latency (cycles)
write_latency[160-179]         =            1   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =          495   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           17   # Read request latency (cycles)
read_latency[20-39]            =       576824   # Read request latency (cycles)
read_latency[40-59]            =       232728   # Read request latency (cycles)
read_latency[60-79]            =       179540   # Read request latency (cycles)
read_latency[80-99]            =       123508   # Read request latency (cycles)
read_latency[100-119]          =        98787   # Read request latency (cycles)
read_latency[120-139]          =        88444   # Read request latency (cycles)
read_latency[140-159]          =        71065   # Read request latency (cycles)
read_latency[160-179]          =        60364   # Read request latency (cycles)
read_latency[180-199]          =        51947   # Read request latency (cycles)
read_latency[200-]             =       690034   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.50099e+06   # Write energy
read_energy                    =  8.76253e+09   # Read energy
act_energy                     =  6.54927e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72303e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.76854e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01601e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01009e+09   # Active standby energy rank.1
average_read_latency           =      267.782   # Average read request latency (cycles)
average_interarrival           =      4.60026   # Average request interarrival latency (cycles)
total_energy                   =  2.24999e+10   # Total energy (pJ)
average_power                  =      2249.99   # Average power (mW)
average_bandwidth              =      18.5495   # Average bandwidth
