Cache Coherence design : A multi core architecture

Data Bus:

Address Bus:



-------------------------------------------------------------------------------------------------
Signal        Source         Width           Description
-------------------------------------------------------------------------------------------------


clock         Clock             1               A clock signal
                                                All signals are synchronised against the rising edge of clock.
-------------------------------------------------------------------------------------------------

reset_n
-------------------------------------------------------------------------------------------------
   
addr_cpu
-------------------------------------------------------------------------------------------------

addr_mem
-------------------------------------------------------------------------------------------------

data_in
-------------------------------------------------------------------------------------------------

data_mem_in
-------------------------------------------------------------------------------------------------

rd_cpu
-------------------------------------------------------------------------------------------------

wr_cpu
-------------------------------------------------------------------------------------------------

rd_mem
-------------------------------------------------------------------------------------------------

wr_mem
-------------------------------------------------------------------------------------------------

RESET
-------------------------------------------------------------------------------------------------

RESET
-------------------------------------------------------------------------------------------------
