# ðŸ§® 4-Bit Arithmetic Logic Unit (ALU)

### Overview

This project implements a **4-bit Arithmetic Logic Unit (ALU)** in Verilog HDL.
The design supports basic arithmetic and logical operations, verified through simulation and synthesized for ASIC implementation.


### Features
---
- **4-bit inputs (A, B)** and **3-bit opcode** control
-  Supports the following operations:
  * `000` â†’ Addition
  * `001` â†’ Subtraction
  * `010` â†’ Multiplication
  * `011` â†’ Division (with zero-check handling)
- 8-bit output (Result) for arithmetic precision
- Carry and Zero flag generation

### Repo Structure
---
â”œâ”€â”€Verilog: module and testbench files<br>
â”œâ”€â”€Imp outputs: SPEF, GDS, map, files<br>
â”œâ”€â”€Constraints: sdc file, template.tcl, setup.g file<br>
â”œâ”€â”€imp reports: area, time, power, gates report and output waveform<br>

### Tools Used
---
- **Cadence Genus** â€“ Logic Synthesis
- **Cadence Innovus** â€“ Physical Design
- **Virtuoso** â€“ Layout and Verification
- **NC Launch / Xcelium** â€“ Functional Simulation

### Reports Included
---
- Waveform ouput and netlist
- Area Report: Cell and total area utilization
- Gate Report: Logic cell breakdown
- Power Report: Estimated dynamic and leakage power
- Pre-timing Report: Delay summary prior to routing
