\section{Soft Error and Hard Error Resilience Design of ReRAM} \label{sec:arch}

Proposed different level resilience design

circuit-level
2-level ECC + early error detection circuit

architecture-level
evict array
always write to HRS

