Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 07 03:59:48 2017
| Host         : ECE419-1WCVM02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopLevel_timing_summary_routed.rpt -rpx TopLevel_timing_summary_routed.rpx
| Design       : TopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: buzzerController/clkDiv1000/sclk_reg/C (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: clkdiv/sclk_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/Cnt_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyPad/decoder/counter/count_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 203 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.048        0.000                      0                  211        0.261        0.000                      0                  211        4.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.048        0.000                      0                  211        0.261        0.000                      0                  211        4.500        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 buzzerController/clkDiv2k/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv2k/q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.828ns (18.545%)  route 3.637ns (81.455%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.728     5.331    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  buzzerController/clkDiv2k/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  buzzerController/clkDiv2k/q_reg[1]/Q
                         net (fo=2, routed)           1.311     7.097    buzzerController/clkDiv2k/q_reg_n_0_[1]
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.221 f  buzzerController/clkDiv2k/q[29]_i_10__0/O
                         net (fo=1, routed)           0.641     7.862    buzzerController/clkDiv2k/q[29]_i_10__0_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.986 f  buzzerController/clkDiv2k/q[29]_i_5__0/O
                         net (fo=2, routed)           0.722     8.708    buzzerController/clkDiv2k/q[29]_i_5__0_n_0
    SLICE_X83Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  buzzerController/clkDiv2k/q[29]_i_1__1/O
                         net (fo=29, routed)          0.963     9.795    buzzerController/clkDiv2k/sclk
    SLICE_X82Y95         FDRE                                         r  buzzerController/clkDiv2k/q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.610    15.033    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y95         FDRE                                         r  buzzerController/clkDiv2k/q_reg[25]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y95         FDRE (Setup_fdre_C_R)       -0.429    14.843    buzzerController/clkDiv2k/q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 buzzerController/clkDiv2k/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv2k/q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.828ns (18.545%)  route 3.637ns (81.455%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.728     5.331    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  buzzerController/clkDiv2k/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  buzzerController/clkDiv2k/q_reg[1]/Q
                         net (fo=2, routed)           1.311     7.097    buzzerController/clkDiv2k/q_reg_n_0_[1]
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.221 f  buzzerController/clkDiv2k/q[29]_i_10__0/O
                         net (fo=1, routed)           0.641     7.862    buzzerController/clkDiv2k/q[29]_i_10__0_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.986 f  buzzerController/clkDiv2k/q[29]_i_5__0/O
                         net (fo=2, routed)           0.722     8.708    buzzerController/clkDiv2k/q[29]_i_5__0_n_0
    SLICE_X83Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  buzzerController/clkDiv2k/q[29]_i_1__1/O
                         net (fo=29, routed)          0.963     9.795    buzzerController/clkDiv2k/sclk
    SLICE_X82Y95         FDRE                                         r  buzzerController/clkDiv2k/q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.610    15.033    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y95         FDRE                                         r  buzzerController/clkDiv2k/q_reg[26]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y95         FDRE (Setup_fdre_C_R)       -0.429    14.843    buzzerController/clkDiv2k/q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 buzzerController/clkDiv2k/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv2k/q_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.828ns (18.545%)  route 3.637ns (81.455%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.728     5.331    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  buzzerController/clkDiv2k/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  buzzerController/clkDiv2k/q_reg[1]/Q
                         net (fo=2, routed)           1.311     7.097    buzzerController/clkDiv2k/q_reg_n_0_[1]
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.221 f  buzzerController/clkDiv2k/q[29]_i_10__0/O
                         net (fo=1, routed)           0.641     7.862    buzzerController/clkDiv2k/q[29]_i_10__0_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.986 f  buzzerController/clkDiv2k/q[29]_i_5__0/O
                         net (fo=2, routed)           0.722     8.708    buzzerController/clkDiv2k/q[29]_i_5__0_n_0
    SLICE_X83Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  buzzerController/clkDiv2k/q[29]_i_1__1/O
                         net (fo=29, routed)          0.963     9.795    buzzerController/clkDiv2k/sclk
    SLICE_X82Y95         FDRE                                         r  buzzerController/clkDiv2k/q_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.610    15.033    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y95         FDRE                                         r  buzzerController/clkDiv2k/q_reg[27]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y95         FDRE (Setup_fdre_C_R)       -0.429    14.843    buzzerController/clkDiv2k/q_reg[27]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 buzzerController/clkDiv2k/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv2k/q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.828ns (18.545%)  route 3.637ns (81.455%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.728     5.331    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  buzzerController/clkDiv2k/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  buzzerController/clkDiv2k/q_reg[1]/Q
                         net (fo=2, routed)           1.311     7.097    buzzerController/clkDiv2k/q_reg_n_0_[1]
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.221 f  buzzerController/clkDiv2k/q[29]_i_10__0/O
                         net (fo=1, routed)           0.641     7.862    buzzerController/clkDiv2k/q[29]_i_10__0_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.986 f  buzzerController/clkDiv2k/q[29]_i_5__0/O
                         net (fo=2, routed)           0.722     8.708    buzzerController/clkDiv2k/q[29]_i_5__0_n_0
    SLICE_X83Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  buzzerController/clkDiv2k/q[29]_i_1__1/O
                         net (fo=29, routed)          0.963     9.795    buzzerController/clkDiv2k/sclk
    SLICE_X82Y95         FDRE                                         r  buzzerController/clkDiv2k/q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.610    15.033    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y95         FDRE                                         r  buzzerController/clkDiv2k/q_reg[28]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y95         FDRE (Setup_fdre_C_R)       -0.429    14.843    buzzerController/clkDiv2k/q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 buzzerController/clkDiv2k/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv2k/q_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.828ns (19.223%)  route 3.479ns (80.777%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.728     5.331    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  buzzerController/clkDiv2k/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  buzzerController/clkDiv2k/q_reg[1]/Q
                         net (fo=2, routed)           1.311     7.097    buzzerController/clkDiv2k/q_reg_n_0_[1]
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.221 f  buzzerController/clkDiv2k/q[29]_i_10__0/O
                         net (fo=1, routed)           0.641     7.862    buzzerController/clkDiv2k/q[29]_i_10__0_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.986 f  buzzerController/clkDiv2k/q[29]_i_5__0/O
                         net (fo=2, routed)           0.722     8.708    buzzerController/clkDiv2k/q[29]_i_5__0_n_0
    SLICE_X83Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  buzzerController/clkDiv2k/q[29]_i_1__1/O
                         net (fo=29, routed)          0.806     9.638    buzzerController/clkDiv2k/sclk
    SLICE_X82Y96         FDRE                                         r  buzzerController/clkDiv2k/q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.610    15.033    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  buzzerController/clkDiv2k/q_reg[29]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y96         FDRE (Setup_fdre_C_R)       -0.429    14.843    buzzerController/clkDiv2k/q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 buzzerController/clkDiv2k/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv2k/q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.828ns (19.836%)  route 3.346ns (80.164%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.728     5.331    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  buzzerController/clkDiv2k/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  buzzerController/clkDiv2k/q_reg[1]/Q
                         net (fo=2, routed)           1.311     7.097    buzzerController/clkDiv2k/q_reg_n_0_[1]
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.221 f  buzzerController/clkDiv2k/q[29]_i_10__0/O
                         net (fo=1, routed)           0.641     7.862    buzzerController/clkDiv2k/q[29]_i_10__0_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.986 f  buzzerController/clkDiv2k/q[29]_i_5__0/O
                         net (fo=2, routed)           0.722     8.708    buzzerController/clkDiv2k/q[29]_i_5__0_n_0
    SLICE_X83Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  buzzerController/clkDiv2k/q[29]_i_1__1/O
                         net (fo=29, routed)          0.673     9.505    buzzerController/clkDiv2k/sclk
    SLICE_X82Y94         FDRE                                         r  buzzerController/clkDiv2k/q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.610    15.033    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y94         FDRE                                         r  buzzerController/clkDiv2k/q_reg[21]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y94         FDRE (Setup_fdre_C_R)       -0.429    14.843    buzzerController/clkDiv2k/q_reg[21]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 buzzerController/clkDiv2k/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv2k/q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.828ns (19.836%)  route 3.346ns (80.164%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.728     5.331    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  buzzerController/clkDiv2k/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  buzzerController/clkDiv2k/q_reg[1]/Q
                         net (fo=2, routed)           1.311     7.097    buzzerController/clkDiv2k/q_reg_n_0_[1]
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.221 f  buzzerController/clkDiv2k/q[29]_i_10__0/O
                         net (fo=1, routed)           0.641     7.862    buzzerController/clkDiv2k/q[29]_i_10__0_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.986 f  buzzerController/clkDiv2k/q[29]_i_5__0/O
                         net (fo=2, routed)           0.722     8.708    buzzerController/clkDiv2k/q[29]_i_5__0_n_0
    SLICE_X83Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  buzzerController/clkDiv2k/q[29]_i_1__1/O
                         net (fo=29, routed)          0.673     9.505    buzzerController/clkDiv2k/sclk
    SLICE_X82Y94         FDRE                                         r  buzzerController/clkDiv2k/q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.610    15.033    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y94         FDRE                                         r  buzzerController/clkDiv2k/q_reg[22]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y94         FDRE (Setup_fdre_C_R)       -0.429    14.843    buzzerController/clkDiv2k/q_reg[22]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 buzzerController/clkDiv2k/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv2k/q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.828ns (19.836%)  route 3.346ns (80.164%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.728     5.331    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  buzzerController/clkDiv2k/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  buzzerController/clkDiv2k/q_reg[1]/Q
                         net (fo=2, routed)           1.311     7.097    buzzerController/clkDiv2k/q_reg_n_0_[1]
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.221 f  buzzerController/clkDiv2k/q[29]_i_10__0/O
                         net (fo=1, routed)           0.641     7.862    buzzerController/clkDiv2k/q[29]_i_10__0_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.986 f  buzzerController/clkDiv2k/q[29]_i_5__0/O
                         net (fo=2, routed)           0.722     8.708    buzzerController/clkDiv2k/q[29]_i_5__0_n_0
    SLICE_X83Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  buzzerController/clkDiv2k/q[29]_i_1__1/O
                         net (fo=29, routed)          0.673     9.505    buzzerController/clkDiv2k/sclk
    SLICE_X82Y94         FDRE                                         r  buzzerController/clkDiv2k/q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.610    15.033    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y94         FDRE                                         r  buzzerController/clkDiv2k/q_reg[23]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y94         FDRE (Setup_fdre_C_R)       -0.429    14.843    buzzerController/clkDiv2k/q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 buzzerController/clkDiv2k/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv2k/q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.828ns (19.836%)  route 3.346ns (80.164%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.728     5.331    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  buzzerController/clkDiv2k/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  buzzerController/clkDiv2k/q_reg[1]/Q
                         net (fo=2, routed)           1.311     7.097    buzzerController/clkDiv2k/q_reg_n_0_[1]
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.221 f  buzzerController/clkDiv2k/q[29]_i_10__0/O
                         net (fo=1, routed)           0.641     7.862    buzzerController/clkDiv2k/q[29]_i_10__0_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.986 f  buzzerController/clkDiv2k/q[29]_i_5__0/O
                         net (fo=2, routed)           0.722     8.708    buzzerController/clkDiv2k/q[29]_i_5__0_n_0
    SLICE_X83Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  buzzerController/clkDiv2k/q[29]_i_1__1/O
                         net (fo=29, routed)          0.673     9.505    buzzerController/clkDiv2k/sclk
    SLICE_X82Y94         FDRE                                         r  buzzerController/clkDiv2k/q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.610    15.033    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y94         FDRE                                         r  buzzerController/clkDiv2k/q_reg[24]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y94         FDRE (Setup_fdre_C_R)       -0.429    14.843    buzzerController/clkDiv2k/q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 buzzerController/clkDiv2k/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv2k/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.828ns (19.922%)  route 3.328ns (80.078%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.728     5.331    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  buzzerController/clkDiv2k/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  buzzerController/clkDiv2k/q_reg[1]/Q
                         net (fo=2, routed)           1.311     7.097    buzzerController/clkDiv2k/q_reg_n_0_[1]
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.221 f  buzzerController/clkDiv2k/q[29]_i_10__0/O
                         net (fo=1, routed)           0.641     7.862    buzzerController/clkDiv2k/q[29]_i_10__0_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.986 f  buzzerController/clkDiv2k/q[29]_i_5__0/O
                         net (fo=2, routed)           0.722     8.708    buzzerController/clkDiv2k/q[29]_i_5__0_n_0
    SLICE_X83Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.832 r  buzzerController/clkDiv2k/q[29]_i_1__1/O
                         net (fo=29, routed)          0.655     9.487    buzzerController/clkDiv2k/sclk
    SLICE_X82Y91         FDRE                                         r  buzzerController/clkDiv2k/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.609    15.032    buzzerController/clkDiv2k/clk_raw_IBUF_BUFG
    SLICE_X82Y91         FDRE                                         r  buzzerController/clkDiv2k/q_reg[10]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X82Y91         FDRE (Setup_fdre_C_R)       -0.429    14.842    buzzerController/clkDiv2k/q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  5.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buzzerController/clkDiv1000/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv1000/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.607     1.526    buzzerController/clkDiv1000/clk_raw_IBUF_BUFG
    SLICE_X89Y95         FDRE                                         r  buzzerController/clkDiv1000/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y95         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  buzzerController/clkDiv1000/q_reg[28]/Q
                         net (fo=2, routed)           0.117     1.785    buzzerController/clkDiv1000/q_reg_n_0_[28]
    SLICE_X89Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  buzzerController/clkDiv1000/q_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    buzzerController/clkDiv1000/q_reg[28]_i_1_n_4
    SLICE_X89Y95         FDRE                                         r  buzzerController/clkDiv1000/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.879     2.044    buzzerController/clkDiv1000/clk_raw_IBUF_BUFG
    SLICE_X89Y95         FDRE                                         r  buzzerController/clkDiv1000/q_reg[28]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y95         FDRE (Hold_fdre_C_D)         0.105     1.631    buzzerController/clkDiv1000/q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buzzerController/clkDiv800/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv800/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.606     1.525    buzzerController/clkDiv800/clk_raw_IBUF_BUFG
    SLICE_X85Y95         FDRE                                         r  buzzerController/clkDiv800/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  buzzerController/clkDiv800/q_reg[20]/Q
                         net (fo=2, routed)           0.117     1.784    buzzerController/clkDiv800/q_reg_n_0_[20]
    SLICE_X85Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  buzzerController/clkDiv800/q_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.892    buzzerController/clkDiv800/q_reg[20]_i_1__1_n_4
    SLICE_X85Y95         FDRE                                         r  buzzerController/clkDiv800/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     2.043    buzzerController/clkDiv800/clk_raw_IBUF_BUFG
    SLICE_X85Y95         FDRE                                         r  buzzerController/clkDiv800/q_reg[20]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X85Y95         FDRE (Hold_fdre_C_D)         0.105     1.630    buzzerController/clkDiv800/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buzzerController/clkDiv800/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv800/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.607     1.526    buzzerController/clkDiv800/clk_raw_IBUF_BUFG
    SLICE_X85Y97         FDRE                                         r  buzzerController/clkDiv800/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y97         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  buzzerController/clkDiv800/q_reg[28]/Q
                         net (fo=2, routed)           0.117     1.785    buzzerController/clkDiv800/q_reg_n_0_[28]
    SLICE_X85Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  buzzerController/clkDiv800/q_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.893    buzzerController/clkDiv800/q_reg[28]_i_1__1_n_4
    SLICE_X85Y97         FDRE                                         r  buzzerController/clkDiv800/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.879     2.044    buzzerController/clkDiv800/clk_raw_IBUF_BUFG
    SLICE_X85Y97         FDRE                                         r  buzzerController/clkDiv800/q_reg[28]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X85Y97         FDRE (Hold_fdre_C_D)         0.105     1.631    buzzerController/clkDiv800/q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buzzerController/clkDiv1000/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv1000/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.606     1.525    buzzerController/clkDiv1000/clk_raw_IBUF_BUFG
    SLICE_X89Y92         FDRE                                         r  buzzerController/clkDiv1000/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  buzzerController/clkDiv1000/q_reg[16]/Q
                         net (fo=2, routed)           0.119     1.786    buzzerController/clkDiv1000/q_reg_n_0_[16]
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  buzzerController/clkDiv1000/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    buzzerController/clkDiv1000/q_reg[16]_i_1_n_4
    SLICE_X89Y92         FDRE                                         r  buzzerController/clkDiv1000/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     2.043    buzzerController/clkDiv1000/clk_raw_IBUF_BUFG
    SLICE_X89Y92         FDRE                                         r  buzzerController/clkDiv1000/q_reg[16]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X89Y92         FDRE (Hold_fdre_C_D)         0.105     1.630    buzzerController/clkDiv1000/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buzzerController/clkDiv1000/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv1000/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.607     1.526    buzzerController/clkDiv1000/clk_raw_IBUF_BUFG
    SLICE_X89Y93         FDRE                                         r  buzzerController/clkDiv1000/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  buzzerController/clkDiv1000/q_reg[20]/Q
                         net (fo=2, routed)           0.119     1.787    buzzerController/clkDiv1000/q_reg_n_0_[20]
    SLICE_X89Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  buzzerController/clkDiv1000/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    buzzerController/clkDiv1000/q_reg[20]_i_1_n_4
    SLICE_X89Y93         FDRE                                         r  buzzerController/clkDiv1000/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.879     2.044    buzzerController/clkDiv1000/clk_raw_IBUF_BUFG
    SLICE_X89Y93         FDRE                                         r  buzzerController/clkDiv1000/q_reg[20]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y93         FDRE (Hold_fdre_C_D)         0.105     1.631    buzzerController/clkDiv1000/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buzzerController/clkDiv1000/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv1000/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.607     1.526    buzzerController/clkDiv1000/clk_raw_IBUF_BUFG
    SLICE_X89Y94         FDRE                                         r  buzzerController/clkDiv1000/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  buzzerController/clkDiv1000/q_reg[24]/Q
                         net (fo=2, routed)           0.119     1.787    buzzerController/clkDiv1000/q_reg_n_0_[24]
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  buzzerController/clkDiv1000/q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    buzzerController/clkDiv1000/q_reg[24]_i_1_n_4
    SLICE_X89Y94         FDRE                                         r  buzzerController/clkDiv1000/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.879     2.044    buzzerController/clkDiv1000/clk_raw_IBUF_BUFG
    SLICE_X89Y94         FDRE                                         r  buzzerController/clkDiv1000/q_reg[24]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y94         FDRE (Hold_fdre_C_D)         0.105     1.631    buzzerController/clkDiv1000/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buzzerController/clkDiv800/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv800/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.606     1.525    buzzerController/clkDiv800/clk_raw_IBUF_BUFG
    SLICE_X85Y93         FDRE                                         r  buzzerController/clkDiv800/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y93         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  buzzerController/clkDiv800/q_reg[12]/Q
                         net (fo=2, routed)           0.119     1.786    buzzerController/clkDiv800/q_reg_n_0_[12]
    SLICE_X85Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  buzzerController/clkDiv800/q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.894    buzzerController/clkDiv800/q_reg[12]_i_1__1_n_4
    SLICE_X85Y93         FDRE                                         r  buzzerController/clkDiv800/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     2.043    buzzerController/clkDiv800/clk_raw_IBUF_BUFG
    SLICE_X85Y93         FDRE                                         r  buzzerController/clkDiv800/q_reg[12]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X85Y93         FDRE (Hold_fdre_C_D)         0.105     1.630    buzzerController/clkDiv800/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buzzerController/clkDiv800/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv800/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.606     1.525    buzzerController/clkDiv800/clk_raw_IBUF_BUFG
    SLICE_X85Y94         FDRE                                         r  buzzerController/clkDiv800/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  buzzerController/clkDiv800/q_reg[16]/Q
                         net (fo=2, routed)           0.119     1.786    buzzerController/clkDiv800/q_reg_n_0_[16]
    SLICE_X85Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  buzzerController/clkDiv800/q_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.894    buzzerController/clkDiv800/q_reg[16]_i_1__1_n_4
    SLICE_X85Y94         FDRE                                         r  buzzerController/clkDiv800/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     2.043    buzzerController/clkDiv800/clk_raw_IBUF_BUFG
    SLICE_X85Y94         FDRE                                         r  buzzerController/clkDiv800/q_reg[16]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X85Y94         FDRE (Hold_fdre_C_D)         0.105     1.630    buzzerController/clkDiv800/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buzzerController/clkDiv800/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv800/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.606     1.525    buzzerController/clkDiv800/clk_raw_IBUF_BUFG
    SLICE_X85Y96         FDRE                                         r  buzzerController/clkDiv800/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  buzzerController/clkDiv800/q_reg[24]/Q
                         net (fo=2, routed)           0.119     1.786    buzzerController/clkDiv800/q_reg_n_0_[24]
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  buzzerController/clkDiv800/q_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.894    buzzerController/clkDiv800/q_reg[24]_i_1__1_n_4
    SLICE_X85Y96         FDRE                                         r  buzzerController/clkDiv800/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     2.043    buzzerController/clkDiv800/clk_raw_IBUF_BUFG
    SLICE_X85Y96         FDRE                                         r  buzzerController/clkDiv800/q_reg[24]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X85Y96         FDRE (Hold_fdre_C_D)         0.105     1.630    buzzerController/clkDiv800/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buzzerController/clkDiv800/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzerController/clkDiv800/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.605     1.524    buzzerController/clkDiv800/clk_raw_IBUF_BUFG
    SLICE_X85Y91         FDRE                                         r  buzzerController/clkDiv800/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  buzzerController/clkDiv800/q_reg[4]/Q
                         net (fo=2, routed)           0.119     1.785    buzzerController/clkDiv800/q_reg_n_0_[4]
    SLICE_X85Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  buzzerController/clkDiv800/q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.893    buzzerController/clkDiv800/q_reg[4]_i_1__1_n_4
    SLICE_X85Y91         FDRE                                         r  buzzerController/clkDiv800/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.877     2.042    buzzerController/clkDiv800/clk_raw_IBUF_BUFG
    SLICE_X85Y91         FDRE                                         r  buzzerController/clkDiv800/q_reg[4]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X85Y91         FDRE (Hold_fdre_C_D)         0.105     1.629    buzzerController/clkDiv800/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_raw }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_raw_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y94    buzzerController/clkDiv1000/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y91    buzzerController/clkDiv1000/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y91    buzzerController/clkDiv1000/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y91    buzzerController/clkDiv1000/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y92    buzzerController/clkDiv1000/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y92    buzzerController/clkDiv1000/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y92    buzzerController/clkDiv1000/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y92    buzzerController/clkDiv1000/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y93    buzzerController/clkDiv1000/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkdiv/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   clkdiv/q_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   clkdiv/q_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   clkdiv/q_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   clkdiv/q_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   clkdiv/q_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkdiv/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkdiv/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkdiv/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkdiv/q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    buzzerController/clkDiv2k/q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    buzzerController/clkDiv2k/sclk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    buzzerController/clkDiv800/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    buzzerController/clkDiv800/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    buzzerController/clkDiv800/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    buzzerController/clkDiv800/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    buzzerController/clkDiv800/q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    buzzerController/clkDiv800/q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    buzzerController/clkDiv800/q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    buzzerController/clkDiv800/q_reg[8]/C



