<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/GCNRegBankReassign.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">GCNRegBankReassign.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Try to reassign registers on GFX10+ to reduce register bank conflicts.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUSubtarget_8h_source.html">AMDGPUSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUMCTargetDesc_8h_source.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveInterval_8h_source.html">llvm/CodeGen/LiveInterval.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveIntervals_8h_source.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveRegMatrix_8h_source.html">llvm/CodeGen/LiveRegMatrix.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineLoopInfo_8h_source.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="VirtRegMap_8h_source.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for GCNRegBankReassign.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="GCNRegBankReassign_8cpp__incl.png" border="0" usemap="#alib_2Target_2AMDGPU_2GCNRegBankReassign_8cpp" alt=""/></div>
</div>
</div>
<p><a href="GCNRegBankReassign_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;amdgpu-regbanks-reassign&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed952294a637dc4604987ce7eb3159e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#aed952294a637dc4604987ce7eb3159e0">NUM_VGPR_BANKS</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aed952294a637dc4604987ce7eb3159e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab093f2c493ba38dcda8fc710e5ec4777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#ab093f2c493ba38dcda8fc710e5ec4777">NUM_SGPR_BANKS</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ab093f2c493ba38dcda8fc710e5ec4777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af39511c5407cc365b3fbf39f78cc41bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#af39511c5407cc365b3fbf39f78cc41bf">NUM_BANKS</a>&#160;&#160;&#160;(<a class="el" href="GCNRegBankReassign_8cpp.html#aed952294a637dc4604987ce7eb3159e0">NUM_VGPR_BANKS</a> + <a class="el" href="GCNRegBankReassign_8cpp.html#ab093f2c493ba38dcda8fc710e5ec4777">NUM_SGPR_BANKS</a>)</td></tr>
<tr class="separator:af39511c5407cc365b3fbf39f78cc41bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a863b897a62ed220f4700fb992dd91b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#a863b897a62ed220f4700fb992dd91b1f">SGPR_BANK_OFFSET</a>&#160;&#160;&#160;<a class="el" href="GCNRegBankReassign_8cpp.html#aed952294a637dc4604987ce7eb3159e0">NUM_VGPR_BANKS</a></td></tr>
<tr class="separator:a863b897a62ed220f4700fb992dd91b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4a8e139fd1b098b06ba7eed60eed4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#a4d4a8e139fd1b098b06ba7eed60eed4f">VGPR_BANK_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:a4d4a8e139fd1b098b06ba7eed60eed4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f2600a538544c765010654172339688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#a4f2600a538544c765010654172339688">SGPR_BANK_MASK</a>&#160;&#160;&#160;0xff0</td></tr>
<tr class="separator:a4f2600a538544c765010654172339688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c27d76ae430c8f91a03f611ba1c4e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#a7c27d76ae430c8f91a03f611ba1c4e01">SGPR_BANK_SHIFTED_MASK</a>&#160;&#160;&#160;(<a class="el" href="GCNRegBankReassign_8cpp.html#a4f2600a538544c765010654172339688">SGPR_BANK_MASK</a> &gt;&gt; <a class="el" href="GCNRegBankReassign_8cpp.html#a863b897a62ed220f4700fb992dd91b1f">SGPR_BANK_OFFSET</a>)</td></tr>
<tr class="separator:a7c27d76ae430c8f91a03f611ba1c4e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a6e0c631cc8dd34b9ac6b7af7a5b72dde"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#a6e0c631cc8dd34b9ac6b7af7a5b72dde">STATISTIC</a> (NumStallsDetected, &quot;Number of operand read stalls detected&quot;)</td></tr>
<tr class="separator:a6e0c631cc8dd34b9ac6b7af7a5b72dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d67ecf1a420dd1fbea4dec3c854182"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#a66d67ecf1a420dd1fbea4dec3c854182">STATISTIC</a> (NumStallsRecovered, &quot;Number of operand read stalls recovered&quot;)</td></tr>
<tr class="separator:a66d67ecf1a420dd1fbea4dec3c854182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56bf14ac3c42c5de63c7871e3cc138fa"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#a56bf14ac3c42c5de63c7871e3cc138fa">INITIALIZE_PASS_BEGIN</a> (GCNRegBankReassign, <a class="el" href="BlockFrequencyInfoImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>, &quot;GCN RegBank Reassign&quot;, false, false) <a class="el" href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a>(GCNRegBankReassign</td></tr>
<tr class="separator:a56bf14ac3c42c5de63c7871e3cc138fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a7fe5453609418fa5173dc0a43ca0b2c0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#a7fe5453609418fa5173dc0a43ca0b2c0">VerifyStallCycles</a> (&quot;amdgpu-<a class="el" href="PPCCTRLoops_8cpp.html#a593cc2f204f7b2edc16ee222c37c3196">verify</a>-regbanks-reassign&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Verify stall cycles in the regbanks reassign pass&quot;), <a class="el" href="structllvm_1_1cl_1_1value__desc.html">cl::value_desc</a>(&quot;0|1|2&quot;), cl::init(0), cl::Hidden)</td></tr>
<tr class="separator:a7fe5453609418fa5173dc0a43ca0b2c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030569d5a541b6110f2ae1b6a3413a58"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a></td></tr>
<tr class="separator:a030569d5a541b6110f2ae1b6a3413a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9eec2f8c3d354f78b96a4b49e2e06c"><td class="memItemLeft" align="right" valign="top">GCN RegBank&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#ace9eec2f8c3d354f78b96a4b49e2e06c">Reassign</a></td></tr>
<tr class="separator:ace9eec2f8c3d354f78b96a4b49e2e06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b50c71e9d5b24bd303885020e3b709a"><td class="memItemLeft" align="right" valign="top">GCN RegBank&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html#a0b50c71e9d5b24bd303885020e3b709a">false</a></td></tr>
<tr class="separator:a0b50c71e9d5b24bd303885020e3b709a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Try to reassign registers on GFX10+ to reduce register bank conflicts. </p>
<p >On GFX10 registers are organized in banks. VGPRs have 4 banks assigned in a round-robin fashion: v0, v4, v8... belong to bank 0. v1, v5, v9... to bank 1, etc. SGPRs have 8 banks and allocated in pairs, so that s0:s1, s16:s17, s32:s33 are at bank 0. s2:s3, s18:s19, s34:s35 are at bank 1 etc.</p>
<p >The shader can read one dword from each of these banks once per cycle. If an instruction has to read more register operands from the same bank an additional cycle is needed. HW attempts to pre-load registers through input operand gathering, but a stall cycle may occur if that fails. For example V_FMA_F32 V111 = V0 + V4 * V8 will need 3 cycles to read operands, potentially incuring 2 stall cycles.</p>
<p >The pass tries to reassign registers to reduce bank conflicts.</p>
<p >In this pass bank numbers 0-3 are VGPR banks and 4-11 are SGPR banks, so that 4 has to be subtracted from an SGPR bank number to get the real value. This also corresponds to bit numbers in bank masks used in the pass. </p>

<p class="definition">Definition in file <a class="el" href="GCNRegBankReassign_8cpp_source.html">GCNRegBankReassign.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;amdgpu-regbanks-reassign&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNRegBankReassign_8cpp_source.html#l00055">55</a> of file <a class="el" href="GCNRegBankReassign_8cpp_source.html">GCNRegBankReassign.cpp</a>.</p>

</div>
</div>
<a id="af39511c5407cc365b3fbf39f78cc41bf" name="af39511c5407cc365b3fbf39f78cc41bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af39511c5407cc365b3fbf39f78cc41bf">&#9670;&nbsp;</a></span>NUM_BANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_BANKS&#160;&#160;&#160;(<a class="el" href="GCNRegBankReassign_8cpp.html#aed952294a637dc4604987ce7eb3159e0">NUM_VGPR_BANKS</a> + <a class="el" href="GCNRegBankReassign_8cpp.html#ab093f2c493ba38dcda8fc710e5ec4777">NUM_SGPR_BANKS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNRegBankReassign_8cpp_source.html#l00059">59</a> of file <a class="el" href="GCNRegBankReassign_8cpp_source.html">GCNRegBankReassign.cpp</a>.</p>

</div>
</div>
<a id="ab093f2c493ba38dcda8fc710e5ec4777" name="ab093f2c493ba38dcda8fc710e5ec4777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab093f2c493ba38dcda8fc710e5ec4777">&#9670;&nbsp;</a></span>NUM_SGPR_BANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_SGPR_BANKS&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNRegBankReassign_8cpp_source.html#l00058">58</a> of file <a class="el" href="GCNRegBankReassign_8cpp_source.html">GCNRegBankReassign.cpp</a>.</p>

</div>
</div>
<a id="aed952294a637dc4604987ce7eb3159e0" name="aed952294a637dc4604987ce7eb3159e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed952294a637dc4604987ce7eb3159e0">&#9670;&nbsp;</a></span>NUM_VGPR_BANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_VGPR_BANKS&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNRegBankReassign_8cpp_source.html#l00057">57</a> of file <a class="el" href="GCNRegBankReassign_8cpp_source.html">GCNRegBankReassign.cpp</a>.</p>

</div>
</div>
<a id="a4f2600a538544c765010654172339688" name="a4f2600a538544c765010654172339688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f2600a538544c765010654172339688">&#9670;&nbsp;</a></span>SGPR_BANK_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SGPR_BANK_MASK&#160;&#160;&#160;0xff0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNRegBankReassign_8cpp_source.html#l00062">62</a> of file <a class="el" href="GCNRegBankReassign_8cpp_source.html">GCNRegBankReassign.cpp</a>.</p>

</div>
</div>
<a id="a863b897a62ed220f4700fb992dd91b1f" name="a863b897a62ed220f4700fb992dd91b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863b897a62ed220f4700fb992dd91b1f">&#9670;&nbsp;</a></span>SGPR_BANK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SGPR_BANK_OFFSET&#160;&#160;&#160;<a class="el" href="GCNRegBankReassign_8cpp.html#aed952294a637dc4604987ce7eb3159e0">NUM_VGPR_BANKS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNRegBankReassign_8cpp_source.html#l00060">60</a> of file <a class="el" href="GCNRegBankReassign_8cpp_source.html">GCNRegBankReassign.cpp</a>.</p>

</div>
</div>
<a id="a7c27d76ae430c8f91a03f611ba1c4e01" name="a7c27d76ae430c8f91a03f611ba1c4e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c27d76ae430c8f91a03f611ba1c4e01">&#9670;&nbsp;</a></span>SGPR_BANK_SHIFTED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SGPR_BANK_SHIFTED_MASK&#160;&#160;&#160;(<a class="el" href="GCNRegBankReassign_8cpp.html#a4f2600a538544c765010654172339688">SGPR_BANK_MASK</a> &gt;&gt; <a class="el" href="GCNRegBankReassign_8cpp.html#a863b897a62ed220f4700fb992dd91b1f">SGPR_BANK_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNRegBankReassign_8cpp_source.html#l00063">63</a> of file <a class="el" href="GCNRegBankReassign_8cpp_source.html">GCNRegBankReassign.cpp</a>.</p>

</div>
</div>
<a id="a4d4a8e139fd1b098b06ba7eed60eed4f" name="a4d4a8e139fd1b098b06ba7eed60eed4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4a8e139fd1b098b06ba7eed60eed4f">&#9670;&nbsp;</a></span>VGPR_BANK_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VGPR_BANK_MASK&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNRegBankReassign_8cpp_source.html#l00061">61</a> of file <a class="el" href="GCNRegBankReassign_8cpp_source.html">GCNRegBankReassign.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a56bf14ac3c42c5de63c7871e3cc138fa" name="a56bf14ac3c42c5de63c7871e3cc138fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56bf14ac3c42c5de63c7871e3cc138fa">&#9670;&nbsp;</a></span>INITIALIZE_PASS_BEGIN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">GCNRegBankReassign&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="BlockFrequencyInfoImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;GCN RegBank Reassign&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e0c631cc8dd34b9ac6b7af7a5b72dde" name="a6e0c631cc8dd34b9ac6b7af7a5b72dde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e0c631cc8dd34b9ac6b7af7a5b72dde">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumStallsDetected&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of operand read stalls detected&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66d67ecf1a420dd1fbea4dec3c854182" name="a66d67ecf1a420dd1fbea4dec3c854182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66d67ecf1a420dd1fbea4dec3c854182">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumStallsRecovered&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of operand read stalls recovered&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a030569d5a541b6110f2ae1b6a3413a58" name="a030569d5a541b6110f2ae1b6a3413a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030569d5a541b6110f2ae1b6a3413a58">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEBUG_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNRegBankReassign_8cpp_source.html#l00269">269</a> of file <a class="el" href="GCNRegBankReassign_8cpp_source.html">GCNRegBankReassign.cpp</a>.</p>

</div>
</div>
<a id="a0b50c71e9d5b24bd303885020e3b709a" name="a0b50c71e9d5b24bd303885020e3b709a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b50c71e9d5b24bd303885020e3b709a">&#9670;&nbsp;</a></span>false</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GCN RegBank false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNRegBankReassign_8cpp_source.html#l00270">270</a> of file <a class="el" href="GCNRegBankReassign_8cpp_source.html">GCNRegBankReassign.cpp</a>.</p>

</div>
</div>
<a id="ace9eec2f8c3d354f78b96a4b49e2e06c" name="ace9eec2f8c3d354f78b96a4b49e2e06c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace9eec2f8c3d354f78b96a4b49e2e06c">&#9670;&nbsp;</a></span>Reassign</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GCN RegBank Reassign</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNRegBankReassign_8cpp_source.html#l00269">269</a> of file <a class="el" href="GCNRegBankReassign_8cpp_source.html">GCNRegBankReassign.cpp</a>.</p>

</div>
</div>
<a id="a7fe5453609418fa5173dc0a43ca0b2c0" name="a7fe5453609418fa5173dc0a43ca0b2c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fe5453609418fa5173dc0a43ca0b2c0">&#9670;&nbsp;</a></span>VerifyStallCycles</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; VerifyStallCycles(&quot;amdgpu-<a class="el" href="PPCCTRLoops_8cpp.html#a593cc2f204f7b2edc16ee222c37c3196">verify</a>-regbanks-reassign&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Verify stall cycles in the regbanks reassign pass&quot;), <a class="el" href="structllvm_1_1cl_1_1value__desc.html">cl::value_desc</a>(&quot;0|1|2&quot;), cl::init(0), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;amdgpu-<a class="el" href="PPCCTRLoops_8cpp.html#a593cc2f204f7b2edc16ee222c37c3196">verify</a>-regbanks-reassign&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Verify stall cycles in the regbanks reassign pass&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1value__desc.html">cl::value_desc</a>(&quot;0|1|2&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(0)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:25:16 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
