// Seed: 3842312208
module module_0 (
    input tri id_0,
    input wor id_1
);
  tri1 id_3;
  assign id_3 = ~$display + id_0;
  assign id_3 = id_0 == 1;
  assign id_3 = 1;
  integer id_4 (
      id_1,
      (1),
      id_0
  );
  wire id_5;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  wire  id_3,
    output tri0  id_4,
    output uwire id_5,
    output tri0  id_6,
    output tri   id_7,
    output uwire id_8,
    input  uwire id_9
);
  logic [7:0] id_11 = id_11[1];
  module_0(
      id_2, id_3
  );
endmodule
