INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Lab1/Lab1.srcs/sources_1/new/H1_half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1_half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Lab1/Lab1.srcs/sources_1/new/test_half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_half_adder
