Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec  1 15:25:51 2023
| Host         : DESKTOP-BRUHM76 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   120 |
|    Minimum number of control sets                        |   120 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   257 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   120 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    24 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     4 |
| >= 16              |    70 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1926 |          468 |
| No           | No                    | Yes                    |             128 |           36 |
| No           | Yes                   | No                     |            1301 |          450 |
| Yes          | No                    | No                     |             601 |          188 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1515 |          507 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |                                                                            Enable Signal                                                                           |                                                       Set/Reset Signal                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                            |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/finish/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | system_i/uP_control/finish/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                        |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/finish/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | system_i/uP_control/finish/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                        |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                       |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                    | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/finish/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                             |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                      |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                       |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                      | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                          |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                 | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                               |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                   | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                               |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                    |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                       | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                     |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                       |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                   | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                 |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                     | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                 |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/BRAM1/axi_bram_reader_1/inst/bram_reader_v1_0_S00_AXI_inst/axi_araddr[16]_i_1_n_0                                  |                2 |              5 |         2.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |                2 |              5 |         2.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |                2 |              5 |         2.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/BRAM2/axi_bram_reader_1/inst/bram_reader_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                     |                2 |              5 |         2.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                               |                2 |              5 |         2.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/trigger_indexes_mem/axi_bram_reader_0/inst/bram_reader_v1_0_S00_AXI_inst/axi_araddr[14]_i_1_n_0                    |                2 |              5 |         2.50 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/Procesamiento1/coherent_average_0/inst/FSM_onehot_state[5]_i_1_n_0                                                                                        | system_i/Procesamiento1/coherent_average_0/inst/finished_reg_i_1_n_0                                                        |                2 |              6 |         3.00 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    |                                                                                                                                                                    | system_i/Procesamiento1/coherent_average_0/inst/finished_reg_i_1_n_0                                                        |                3 |              6 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                       | system_i/uP/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                              |                2 |              6 |         3.00 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/Procesamiento/coherent_average_0/inst/FSM_onehot_state[5]_i_1_n_0                                                                                         | system_i/Procesamiento/coherent_average_0/inst/bram_index_addr_reg[9]_i_1_n_0                                               |                2 |              6 |         3.00 |
|  system_i/BRAM2/bram_switch_0/inst/BUFGMUX_inst_n_0 |                                                                                                                                                                    |                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                            | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                3 |              8 |         2.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                   |                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]           |                2 |              8 |         4.00 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/Procesamiento/coherent_average_0/inst/bram_index_addr_reg[9]_i_2_n_0                                                                                      | system_i/Procesamiento/coherent_average_0/inst/bram_index_addr_reg[9]_i_1_n_0                                               |                4 |             10 |         2.50 |
|  system_i/BRAM1/bram_switch_0/inst/bram_portc_clk   |                                                                                                                                                                    |                                                                                                                             |                8 |             11 |         1.38 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                       |                4 |             11 |         2.75 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                               |                5 |             11 |         2.20 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                4 |             11 |         2.75 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                 |                4 |             11 |         2.75 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                4 |             11 |         2.75 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/finish/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                        |                4 |             11 |         2.75 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                      |                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0 |                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                      |                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                      |                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/trigger_indexes_mem/axi_bram_reader_0/inst/bram_reader_v1_0_S00_AXI_inst/axi_arready0                                                                     | system_i/trigger_indexes_mem/axi_bram_reader_0/inst/bram_reader_v1_0_S00_AXI_inst/axi_araddr[14]_i_1_n_0                    |                4 |             13 |         3.25 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                |                                                                                                                             |                4 |             13 |         3.25 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |                7 |             14 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                 |                                                                                                                             |                4 |             14 |         3.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                        |                                                                                                                             |                3 |             14 |         4.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/BRAM1/axi_bram_reader_1/inst/bram_reader_v1_0_S00_AXI_inst/axi_arready0                                                                                   | system_i/BRAM1/axi_bram_reader_1/inst/bram_reader_v1_0_S00_AXI_inst/axi_araddr[16]_i_1_n_0                                  |                4 |             15 |         3.75 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/Procesamiento/coherent_average_0/inst/bram_index_data_reg[15]_i_2_n_0                                                                                     | system_i/Procesamiento/coherent_average_0/inst/bram_index_data_reg[15]_i_1_n_0                                              |                7 |             16 |         2.29 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                8 |             18 |         2.25 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                      |                                                                                                                             |               10 |             26 |         2.60 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[1]_0[0]              |                                                                                                                             |               11 |             26 |         2.36 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    |                                                                                                                                                                    | system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0                                                                 |               10 |             28 |         2.80 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                       | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |               14 |             30 |         2.14 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/Procesamiento/promedio_lineal_0/inst/data_out_valid                                                                                                       | system_i/trigger_simulator_0/inst/counter_cont[31]_i_1_n_0                                                                  |                9 |             32 |         3.56 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/uP/rst_ps7_0_125M/U0/peripheral_aresetn[0]                                                                                                                | system_i/trigger_simulator_0/inst/trigger_level_k_mult_div[31]_i_1_n_0                                                      |               12 |             32 |         2.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                  | system_i/uP_control/Trigger/U0/bus2ip_reset                                                                                 |                7 |             32 |         4.57 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                    | system_i/uP_control/Trigger/U0/bus2ip_reset                                                                                 |               13 |             32 |         2.46 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/Procesamiento/coherent_average_0/inst/averaged_cycles[31]_i_1_n_0                                                                                         | system_i/Procesamiento/coherent_average_0/inst/bram_index_addr_reg[9]_i_1_n_0                                               |                9 |             32 |         3.56 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | system_i/uP_control/Trigger/U0/bus2ip_reset                                                                                 |               10 |             32 |         3.20 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                  | system_i/uP_control/Trigger/U0/bus2ip_reset                                                                                 |                8 |             32 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                       |                9 |             32 |         3.56 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                               | system_i/uP_control/Level_detect/U0/bus2ip_reset                                                                            |                8 |             32 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                             | system_i/uP_control/Level_detect/U0/bus2ip_reset                                                                            |                9 |             32 |         3.56 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                             | system_i/uP_control/Level_detect/U0/bus2ip_reset                                                                            |                8 |             32 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                              | system_i/uP_control/Level_detect/U0/bus2ip_reset                                                                            |               12 |             32 |         2.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                               | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                9 |             32 |         3.56 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                            | system_i/uP_control/Control_and_Nca/U0/bus2ip_reset                                                                         |               11 |             32 |         2.91 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                          | system_i/uP_control/Control_and_Nca/U0/bus2ip_reset                                                                         |               13 |             32 |         2.46 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                          | system_i/uP_control/Control_and_Nca/U0/bus2ip_reset                                                                         |               13 |             32 |         2.46 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                            | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                               |                7 |             32 |         4.57 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                | system_i/uP_control/DAC_and_M/U0/bus2ip_reset                                                                               |               13 |             32 |         2.46 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                 | system_i/uP_control/DAC_and_M/U0/bus2ip_reset                                                                               |               13 |             32 |         2.46 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                  | system_i/uP_control/DAC_and_M/U0/bus2ip_reset                                                                               |               11 |             32 |         2.91 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                | system_i/uP_control/DAC_and_M/U0/bus2ip_reset                                                                               |               16 |             32 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                7 |             32 |         4.57 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                             | system_i/uP_control/K_and_log2div/U0/bus2ip_reset                                                                           |               11 |             32 |         2.91 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                            | system_i/uP_control/K_and_log2div/U0/bus2ip_reset                                                                           |               10 |             32 |         3.20 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                              | system_i/uP_control/K_and_log2div/U0/bus2ip_reset                                                                           |               10 |             32 |         3.20 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                              | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                 |                6 |             32 |         5.33 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/finish/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | system_i/uP_control/finish/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                        |                8 |             32 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                           | system_i/uP_control/Control_and_Nca/U0/bus2ip_reset                                                                         |                9 |             32 |         3.56 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/Procesamiento1/coherent_average_0/inst/averaged_cycles[31]_i_1_n_0                                                                                        | system_i/Procesamiento1/coherent_average_0/inst/finished_reg_i_1_n_0                                                        |                9 |             32 |         3.56 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg                                                                                                        |                                                                                                                             |               13 |             32 |         2.46 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/Procesamiento/coherent_average_0/inst/index_3[15]_i_1_n_0                                                                                                 | system_i/Procesamiento/coherent_average_0/inst/bram_index_addr_reg[9]_i_1_n_0                                               |               11 |             32 |         2.91 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg                                                                                                         |                                                                                                                             |               11 |             32 |         2.91 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                            | system_i/uP_control/K_and_log2div/U0/bus2ip_reset                                                                           |                9 |             32 |         3.56 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/trigger_simulator_0/inst/counter_ext[31]_i_1_n_0                                                                                                          | system_i/trigger_simulator_0/inst/counter_cont2                                                                             |               10 |             33 |         3.30 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                   |                                                                                                                             |                9 |             34 |         3.78 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                             |                                                                                                                             |                8 |             35 |         4.38 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/Trigger/U0/bus2ip_reset                                                                                 |               12 |             36 |         3.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/Control_and_Nca/U0/bus2ip_reset                                                                         |               12 |             36 |         3.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/Level_detect/U0/bus2ip_reset                                                                            |               16 |             36 |         2.25 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/K_and_log2div/U0/bus2ip_reset                                                                           |               15 |             36 |         2.40 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/DAC_and_M/U0/bus2ip_reset                                                                               |               16 |             36 |         2.25 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/finish/U0/bus2ip_reset                                                                                  |                8 |             37 |         4.62 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                 |                                                                                                                             |               14 |             47 |         3.36 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                        |                                                                                                                             |               12 |             47 |         3.92 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/Procesamiento/coherent_average_0/inst/index[15]_i_1_n_0                                                                                                   | system_i/Procesamiento/coherent_average_0/inst/bram_index_addr_reg[9]_i_1_n_0                                               |               15 |             48 |         3.20 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]              |                                                                                                                             |               18 |             52 |         2.89 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                          |                                                                                                                             |               19 |             52 |         2.74 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                      |                                                                                                                             |               14 |             52 |         3.71 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                      |                                                                                                                             |               15 |             52 |         3.47 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    |                                                                                                                                                                    | system_i/level_detector_0/inst/p_0_in                                                                                       |               20 |             62 |         3.10 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                 |                                                                                                                             |               16 |             64 |         4.00 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/Procesamiento1/coherent_average_0/inst/wr_data[31]_i_1_n_0                                                                                                | system_i/Procesamiento1/coherent_average_0/inst/finished_reg_i_1_n_0                                                        |               27 |             64 |         2.37 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/Procesamiento/promedio_lineal_0/inst/data_out_valid                                                                                                       | system_i/trigger_simulator_0/inst/state[0]_i_1_n_0                                                                          |               18 |             66 |         3.67 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    |                                                                                                                                                                    | system_i/trigger_simulator_0/inst/counter_cont2                                                                             |               24 |             70 |         2.92 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                         |               41 |            128 |         3.12 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                        |               45 |            128 |         2.84 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                              |               43 |            128 |         2.98 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                            |               46 |            128 |         2.78 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                      |               46 |            128 |         2.78 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    |                                                                                                                                                                    | system_i/Procesamiento/promedio_lineal_0/inst/N[31]_i_1_n_0                                                                 |               34 |            128 |         3.76 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    |                                                                                                                                                                    | system_i/Procesamiento1/promedio_lineal_0/inst/N[31]_i_1_n_0                                                                |               34 |            128 |         3.76 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    | system_i/Procesamiento1/coherent_average_0/inst/index[14]_i_1_n_0                                                                                                  | system_i/Procesamiento1/coherent_average_0/inst/finished_reg_i_1_n_0                                                        |               64 |            144 |         2.25 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk    |                                                                                                                                                                    |                                                                                                                             |               73 |            277 |         3.79 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    |                                                                                                                             |              386 |           1633 |         4.23 |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


