# **Gate-Level Modeling in Verilog**

## **1. Introduction**
Gate-level modeling in Verilog describes circuits using **logic gates** rather than behavioral constructs. It is used for low-level hardware design and verification.

ðŸ”¹ **Why use gate-level modeling?**  
- Represents hardware at the **transistor level**.  
- Helps in **circuit optimization** and **timing analysis**.  
- Useful for **design verification** and **post-synthesis simulation**.

---

## **2. Basic Logic Gates in Verilog**
Verilog provides **built-in primitives** for basic gates.

| **Gate** | **Symbol** | **Syntax** |
|----------|-----------|------------|
| AND      | `&`       | `and G1 (out, a, b);` |
| OR       | `|`       | `or G2 (out, a, b);` |
| NOT      | `~`       | `not G3 (out, a);` |
| NAND     | `~&`      | `nand G4 (out, a, b);` |
| NOR      | `~|`      | `nor G5 (out, a, b);` |
| XOR      | `^`       | `xor G6 (out, a, b);` |
| XNOR     | `~^`      | `xnor G7 (out, a, b);` |

---

## **3. Gate-Level Design Example**
### **A. 2-Input AND Gate**
```verilog
module and_gate(output y, input a, b);
    and G1(y, a, b);
endmodule
```
âœ” **Usage:** Implements an AND gate.

---

### **B. 2-to-1 Multiplexer (MUX)**
```verilog
module mux_2x1(output y, input a, b, sel);
    wire nsel, a_sel, b_sel;
    
    not G1(nsel, sel);
    and G2(a_sel, a, nsel);
    and G3(b_sel, b, sel);
    or  G4(y, a_sel, b_sel);
endmodule
```
âœ” **Usage:** Implements a **MUX using gates**.

---

### **C. 1-Bit Full Adder**
```verilog
module full_adder(output sum, carry, input a, b, cin);
    wire axb, ab, axb_cin;
    
    xor G1(axb, a, b);
    xor G2(sum, axb, cin);
    and G3(ab, a, b);
    and G4(axb_cin, axb, cin);
    or  G5(carry, ab, axb_cin);
endmodule
```
âœ” **Usage:** Adds two **1-bit binary numbers**.

---

## **4. Gate Delays**
Delays define **propagation time**.

```verilog
and #5 G1(y, a, b);  // 5-time unit delay
```
âœ” **Usage:** Simulates **real gate delays**.

---

## **5. Limitations of Gate-Level Modeling**
- **Hard to read and modify** for large circuits.
- **No high-level abstraction**, making it inefficient.
- **Used mainly for verification** rather than design.

---

## **6. Conclusion**
- **Gate-level modeling** represents digital circuits using logic gates.
- **Basic gates** include AND, OR, XOR, NAND, NOR, etc.
- Used for **low-level circuit design** and **post-synthesis verification**.
