INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Xilinx/vivado2021.2/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OpenMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Xilinx/vivado2021.2/OpenMIPS/OpenMIPS.srcs/sim_1/new/OpenMIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OpenMIPS_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Xilinx/vivado2021.2/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
