{"vcs1":{"timestamp_begin":1681592877.570608059, "rt":0.91, "ut":0.11, "st":0.13}}
{"vcselab":{"timestamp_begin":1681592878.511688737, "rt":0.98, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681592879.514639755, "rt":0.76, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681592877.277782537}
{"VCS_COMP_START_TIME": 1681592877.277782537}
{"VCS_COMP_END_TIME": 1681592880.937981968}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337592}}
{"stitch_vcselab": {"peak_mem": 222624}}
