0.7
2020.2
Nov 14 2025
19:37:27
C:/Users/ignac/Downloads/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,,,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_alu.v,1768774412,verilog,,,,tb_alu,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_alu_control.v,1768774295,verilog,,,,tb_alu_control,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_control_unit.v,1768771966,verilog,,,,tb_control_unit,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_dmem_rv32.v,1768779009,verilog,,,,tb_dmem_rv32,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_ex_mem_reg.v,1768777951,verilog,,,,tb_ex_mem_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_ex_stage.v,1768777032,verilog,,,,tb_ex_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_forwarding_unit.v,1768827927,verilog,,,,tb_forwarding_unit,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_hazard_detection_unit.v,1768830118,verilog,,,,tb_hazard_detection_unit,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_id_ex_reg.v,1768773536,verilog,,,,tb_id_ex_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_id_stage.v,1768773036,verilog,,,,tb_id_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_if_id.v,1768769928,verilog,,,,tb_if_id,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_if_stage.v,1768826191,verilog,,,,tb_if_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_imm_gen.v,1768771358,verilog,,,,tb_imm_gen,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_mem_stage.v,1768779495,verilog,,,,tb_mem_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_mem_wb_reg.v,1768779727,verilog,,,,tb_mem_wb_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_regfile.v,1768770702,verilog,,,,tb_regfile,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_top.v,1768857083,verilog,,,,tb_top,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_wb_stage.v,1768780111,verilog,,,,tb_wb_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/alu.v,1768845383,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/alu_control.v,,alu,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/alu_control.v,1768773790,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/control_unit.v,,alu_control,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/control_unit.v,1768860521,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v,,control_unit,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v,1768862851,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/dmem_rv32.v,,cpu_top,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/dmem_rv32.v,1768849190,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/ex_mem_reg.v,,dmem_rv32,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/ex_mem_reg.v,1768860891,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/ex_stage.v,,ex_mem_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/ex_stage.v,1768862324,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/forwarding_unit.v,,ex_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/forwarding_unit.v,1768827870,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/hazard_detection_unit.v,,forwarding_unit,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/hazard_detection_unit.v,1768830080,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/id_ex_reg.v,,hazard_detection_unit,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/id_ex_reg.v,1768860702,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/id_stage.v,,id_ex_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/id_stage.v,1768842639,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/if_id_reg.v,,id_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/if_id_reg.v,1768769528,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/if_stage.v,,if_id_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/if_stage.v,1768826426,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/imem_simple.v,,if_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/imem_simple.v,1768826456,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/imm_gen.v,,imem_simple,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/imm_gen.v,1768771305,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/mem_stage.v,,imm_gen,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/mem_stage.v,1768779375,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/mem_wb_reg.v,,mem_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/mem_wb_reg.v,1768779663,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/pc_reg.v,,mem_wb_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/pc_reg.v,1768767091,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/regfile.v,,pc_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/regfile.v,1768846320,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/wb_stage.v,,regfile,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/wb_stage.v,1768779914,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_top.v,,wb_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
