read -sv run_verilog_mid/adder_32b_17_64_fc32ab022949a369edfe2800600a323a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_64_fc32ab022949a369edfe2800600a323a_yosys.v
