{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620379094890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620379094898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 10:18:14 2021 " "Processing started: Fri May 07 10:18:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620379094898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620379094898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SeqShiftUnit_Demo -c SeqShiftUnit_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off SeqShiftUnit_Demo -c SeqShiftUnit_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620379094898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620379095906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620379095906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqshiftunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqshiftunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqShiftUnit-Behavioral " "Found design unit 1: SeqShiftUnit-Behavioral" {  } { { "SeqShiftUnit.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620379107705 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqShiftUnit " "Found entity 1: SeqShiftUnit" {  } { { "SeqShiftUnit.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620379107705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620379107705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/ClkDividerN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620379107709 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/ClkDividerN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620379107709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620379107709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqshiftunit_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seqshiftunit_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SeqShiftUnit_Demo " "Found entity 1: SeqShiftUnit_Demo" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit_Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620379107712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620379107712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "output_files/Bin7SegDecoder.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/output_files/Bin7SegDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620379107717 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "output_files/Bin7SegDecoder.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/output_files/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620379107717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620379107717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SeqShiftUnit_Demo " "Elaborating entity \"SeqShiftUnit_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620379107753 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit_Demo.bdf" { { 280 160 328 296 "SW\[7..0\]" "" } { 296 160 328 312 "SW\[8\]" "" } { 312 160 328 328 "SW\[9\]" "" } { 328 160 328 344 "SW\[10\]" "" } { 344 160 328 360 "SW\[11\]" "" } { 360 160 328 376 "SW\[12\]" "" } { 376 160 328 392 "SW\[13\]" "" } { 192 464 632 208 "SW\[17\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1620379107753 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit_Demo.bdf" { { 280 160 328 296 "SW\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1620379107753 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[8\] SW8 " "Converted element name(s) from \"SW\[8\]\" to \"SW8\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit_Demo.bdf" { { 296 160 328 312 "SW\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1620379107753 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[9\] SW9 " "Converted element name(s) from \"SW\[9\]\" to \"SW9\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit_Demo.bdf" { { 312 160 328 328 "SW\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1620379107753 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[10\] SW10 " "Converted element name(s) from \"SW\[10\]\" to \"SW10\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit_Demo.bdf" { { 328 160 328 344 "SW\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1620379107753 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[11\] SW11 " "Converted element name(s) from \"SW\[11\]\" to \"SW11\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit_Demo.bdf" { { 344 160 328 360 "SW\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1620379107753 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[12\] SW12 " "Converted element name(s) from \"SW\[12\]\" to \"SW12\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit_Demo.bdf" { { 360 160 328 376 "SW\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1620379107753 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[13\] SW13 " "Converted element name(s) from \"SW\[13\]\" to \"SW13\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit_Demo.bdf" { { 376 160 328 392 "SW\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1620379107753 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[17\] SW17 " "Converted element name(s) from \"SW\[17\]\" to \"SW17\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit_Demo.bdf" { { 192 464 632 208 "SW\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1620379107753 ""}  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit_Demo.bdf" { { 280 160 328 296 "SW\[7..0\]" "" } { 296 160 328 312 "SW\[8\]" "" } { 312 160 328 328 "SW\[9\]" "" } { 328 160 328 344 "SW\[10\]" "" } { 344 160 328 360 "SW\[11\]" "" } { 360 160 328 376 "SW\[12\]" "" } { 376 160 328 392 "SW\[13\]" "" } { 192 464 632 208 "SW\[17\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1620379107753 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "HEX0 \"decOut_n\[6..0\]\" (ID Bin7SegDecoder:inst1) " "Width mismatch in HEX0 -- source is \"\"decOut_n\[6..0\]\" (ID Bin7SegDecoder:inst1)\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit_Demo.bdf" { { 128 960 1000 128 "" "" } { 96 752 960 176 "inst1" "" } { 120 1000 1176 136 "HEX0" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620379107755 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "binInput\[3..0\] Bin7SegDecoder inst1 \"dataOut\[7..0\]\" (ID SeqShiftUnit:inst) " "Width mismatch in port \"binInput\[3..0\]\" of instance \"inst1\" and type Bin7SegDecoder -- source is \"\"dataOut\[7..0\]\" (ID SeqShiftUnit:inst)\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto6/Parte2/SeqShiftUnit_Demo.bdf" { { 128 736 752 128 "" "" } { 128 736 736 272 "" "" } { 272 720 736 272 "" "" } { 272 736 848 272 "" "" } { 240 528 720 416 "inst" "" } { 96 752 960 176 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620379107755 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620379107755 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620379107887 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 07 10:18:27 2021 " "Processing ended: Fri May 07 10:18:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620379107887 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620379107887 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620379107887 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620379107887 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620379108470 ""}
