Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Mon Jan 22 15:22:48 2018
| Host              : commlab-server.uni.lux running 64-bit unknown
| Command           : report_timing -file ./report/filter_top_timing_synth.rpt
| Design            : filter_top
| Device            : 7k410t-ffg900
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 xn_channel_U/raddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            xn_channel_U/mem_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.485ns (20.589%)  route 1.871ns (79.411%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 4.654 - 3.300 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=22156, unset)        1.493     1.493    xn_channel_U/ap_clk
                                                                      r  xn_channel_U/raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.726 f  xn_channel_U/raddr_reg[2]/Q
                         net (fo=5, unplaced)         0.444     2.170    xn_channel_U/n_2_raddr_reg[2]
                         LUT4 (Prop_lut4_I1_O)        0.123     2.293 r  xn_channel_U/mem_reg_0_i_37/O
                         net (fo=1, unplaced)         0.270     2.563    xn_channel_U/n_2_mem_reg_0_i_37
                         LUT6 (Prop_lut6_I0_O)        0.043     2.606 r  xn_channel_U/mem_reg_0_i_33/O
                         net (fo=3, unplaced)         0.260     2.866    xn_channel_U/n_2_mem_reg_0_i_33
                         LUT2 (Prop_lut2_I0_O)        0.043     2.909 r  xn_channel_U/mem_reg_0_i_31/O
                         net (fo=4, unplaced)         0.431     3.340    xn_channel_U/n_2_mem_reg_0_i_31
                         LUT3 (Prop_lut3_I0_O)        0.043     3.383 r  xn_channel_U/mem_reg_0_i_4/O
                         net (fo=5, unplaced)         0.466     3.849    xn_channel_U/n_2_mem_reg_0_i_4
                         RAMB36E1                                     r  xn_channel_U/mem_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk
                         net (fo=22156, unset)        1.354     4.654    xn_channel_U/ap_clk
                                                                      r  xn_channel_U/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.000     4.654    
                         clock uncertainty           -0.035     4.618    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.416     4.202    xn_channel_U/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.202    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  0.354    




