-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "12/18/2020 00:23:28"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MatrixDotProduct IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk_in : IN std_logic;
	rst_n : IN std_logic;
	rdreq_n : IN std_logic;
	goreq_n : IN std_logic;
	ncol_n : IN std_logic;
	nrow_n : IN std_logic;
	wgrant_n : OUT std_logic;
	rdgrant_n : OUT std_logic;
	gogrant_n : OUT std_logic;
	finish_n : OUT std_logic;
	beep : OUT std_logic;
	seg : OUT std_logic_vector(7 DOWNTO 0);
	dig : OUT std_logic_vector(3 DOWNTO 0)
	);
END MatrixDotProduct;

-- Design Ports Information
-- wgrant_n	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rdgrant_n	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gogrant_n	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- finish_n	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- beep	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[0]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[1]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[2]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[3]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[4]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[5]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[6]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg[7]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dig[0]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dig[1]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dig[2]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dig[3]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst_n	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rdreq_n	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_in	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- goreq_n	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ncol_n	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nrow_n	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF MatrixDotProduct IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk_in : std_logic;
SIGNAL ww_rst_n : std_logic;
SIGNAL ww_rdreq_n : std_logic;
SIGNAL ww_goreq_n : std_logic;
SIGNAL ww_ncol_n : std_logic;
SIGNAL ww_nrow_n : std_logic;
SIGNAL ww_wgrant_n : std_logic;
SIGNAL ww_rdgrant_n : std_logic;
SIGNAL ww_gogrant_n : std_logic;
SIGNAL ww_finish_n : std_logic;
SIGNAL ww_beep : std_logic;
SIGNAL ww_seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_dig : std_logic_vector(3 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_n~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_in~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT31\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT12\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT13\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT14\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT15\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT16\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT17\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT18\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT19\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT20\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT21\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT22\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT23\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT24\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT25\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT26\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT27\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~0\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~2\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~4\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~5\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~6\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~7\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \clk_in~input_o\ : std_logic;
SIGNAL \clk_in~inputclkctrl_outclk\ : std_logic;
SIGNAL \rst_n~input_o\ : std_logic;
SIGNAL \rdreq_n~input_o\ : std_logic;
SIGNAL \goreq_n~input_o\ : std_logic;
SIGNAL \MdM|Ctrl|Selector7~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state.while_row1~q\ : std_logic;
SIGNAL \MdM|Ctrl|Selector8~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state.while_col2~q\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state~23_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state.mac~q\ : std_logic;
SIGNAL \MdM|Ctrl|Selector9~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state.get_first~q\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state~25_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state.get_second~q\ : std_logic;
SIGNAL \MdM|Ctrl|next_r1[5]~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state~21_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state.store~q\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c1[0]~0_combout\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \RowReader0|curr_col[0]~5_combout\ : std_logic;
SIGNAL \nrow_n~input_o\ : std_logic;
SIGNAL \debouncer0|Selector2~0_combout\ : std_logic;
SIGNAL \debouncer0|curr_state.wait_bi_off~q\ : std_logic;
SIGNAL \debouncer0|curr_state~6_combout\ : std_logic;
SIGNAL \debouncer0|curr_state.wait_bi~q\ : std_logic;
SIGNAL \debouncer0|curr_state~5_combout\ : std_logic;
SIGNAL \debouncer0|curr_state.now_on~q\ : std_logic;
SIGNAL \ncol_n~input_o\ : std_logic;
SIGNAL \debouncer1|Selector2~0_combout\ : std_logic;
SIGNAL \debouncer1|curr_state.wait_bi_off~q\ : std_logic;
SIGNAL \debouncer1|curr_state~6_combout\ : std_logic;
SIGNAL \debouncer1|curr_state.wait_bi~q\ : std_logic;
SIGNAL \debouncer1|curr_state~5_combout\ : std_logic;
SIGNAL \debouncer1|curr_state.now_on~q\ : std_logic;
SIGNAL \RowReader0|curr_state~7_combout\ : std_logic;
SIGNAL \RowReader0|curr_state.wait_something~q\ : std_logic;
SIGNAL \RowReader0|curr_state~5_combout\ : std_logic;
SIGNAL \RowReader0|curr_state.inc_col~q\ : std_logic;
SIGNAL \RowReader0|curr_col[0]~7_combout\ : std_logic;
SIGNAL \RowReader0|curr_col[0]~6\ : std_logic;
SIGNAL \RowReader0|curr_col[1]~8_combout\ : std_logic;
SIGNAL \MdM|Ctrl|WideOr0~0_combout\ : std_logic;
SIGNAL \RowReader0|curr_row[0]~5_combout\ : std_logic;
SIGNAL \RowReader0|curr_state~6_combout\ : std_logic;
SIGNAL \RowReader0|curr_state.inc_row~q\ : std_logic;
SIGNAL \RowReader0|curr_row[2]~7_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r0[3]~1_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r0~2_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r0[3]~3_combout\ : std_logic;
SIGNAL \MdM|Ctrl|WideOr17~combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c1~1_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c1[0]~2_combout\ : std_logic;
SIGNAL \MdM|Ctrl|reg_inc[0]~5_combout\ : std_logic;
SIGNAL \MdM|Ctrl|reg_inc[4]~4_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c0[2]~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Equal3~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c0~3_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c0[2]~2_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Equal6~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r1[3]~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r1~3_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r1[3]~2_combout\ : std_logic;
SIGNAL \MdM|Ctrl|reg_inc[0]~6_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add0~2_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c1~3_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c0~1_combout\ : std_logic;
SIGNAL \RowReader0|curr_row[0]~6\ : std_logic;
SIGNAL \RowReader0|curr_row[1]~8_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r1~1_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r0~4_combout\ : std_logic;
SIGNAL \MdM|Ctrl|reg_inc[1]~2_combout\ : std_logic;
SIGNAL \MdM|Ctrl|reg_inc[1]~3_combout\ : std_logic;
SIGNAL \RowReader0|curr_col[1]~9\ : std_logic;
SIGNAL \RowReader0|curr_col[2]~10_combout\ : std_logic;
SIGNAL \RowReader0|curr_col[2]~11\ : std_logic;
SIGNAL \RowReader0|curr_col[3]~12_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add0~3_combout\ : std_logic;
SIGNAL \RowReader0|curr_row[1]~9\ : std_logic;
SIGNAL \RowReader0|curr_row[2]~10_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r0~5_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c1~4_combout\ : std_logic;
SIGNAL \MdM|Ctrl|reg_inc[2]~7_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c0~4_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r1~4_combout\ : std_logic;
SIGNAL \MdM|Ctrl|reg_inc[2]~8_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add0~4_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c0~5_combout\ : std_logic;
SIGNAL \RowReader0|curr_row[2]~11\ : std_logic;
SIGNAL \RowReader0|curr_row[3]~12_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r0~6_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r1~5_combout\ : std_logic;
SIGNAL \MdM|Ctrl|reg_inc[3]~9_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c1~5_combout\ : std_logic;
SIGNAL \MdM|Ctrl|reg_inc[3]~10_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add0~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add0~5_combout\ : std_logic;
SIGNAL \RowReader0|curr_col[3]~13\ : std_logic;
SIGNAL \RowReader0|curr_col[4]~14_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c0~6_combout\ : std_logic;
SIGNAL \RowReader0|curr_row[3]~13\ : std_logic;
SIGNAL \RowReader0|curr_row[4]~14_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r0~7_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c1~6_combout\ : std_logic;
SIGNAL \MdM|Ctrl|reg_inc[4]~11_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r1~6_combout\ : std_logic;
SIGNAL \MdM|Ctrl|reg_inc[4]~12_combout\ : std_logic;
SIGNAL \MdM|Ctrl|reg_inc[5]~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|next_c0[5]~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|reg_inc[5]~1_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add0~1_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_c1[0]~7_combout\ : std_logic;
SIGNAL \MdM|Ctrl|next_c1[5]~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state~24_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state.go_on~q\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r0[3]~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|next_r0[5]~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state~22_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state.done~q\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state~19_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state~20_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state.wait_comm~q\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state~17_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state.wait_rd~q\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state~18_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_state.confirm_rd~q\ : std_logic;
SIGNAL \MdM|Ctrl|rdgrant~combout\ : std_logic;
SIGNAL \MdM|Ctrl|WideOr0~combout\ : std_logic;
SIGNAL \MdM|Ctrl|WideOr21~0_combout\ : std_logic;
SIGNAL \HexCtrl|cnt~0_combout\ : std_logic;
SIGNAL \HexCtrl|Add0~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2[18]~1_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~3\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~5\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~7\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~9\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~3\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~5\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~7\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~9\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~3\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~5\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~7\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~9\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~13_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \rst_n~inputclkctrl_outclk\ : std_logic;
SIGNAL \MdM|Matrix0|data[0]~0_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[31]~31_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[30]~30_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[29]~29_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[28]~28_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[27]~27_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[26]~26_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[25]~25_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[24]~24_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[23]~23_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[22]~22_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[21]~21_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[20]~20_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[19]~19_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[18]~18_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[17]~17_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[16]~16_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[15]~15_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[14]~14_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[13]~13_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[12]~12_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[11]~11_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[10]~10_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[9]~9_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[8]~8_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[7]~7_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[6]~6_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[5]~5_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[4]~4_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[3]~3_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[2]~2_combout\ : std_logic;
SIGNAL \MdM|Matrix0|data[1]~1_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~2_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~3_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~4_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~5_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~6_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~7_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~8_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~9_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~10_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~11_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~12_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~13_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~14_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~15_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~16_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~17_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~18_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[0]~0_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[31]~16_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[30]~15_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[29]~14_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[28]~13_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[27]~12_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[26]~11_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[25]~10_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[24]~9_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[17]~31_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[16]~30_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[15]~29_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[14]~28_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[13]~27_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[12]~26_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[11]~25_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[10]~24_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[9]~23_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[8]~22_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[7]~21_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[6]~20_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[5]~19_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[4]~18_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[3]~17_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[23]~8_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[22]~7_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[21]~6_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[20]~5_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[19]~4_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[18]~3_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[2]~2_combout\ : std_logic;
SIGNAL \MdM|Matrix1|data[1]~1_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~15_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3[6]~1_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~16_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~17_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~18_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~19_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~20_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~21_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~22_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~23_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~24_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~25_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~26_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~27_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~28_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~29_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~30_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~31_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~32_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~2_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~3_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~4_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~5_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~6_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~7_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~8_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~9_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~10_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~11_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~12_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~13_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r3~14_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~19_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~20_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~21_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~22_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~23_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~24_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~25_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~26_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~27_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~28_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~29_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~30_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~31_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~32_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT31\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~5\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~7\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~9\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~11\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~13\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~40_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~1_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~1\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~2_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~39_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~3\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~4_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~38_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~5\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~6_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~37_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~7\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~8_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~36_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~9\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~10_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~35_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~11\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~12_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~34_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~13\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~14_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~33_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~15\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~16_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~32_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~17\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~18_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~31_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~19\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~20_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~30_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~21\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~22_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~29_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~23\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~24_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~28_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~25\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~26_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~27_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~27\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~28_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~26_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~29\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~30_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~25_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~31\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~32_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~24_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~33\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~34_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~23_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~35\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~36_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~22_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~37\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~38_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~21_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~39\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~40_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~20_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~41\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~42_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~19_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~43\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~44_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~18_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~45\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~46_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~17_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~47\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~48_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~11_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~49\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~50_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~7_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~15\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~17\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~19\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~21\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~22_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~20_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~18_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~51\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~53\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~54_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~3_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~55\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~56_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~9_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~57\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~58_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~6_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~23\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~25\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~26_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~24_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~59\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~60_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~14_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~61\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~62_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~2_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~27\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~29\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~30_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~28_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~63\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~64_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~10_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~65\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~66_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~5_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT12\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT13\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT14\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT15\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT16\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT17\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT18\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT19\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT20\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT21\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT22\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT23\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT24\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT25\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT26\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT27\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~0\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~2\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~4\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~5\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~6\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult7~7\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~31\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~33\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~35\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~37\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~38_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~36_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~34_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~32_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~67\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~68_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~13_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~69\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~70_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~71\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~72_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~12_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~73\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~74_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~8_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~39\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~41\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~42_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~40_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~75\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~76_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~16_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~77\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~78_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~4_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[22]~15_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[20]~11_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[18]~12_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[16]~9_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[14]~13_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[10]~14_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[8]~10_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[1]~17_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[0]~16_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~43\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~45\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~47\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~49\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~51\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~53\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~55\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~56_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~54_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~52_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~50_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~48_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~46_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~44_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~43\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~45\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~47\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~49\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~51\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~53\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~55\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~79\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~80_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~41_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~81\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~82_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~42_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~83\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~84_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~43_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~85\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~86_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~44_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~87\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~88_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~45_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~89\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~90_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~46_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~91\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~92_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~47_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~57\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_2~58_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~57\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~93\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~94_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~48_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[31]~31_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[30]~30_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[29]~28_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[7]~29_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[6]~27_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[28]~26_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[27]~24_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[26]~22_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[25]~20_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[24]~18_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[5]~25_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[4]~23_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[3]~21_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[2]~19_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[23]~3_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[21]~7_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[19]~0_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[17]~4_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[15]~1_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[13]~5_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[12]~8_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[11]~2_combout\ : std_logic;
SIGNAL \MdM|Matrix2|data[9]~6_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_r2~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \MdM|Ctrl|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \MdM|Ctrl|Add1~52_combout\ : std_logic;
SIGNAL \MdM|Ctrl|curr_sum~15_combout\ : std_logic;
SIGNAL \MdM|data[10]~14_combout\ : std_logic;
SIGNAL \MdM|data[14]~13_combout\ : std_logic;
SIGNAL \HexCtrl|Mux1~0_combout\ : std_logic;
SIGNAL \MdM|data[22]~15_combout\ : std_logic;
SIGNAL \MdM|data[18]~12_combout\ : std_logic;
SIGNAL \HexCtrl|Mux1~1_combout\ : std_logic;
SIGNAL \MdM|data[13]~5_combout\ : std_logic;
SIGNAL \MdM|data[9]~6_combout\ : std_logic;
SIGNAL \HexCtrl|Mux2~0_combout\ : std_logic;
SIGNAL \MdM|data[17]~4_combout\ : std_logic;
SIGNAL \MdM|data[21]~7_combout\ : std_logic;
SIGNAL \HexCtrl|Mux2~1_combout\ : std_logic;
SIGNAL \MdM|data[12]~8_combout\ : std_logic;
SIGNAL \MdM|data[20]~11_combout\ : std_logic;
SIGNAL \MdM|data[8]~10_combout\ : std_logic;
SIGNAL \MdM|data[16]~9_combout\ : std_logic;
SIGNAL \HexCtrl|Mux3~0_combout\ : std_logic;
SIGNAL \HexCtrl|Mux3~1_combout\ : std_logic;
SIGNAL \MdM|data[23]~3_combout\ : std_logic;
SIGNAL \MdM|data[15]~1_combout\ : std_logic;
SIGNAL \MdM|data[11]~2_combout\ : std_logic;
SIGNAL \HexCtrl|Mux0~0_combout\ : std_logic;
SIGNAL \MdM|data[19]~0_combout\ : std_logic;
SIGNAL \HexCtrl|Mux0~1_combout\ : std_logic;
SIGNAL \HexCtrl|seg[0]~0_combout\ : std_logic;
SIGNAL \HexCtrl|seg[1]~1_combout\ : std_logic;
SIGNAL \HexCtrl|seg[2]~2_combout\ : std_logic;
SIGNAL \HexCtrl|seg[3]~3_combout\ : std_logic;
SIGNAL \HexCtrl|seg[4]~4_combout\ : std_logic;
SIGNAL \HexCtrl|seg[5]~5_combout\ : std_logic;
SIGNAL \HexCtrl|seg[6]~6_combout\ : std_logic;
SIGNAL \HexCtrl|dig[3]~0_combout\ : std_logic;
SIGNAL \HexCtrl|dig[3]~1_combout\ : std_logic;
SIGNAL \HexCtrl|dig[3]~2_combout\ : std_logic;
SIGNAL \HexCtrl|dig[3]~3_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \HexCtrl|cnt\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MdM|Ctrl|curr_sum\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MdM|Ctrl|curr_r1\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \MdM|Ctrl|Mult0|auto_generated|w513w\ : std_logic_vector(64 DOWNTO 0);
SIGNAL \MdM|Ctrl|curr_r0\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MdM|Ctrl|curr_r3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RowReader0|curr_col\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MdM|Ctrl|curr_c1\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \MdM|Ctrl|curr_c0\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RowReader0|curr_row\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MdM|Ctrl|mux_inc\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_rst_n~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_rst_n~input_o\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \HexCtrl|ALT_INV_dig[3]~2_combout\ : std_logic;
SIGNAL \HexCtrl|ALT_INV_dig[3]~0_combout\ : std_logic;
SIGNAL \HexCtrl|ALT_INV_seg[6]~6_combout\ : std_logic;
SIGNAL \HexCtrl|ALT_INV_seg[5]~5_combout\ : std_logic;
SIGNAL \HexCtrl|ALT_INV_seg[4]~4_combout\ : std_logic;
SIGNAL \HexCtrl|ALT_INV_seg[3]~3_combout\ : std_logic;
SIGNAL \HexCtrl|ALT_INV_seg[2]~2_combout\ : std_logic;
SIGNAL \HexCtrl|ALT_INV_seg[1]~1_combout\ : std_logic;
SIGNAL \HexCtrl|ALT_INV_seg[0]~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|ALT_INV_WideOr21~0_combout\ : std_logic;
SIGNAL \MdM|Ctrl|ALT_INV_curr_state.store~q\ : std_logic;
SIGNAL \MdM|Ctrl|ALT_INV_rdgrant~combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk_in <= clk_in;
ww_rst_n <= rst_n;
ww_rdreq_n <= rdreq_n;
ww_goreq_n <= goreq_n;
ww_ncol_n <= ncol_n;
ww_nrow_n <= nrow_n;
wgrant_n <= ww_wgrant_n;
rdgrant_n <= ww_rdgrant_n;
gogrant_n <= ww_gogrant_n;
finish_n <= ww_finish_n;
beep <= ww_beep;
seg <= ww_seg;
dig <= ww_dig;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ <= (\MdM|Matrix2|data[23]~3_combout\ & \MdM|Matrix2|data[21]~7_combout\ & \MdM|Matrix2|data[19]~0_combout\ & \MdM|Matrix2|data[17]~4_combout\ & 
\MdM|Matrix2|data[15]~1_combout\ & \MdM|Matrix2|data[13]~5_combout\ & \MdM|Matrix2|data[12]~8_combout\ & \MdM|Matrix2|data[11]~2_combout\ & \MdM|Matrix2|data[9]~6_combout\);

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ <= (\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ <= (\MdM|Ctrl|curr_r0\(4) & \MdM|Ctrl|curr_r0\(3) & \MdM|Ctrl|curr_r0\(2) & \MdM|Ctrl|curr_r0\(1) & \MdM|Ctrl|curr_r0\(0) & 
\MdM|Ctrl|curr_c1\(4) & \MdM|Ctrl|curr_c1\(3) & \MdM|Ctrl|curr_c1\(2) & \MdM|Ctrl|curr_c1\(1) & \MdM|Ctrl|curr_c1\(0));

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ <= (\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(0);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(1);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(2);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(3);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(4);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(5);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(6);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(7);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(8);

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(0);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(1);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(12) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(2);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(13) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(3);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(15) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(4);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(17) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(5);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(19) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(6);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(21) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(7);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(23) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(8);

\MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT31\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT30\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT29\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT28\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT27\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT26\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT25\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT21\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT17\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT13\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT9\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT5\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT1\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~dataout\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~3\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~2\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~1\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult3~0\);

\MdM|Ctrl|Mult0|auto_generated|mac_out4~0\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~1\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~2\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~3\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~dataout\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT25\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT26\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT27\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT28\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT29\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT30\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT31\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT31\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT30\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT29\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT28\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT27\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT26\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT25\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT24\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT23\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT21\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT20\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT18\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT17\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT15\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT14\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT13\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT11\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT10\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT9\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT8\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT5\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT3\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT2\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT1\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~dataout\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~3\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~2\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~1\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult5~0\);

\MdM|Ctrl|Mult0|auto_generated|mac_out6~0\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~1\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~2\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~3\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~dataout\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT24\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT25\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT26\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT27\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT28\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT29\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT30\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT31\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~dataout\);

\MdM|Ctrl|Mult0|auto_generated|w513w\(0) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\MdM|Ctrl|Mult0|auto_generated|w513w\(1) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\MdM|Ctrl|Mult0|auto_generated|w513w\(2) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\MdM|Ctrl|Mult0|auto_generated|w513w\(3) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\MdM|Ctrl|Mult0|auto_generated|w513w\(4) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\MdM|Ctrl|Mult0|auto_generated|w513w\(5) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\MdM|Ctrl|Mult0|auto_generated|w513w\(6) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\MdM|Ctrl|Mult0|auto_generated|w513w\(7) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\MdM|Ctrl|Mult0|auto_generated|w513w\(8) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\MdM|Ctrl|Mult0|auto_generated|w513w\(9) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\MdM|Ctrl|Mult0|auto_generated|w513w\(10) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\MdM|Ctrl|Mult0|auto_generated|w513w\(11) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\MdM|Ctrl|Mult0|auto_generated|w513w\(12) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\MdM|Ctrl|Mult0|auto_generated|w513w\(13) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\MdM|Ctrl|Mult0|auto_generated|w513w\(14) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\MdM|Ctrl|Mult0|auto_generated|w513w\(15) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\MdM|Ctrl|Mult0|auto_generated|w513w\(16) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\MdM|Ctrl|Mult0|auto_generated|w513w\(17) <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\pll0|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk_in~input_o\);

\pll0|altpll_component|auto_generated|wire_pll1_clk\(0) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(0);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(1) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(1);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(2) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(2);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(3) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(3);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(4) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(4);

\MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAA_bus\ <= (\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT27\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT26\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT25\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT24\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT23\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT22\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT21\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT20\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT19\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT18\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT17\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT16\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT15\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT14\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT13\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT12\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT11\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT10\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT9\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT8\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT7\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT6\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT5\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT4\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT3\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT2\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT1\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~dataout\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~7\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~6\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~5\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~4\ & 
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~3\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~2\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~1\ & \MdM|Ctrl|Mult0|auto_generated|mac_mult7~0\);

\MdM|Ctrl|Mult0|auto_generated|mac_out8~0\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(0);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~1\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(1);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~2\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(2);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~3\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(3);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~4\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(4);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~5\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(5);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~6\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(6);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~7\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(7);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~dataout\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(8);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT1\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(9);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT2\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(10);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT3\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(11);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT4\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(12);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT5\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(13);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT6\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(14);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT7\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(15);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT8\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(16);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT9\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(17);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT10\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(18);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT11\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(19);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT12\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(20);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT13\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(21);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT14\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(22);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT15\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(23);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT16\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(24);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT17\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(25);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT18\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(26);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT19\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(27);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT20\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(28);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT21\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(29);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT22\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(30);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT23\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(31);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT24\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(32);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT25\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(33);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT26\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(34);
\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT27\ <= \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\(35);

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (\MdM|Matrix0|data[8]~8_combout\ & \MdM|Matrix0|data[7]~7_combout\ & \MdM|Matrix0|data[6]~6_combout\ & \MdM|Matrix0|data[5]~5_combout\ & 
\MdM|Matrix0|data[4]~4_combout\ & \MdM|Matrix0|data[3]~3_combout\ & \MdM|Matrix0|data[2]~2_combout\ & \MdM|Matrix0|data[1]~1_combout\ & \MdM|Matrix0|data[0]~0_combout\);

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\MdM|Ctrl|curr_r0\(4) & \MdM|Ctrl|curr_r0\(3) & \MdM|Ctrl|curr_r0\(2) & \MdM|Ctrl|curr_r0\(1) & \MdM|Ctrl|curr_r0\(0) & 
\MdM|Ctrl|curr_c0\(4) & \MdM|Ctrl|curr_c0\(3) & \MdM|Ctrl|curr_c0\(2) & \MdM|Ctrl|curr_c0\(1) & \MdM|Ctrl|curr_c0\(0));

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(2);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(3);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(4);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(5);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(6);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(7);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(8);

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(2);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(3);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(4);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(5);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(6);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(7);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(8);

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (\MdM|Matrix1|data[23]~8_combout\ & \MdM|Matrix1|data[22]~7_combout\ & \MdM|Matrix1|data[21]~6_combout\ & \MdM|Matrix1|data[20]~5_combout\ & 
\MdM|Matrix1|data[19]~4_combout\ & \MdM|Matrix1|data[18]~3_combout\ & \MdM|Matrix1|data[2]~2_combout\ & \MdM|Matrix1|data[1]~1_combout\ & \MdM|Matrix1|data[0]~0_combout\);

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\MdM|Ctrl|curr_r1\(4) & \MdM|Ctrl|curr_r1\(3) & \MdM|Ctrl|curr_r1\(2) & \MdM|Ctrl|curr_r1\(1) & \MdM|Ctrl|curr_r1\(0) & 
\MdM|Ctrl|curr_c1\(4) & \MdM|Ctrl|curr_c1\(3) & \MdM|Ctrl|curr_c1\(2) & \MdM|Ctrl|curr_c1\(1) & \MdM|Ctrl|curr_c1\(0));

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(2);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(3);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(4);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(5);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(6);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(7);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(8);

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(2);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(18) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(3);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(19) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(4);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(20) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(5);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(21) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(6);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(22) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(7);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(23) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(8);

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (\MdM|Matrix2|data[22]~15_combout\ & \MdM|Matrix2|data[20]~11_combout\ & \MdM|Matrix2|data[18]~12_combout\ & \MdM|Matrix2|data[16]~9_combout\ & 
\MdM|Matrix2|data[14]~13_combout\ & \MdM|Matrix2|data[10]~14_combout\ & \MdM|Matrix2|data[8]~10_combout\ & \MdM|Matrix2|data[1]~17_combout\ & \MdM|Matrix2|data[0]~16_combout\);

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\MdM|Ctrl|curr_r0\(4) & \MdM|Ctrl|curr_r0\(3) & \MdM|Ctrl|curr_r0\(2) & \MdM|Ctrl|curr_r0\(1) & \MdM|Ctrl|curr_r0\(0) & 
\MdM|Ctrl|curr_c1\(4) & \MdM|Ctrl|curr_c1\(3) & \MdM|Ctrl|curr_c1\(2) & \MdM|Ctrl|curr_c1\(1) & \MdM|Ctrl|curr_c1\(0));

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(2);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(3);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(4);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(5);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(6);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(7);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(8);

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(2);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(3);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(14) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(4);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(16) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(5);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(18) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(6);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(20) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(7);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(22) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(8);

\MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\MdM|Ctrl|curr_r2~18_combout\ & \MdM|Ctrl|curr_r2~17_combout\ & \MdM|Ctrl|curr_r2~16_combout\ & \MdM|Ctrl|curr_r2~15_combout\ & \MdM|Ctrl|curr_r2~14_combout\ & \MdM|Ctrl|curr_r2~13_combout\ & 
\MdM|Ctrl|curr_r2~12_combout\ & \MdM|Ctrl|curr_r2~11_combout\ & \MdM|Ctrl|curr_r2~10_combout\ & \MdM|Ctrl|curr_r2~9_combout\ & \MdM|Ctrl|curr_r2~8_combout\ & \MdM|Ctrl|curr_r2~7_combout\ & \MdM|Ctrl|curr_r2~6_combout\ & \MdM|Ctrl|curr_r2~5_combout\ & 
\MdM|Ctrl|curr_r2~4_combout\ & \MdM|Ctrl|curr_r2~3_combout\ & \MdM|Ctrl|curr_r2~2_combout\ & \MdM|Ctrl|curr_r2~0_combout\);

\MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\MdM|Ctrl|curr_r3\(31) & \MdM|Ctrl|curr_r3\(30) & \MdM|Ctrl|curr_r3\(29) & \MdM|Ctrl|curr_r3\(28) & \MdM|Ctrl|curr_r3\(27) & \MdM|Ctrl|curr_r3\(26) & \MdM|Ctrl|curr_r3\(25) & 
\MdM|Ctrl|curr_r3\(24) & \MdM|Ctrl|curr_r3\(23) & \MdM|Ctrl|curr_r3\(22) & \MdM|Ctrl|curr_r3\(21) & \MdM|Ctrl|curr_r3\(20) & \MdM|Ctrl|curr_r3\(19) & \MdM|Ctrl|curr_r3\(18) & gnd & gnd & gnd & gnd);

\MdM|Ctrl|Mult0|auto_generated|mac_mult3~0\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~1\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~2\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~3\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~dataout\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT25\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT26\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT27\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT28\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT29\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT30\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\MdM|Ctrl|Mult0|auto_generated|mac_mult3~DATAOUT31\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (\MdM|Ctrl|curr_r3\(17) & \MdM|Ctrl|curr_r3\(16) & \MdM|Ctrl|curr_r3\(15) & \MdM|Ctrl|curr_r3\(14) & \MdM|Ctrl|curr_r3\(13) & \MdM|Ctrl|curr_r3\(12) & \MdM|Ctrl|curr_r3\(11) & 
\MdM|Ctrl|curr_r3\(10) & \MdM|Ctrl|curr_r3\(9) & \MdM|Ctrl|curr_r3\(8) & \MdM|Ctrl|curr_r3\(7) & \MdM|Ctrl|curr_r3\(6) & \MdM|Ctrl|curr_r3\(5) & \MdM|Ctrl|curr_r3\(4) & \MdM|Ctrl|curr_r3\(3) & \MdM|Ctrl|curr_r3\(2) & 
\MdM|Ctrl|curr_r3\(1) & \MdM|Ctrl|curr_r3\(0));

\MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (\MdM|Ctrl|curr_r2~32_combout\ & \MdM|Ctrl|curr_r2~31_combout\ & \MdM|Ctrl|curr_r2~30_combout\ & \MdM|Ctrl|curr_r2~29_combout\ & \MdM|Ctrl|curr_r2~28_combout\ & \MdM|Ctrl|curr_r2~27_combout\ & 
\MdM|Ctrl|curr_r2~26_combout\ & \MdM|Ctrl|curr_r2~25_combout\ & \MdM|Ctrl|curr_r2~24_combout\ & \MdM|Ctrl|curr_r2~23_combout\ & \MdM|Ctrl|curr_r2~22_combout\ & \MdM|Ctrl|curr_r2~21_combout\ & \MdM|Ctrl|curr_r2~20_combout\ & \MdM|Ctrl|curr_r2~19_combout\
& gnd & gnd & gnd & gnd);

\MdM|Ctrl|Mult0|auto_generated|mac_mult5~0\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~1\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~2\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~3\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~dataout\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT24\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT25\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT26\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT27\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT28\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT29\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT30\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\MdM|Ctrl|Mult0|auto_generated|mac_mult5~DATAOUT31\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\MdM|Ctrl|curr_r2~18_combout\ & \MdM|Ctrl|curr_r2~17_combout\ & \MdM|Ctrl|curr_r2~16_combout\ & \MdM|Ctrl|curr_r2~15_combout\ & \MdM|Ctrl|curr_r2~14_combout\ & \MdM|Ctrl|curr_r2~13_combout\ & 
\MdM|Ctrl|curr_r2~12_combout\ & \MdM|Ctrl|curr_r2~11_combout\ & \MdM|Ctrl|curr_r2~10_combout\ & \MdM|Ctrl|curr_r2~9_combout\ & \MdM|Ctrl|curr_r2~8_combout\ & \MdM|Ctrl|curr_r2~7_combout\ & \MdM|Ctrl|curr_r2~6_combout\ & \MdM|Ctrl|curr_r2~5_combout\ & 
\MdM|Ctrl|curr_r2~4_combout\ & \MdM|Ctrl|curr_r2~3_combout\ & \MdM|Ctrl|curr_r2~2_combout\ & \MdM|Ctrl|curr_r2~0_combout\);

\MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\MdM|Ctrl|curr_r3\(17) & \MdM|Ctrl|curr_r3\(16) & \MdM|Ctrl|curr_r3\(15) & \MdM|Ctrl|curr_r3\(14) & \MdM|Ctrl|curr_r3\(13) & \MdM|Ctrl|curr_r3\(12) & \MdM|Ctrl|curr_r3\(11) & 
\MdM|Ctrl|curr_r3\(10) & \MdM|Ctrl|curr_r3\(9) & \MdM|Ctrl|curr_r3\(8) & \MdM|Ctrl|curr_r3\(7) & \MdM|Ctrl|curr_r3\(6) & \MdM|Ctrl|curr_r3\(5) & \MdM|Ctrl|curr_r3\(4) & \MdM|Ctrl|curr_r3\(3) & \MdM|Ctrl|curr_r3\(2) & 
\MdM|Ctrl|curr_r3\(1) & \MdM|Ctrl|curr_r3\(0));

\MdM|Ctrl|Mult0|auto_generated|mac_mult1~dataout\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\MdM|Ctrl|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAA_bus\ <= (\MdM|Ctrl|curr_r2~32_combout\ & \MdM|Ctrl|curr_r2~31_combout\ & \MdM|Ctrl|curr_r2~30_combout\ & \MdM|Ctrl|curr_r2~29_combout\ & \MdM|Ctrl|curr_r2~28_combout\ & \MdM|Ctrl|curr_r2~27_combout\ & 
\MdM|Ctrl|curr_r2~26_combout\ & \MdM|Ctrl|curr_r2~25_combout\ & \MdM|Ctrl|curr_r2~24_combout\ & \MdM|Ctrl|curr_r2~23_combout\ & \MdM|Ctrl|curr_r2~22_combout\ & \MdM|Ctrl|curr_r2~21_combout\ & \MdM|Ctrl|curr_r2~20_combout\ & \MdM|Ctrl|curr_r2~19_combout\
& gnd & gnd & gnd & gnd);

\MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAB_bus\ <= (\MdM|Ctrl|curr_r3\(31) & \MdM|Ctrl|curr_r3\(30) & \MdM|Ctrl|curr_r3\(29) & \MdM|Ctrl|curr_r3\(28) & \MdM|Ctrl|curr_r3\(27) & \MdM|Ctrl|curr_r3\(26) & \MdM|Ctrl|curr_r3\(25) & 
\MdM|Ctrl|curr_r3\(24) & \MdM|Ctrl|curr_r3\(23) & \MdM|Ctrl|curr_r3\(22) & \MdM|Ctrl|curr_r3\(21) & \MdM|Ctrl|curr_r3\(20) & \MdM|Ctrl|curr_r3\(19) & \MdM|Ctrl|curr_r3\(18) & gnd & gnd & gnd & gnd);

\MdM|Ctrl|Mult0|auto_generated|mac_mult7~0\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(0);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~1\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(1);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~2\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(2);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~3\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(3);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~4\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(4);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~5\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(5);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~6\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(6);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~7\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(7);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~dataout\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(8);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT1\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(9);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT2\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(10);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT3\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(11);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT4\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(12);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT5\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(13);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT6\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(14);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT7\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(15);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT8\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(16);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT9\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(17);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT10\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(18);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT11\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(19);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT12\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(20);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT13\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(21);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT14\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(22);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT15\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(23);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT16\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(24);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT17\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(25);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT18\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(26);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT19\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(27);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT20\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(28);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT21\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(29);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT22\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(30);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT23\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(31);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT24\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(32);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT25\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(33);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT26\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(34);
\MdM|Ctrl|Mult0|auto_generated|mac_mult7~DATAOUT27\ <= \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(35);

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ <= (\MdM|Matrix2|data[28]~26_combout\ & \MdM|Matrix2|data[27]~24_combout\ & \MdM|Matrix2|data[26]~22_combout\ & \MdM|Matrix2|data[25]~20_combout\ & 
\MdM|Matrix2|data[24]~18_combout\ & \MdM|Matrix2|data[5]~25_combout\ & \MdM|Matrix2|data[4]~23_combout\ & \MdM|Matrix2|data[3]~21_combout\ & \MdM|Matrix2|data[2]~19_combout\);

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ <= (\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ <= (\MdM|Ctrl|curr_r0\(4) & \MdM|Ctrl|curr_r0\(3) & \MdM|Ctrl|curr_r0\(2) & \MdM|Ctrl|curr_r0\(1) & \MdM|Ctrl|curr_r0\(0) & 
\MdM|Ctrl|curr_c1\(4) & \MdM|Ctrl|curr_c1\(3) & \MdM|Ctrl|curr_c1\(2) & \MdM|Ctrl|curr_c1\(1) & \MdM|Ctrl|curr_c1\(0));

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ <= (\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(0);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(1);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(2);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(3);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(24) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(4);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(25) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(5);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(26) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(6);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(27) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(7);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(28) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(8);

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(0);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(1);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(2);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(3);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(24) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(4);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(25) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(5);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(26) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(6);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(27) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(7);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(28) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(8);

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ <= (\MdM|Matrix0|data[17]~17_combout\ & \MdM|Matrix0|data[16]~16_combout\ & \MdM|Matrix0|data[15]~15_combout\ & \MdM|Matrix0|data[14]~14_combout\ & 
\MdM|Matrix0|data[13]~13_combout\ & \MdM|Matrix0|data[12]~12_combout\ & \MdM|Matrix0|data[11]~11_combout\ & \MdM|Matrix0|data[10]~10_combout\ & \MdM|Matrix0|data[9]~9_combout\);

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ <= (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ <= (\MdM|Ctrl|curr_r0\(4) & \MdM|Ctrl|curr_r0\(3) & \MdM|Ctrl|curr_r0\(2) & \MdM|Ctrl|curr_r0\(1) & \MdM|Ctrl|curr_r0\(0) & 
\MdM|Ctrl|curr_c0\(4) & \MdM|Ctrl|curr_c0\(3) & \MdM|Ctrl|curr_c0\(2) & \MdM|Ctrl|curr_c0\(1) & \MdM|Ctrl|curr_c0\(0));

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ <= (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(0);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(1);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(2);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(3);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(4);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(5);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(6);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(7);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(8);

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(0);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(1);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(2);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(12) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(3);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(13) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(4);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(14) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(5);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(15) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(6);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(16) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(7);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(17) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(8);

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\ <= (\MdM|Matrix0|data[26]~26_combout\ & \MdM|Matrix0|data[25]~25_combout\ & \MdM|Matrix0|data[24]~24_combout\ & \MdM|Matrix0|data[23]~23_combout\
& \MdM|Matrix0|data[22]~22_combout\ & \MdM|Matrix0|data[21]~21_combout\ & \MdM|Matrix0|data[20]~20_combout\ & \MdM|Matrix0|data[19]~19_combout\ & \MdM|Matrix0|data[18]~18_combout\);

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\ <= (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18));

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ <= (\MdM|Ctrl|curr_r0\(4) & \MdM|Ctrl|curr_r0\(3) & \MdM|Ctrl|curr_r0\(2) & \MdM|Ctrl|curr_r0\(1) & \MdM|Ctrl|curr_r0\(0) & 
\MdM|Ctrl|curr_c0\(4) & \MdM|Ctrl|curr_c0\(3) & \MdM|Ctrl|curr_c0\(2) & \MdM|Ctrl|curr_c0\(1) & \MdM|Ctrl|curr_c0\(0));

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ <= (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(0);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(1);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(2);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(3);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(4);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(5);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(24) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(6);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(25) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(7);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(26) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(8);

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(18) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(0);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(19) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(1);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(20) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(2);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(21) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(3);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(22) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(4);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(23) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(5);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(24) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(6);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(25) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(7);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(26) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(8);

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \MdM|Matrix0|data[31]~31_combout\ & \MdM|Matrix0|data[30]~30_combout\ & \MdM|Matrix0|data[29]~29_combout\ & 
\MdM|Matrix0|data[28]~28_combout\ & \MdM|Matrix0|data[27]~27_combout\);

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27));

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ <= (\MdM|Ctrl|curr_r0\(4) & \MdM|Ctrl|curr_r0\(3) & \MdM|Ctrl|curr_r0\(2) & \MdM|Ctrl|curr_r0\(1) & \MdM|Ctrl|curr_r0\(0) & 
\MdM|Ctrl|curr_c0\(4) & \MdM|Ctrl|curr_c0\(3) & \MdM|Ctrl|curr_c0\(2) & \MdM|Ctrl|curr_c0\(1) & \MdM|Ctrl|curr_c0\(0));

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ <= (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(27) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\(0);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(28) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\(1);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(29) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\(2);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(30) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\(3);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(31) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\(4);

\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(27) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\(0);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(28) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\(1);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(29) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\(2);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(30) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\(3);
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(31) <= \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\(4);

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\ <= (\MdM|Matrix1|data[31]~16_combout\ & \MdM|Matrix1|data[30]~15_combout\ & \MdM|Matrix1|data[29]~14_combout\ & \MdM|Matrix1|data[28]~13_combout\ & 
\MdM|Matrix1|data[27]~12_combout\ & \MdM|Matrix1|data[26]~11_combout\ & \MdM|Matrix1|data[25]~10_combout\ & \MdM|Matrix1|data[24]~9_combout\ & \MdM|Matrix1|data[3]~17_combout\);

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\ <= (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ <= (\MdM|Ctrl|curr_r1\(4) & \MdM|Ctrl|curr_r1\(3) & \MdM|Ctrl|curr_r1\(2) & \MdM|Ctrl|curr_r1\(1) & \MdM|Ctrl|curr_r1\(0) & 
\MdM|Ctrl|curr_c1\(4) & \MdM|Ctrl|curr_c1\(3) & \MdM|Ctrl|curr_c1\(2) & \MdM|Ctrl|curr_c1\(1) & \MdM|Ctrl|curr_c1\(0));

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ <= (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(0);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(24) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(1);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(25) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(2);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(26) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(3);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(27) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(4);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(28) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(5);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(29) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(6);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(30) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(7);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(31) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(8);

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(0);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(24) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(1);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(25) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(2);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(26) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(3);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(27) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(4);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(28) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(5);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(29) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(6);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(30) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(7);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(31) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(8);

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ <= (\MdM|Matrix1|data[12]~26_combout\ & \MdM|Matrix1|data[11]~25_combout\ & \MdM|Matrix1|data[10]~24_combout\ & \MdM|Matrix1|data[9]~23_combout\ & 
\MdM|Matrix1|data[8]~22_combout\ & \MdM|Matrix1|data[7]~21_combout\ & \MdM|Matrix1|data[6]~20_combout\ & \MdM|Matrix1|data[5]~19_combout\ & \MdM|Matrix1|data[4]~18_combout\);

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ <= (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ <= (\MdM|Ctrl|curr_r1\(4) & \MdM|Ctrl|curr_r1\(3) & \MdM|Ctrl|curr_r1\(2) & \MdM|Ctrl|curr_r1\(1) & \MdM|Ctrl|curr_r1\(0) & 
\MdM|Ctrl|curr_c1\(4) & \MdM|Ctrl|curr_c1\(3) & \MdM|Ctrl|curr_c1\(2) & \MdM|Ctrl|curr_c1\(1) & \MdM|Ctrl|curr_c1\(0));

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ <= (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(0);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(1);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(2);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(3);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(4);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(5);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(6);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(7);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(8);

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(0);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(1);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(2);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(3);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(4);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(5);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(6);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(7);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(12) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(8);

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \MdM|Matrix1|data[17]~31_combout\ & \MdM|Matrix1|data[16]~30_combout\ & \MdM|Matrix1|data[15]~29_combout\ & 
\MdM|Matrix1|data[14]~28_combout\ & \MdM|Matrix1|data[13]~27_combout\);

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ <= (\MdM|Ctrl|curr_r1\(4) & \MdM|Ctrl|curr_r1\(3) & \MdM|Ctrl|curr_r1\(2) & \MdM|Ctrl|curr_r1\(1) & \MdM|Ctrl|curr_r1\(0) & 
\MdM|Ctrl|curr_c1\(4) & \MdM|Ctrl|curr_c1\(3) & \MdM|Ctrl|curr_c1\(2) & \MdM|Ctrl|curr_c1\(1) & \MdM|Ctrl|curr_c1\(0));

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ <= (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(0);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(1);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(2);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(3);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(4);

\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(13) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(0);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(14) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(1);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(15) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(2);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(16) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(3);
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(17) <= \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(4);

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \MdM|Matrix2|data[31]~31_combout\ & \MdM|Matrix2|data[30]~30_combout\ & \MdM|Matrix2|data[29]~28_combout\ & 
\MdM|Matrix2|data[7]~29_combout\ & \MdM|Matrix2|data[6]~27_combout\);

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ <= (\MdM|Ctrl|curr_r0\(4) & \MdM|Ctrl|curr_r0\(3) & \MdM|Ctrl|curr_r0\(2) & \MdM|Ctrl|curr_r0\(1) & \MdM|Ctrl|curr_r0\(0) & 
\MdM|Ctrl|curr_c1\(4) & \MdM|Ctrl|curr_c1\(3) & \MdM|Ctrl|curr_c1\(2) & \MdM|Ctrl|curr_c1\(1) & \MdM|Ctrl|curr_c1\(0));

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ <= (\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(0);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(1);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(29) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(2);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(30) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(3);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(31) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(4);

\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(0);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(1);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(29) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(2);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(30) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(3);
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(31) <= \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(4);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\rst_n~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_n~input_o\);

\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(0));

\clk_in~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_in~input_o\);
\ALT_INV_rst_n~inputclkctrl_outclk\ <= NOT \rst_n~inputclkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\ALT_INV_rst_n~input_o\ <= NOT \rst_n~input_o\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\HexCtrl|ALT_INV_dig[3]~2_combout\ <= NOT \HexCtrl|dig[3]~2_combout\;
\HexCtrl|ALT_INV_dig[3]~0_combout\ <= NOT \HexCtrl|dig[3]~0_combout\;
\HexCtrl|ALT_INV_seg[6]~6_combout\ <= NOT \HexCtrl|seg[6]~6_combout\;
\HexCtrl|ALT_INV_seg[5]~5_combout\ <= NOT \HexCtrl|seg[5]~5_combout\;
\HexCtrl|ALT_INV_seg[4]~4_combout\ <= NOT \HexCtrl|seg[4]~4_combout\;
\HexCtrl|ALT_INV_seg[3]~3_combout\ <= NOT \HexCtrl|seg[3]~3_combout\;
\HexCtrl|ALT_INV_seg[2]~2_combout\ <= NOT \HexCtrl|seg[2]~2_combout\;
\HexCtrl|ALT_INV_seg[1]~1_combout\ <= NOT \HexCtrl|seg[1]~1_combout\;
\HexCtrl|ALT_INV_seg[0]~0_combout\ <= NOT \HexCtrl|seg[0]~0_combout\;
\MdM|Ctrl|ALT_INV_WideOr21~0_combout\ <= NOT \MdM|Ctrl|WideOr21~0_combout\;
\MdM|Ctrl|ALT_INV_curr_state.store~q\ <= NOT \MdM|Ctrl|curr_state.store~q\;
\MdM|Ctrl|ALT_INV_rdgrant~combout\ <= NOT \MdM|Ctrl|rdgrant~combout\;

-- Location: FF_X12_Y14_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\);

-- Location: FF_X12_Y14_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\);

-- Location: FF_X18_Y14_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q\);

-- Location: FF_X17_Y14_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q\);

-- Location: FF_X14_Y14_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q\);

-- Location: FF_X14_Y14_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q\);

-- Location: FF_X13_Y14_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q\);

-- Location: LCCOMB_X12_Y14_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\);

-- Location: FF_X13_Y14_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q\);

-- Location: LCCOMB_X12_Y14_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout\);

-- Location: FF_X18_Y14_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q\);

-- Location: LCCOMB_X18_Y14_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout\);

-- Location: FF_X14_Y14_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q\);

-- Location: LCCOMB_X17_Y14_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout\);

-- Location: FF_X13_Y14_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q\);

-- Location: LCCOMB_X14_Y14_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout\);

-- Location: FF_X13_Y14_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q\);

-- Location: LCCOMB_X14_Y14_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout\);

-- Location: LCCOMB_X13_Y14_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout\);

-- Location: LCCOMB_X13_Y14_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X18_Y14_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout\);

-- Location: LCCOMB_X14_Y14_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout\);

-- Location: LCCOMB_X13_Y14_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout\);

-- Location: LCCOMB_X13_Y14_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout\);

-- Location: IOOBUF_X34_Y10_N9
\wgrant_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_wgrant_n);

-- Location: IOOBUF_X34_Y9_N2
\rdgrant_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MdM|Ctrl|ALT_INV_rdgrant~combout\,
	devoe => ww_devoe,
	o => ww_rdgrant_n);

-- Location: IOOBUF_X34_Y9_N9
\gogrant_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MdM|Ctrl|WideOr0~combout\,
	devoe => ww_devoe,
	o => ww_gogrant_n);

-- Location: IOOBUF_X34_Y9_N16
\finish_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MdM|Ctrl|ALT_INV_WideOr21~0_combout\,
	devoe => ww_devoe,
	o => ww_finish_n);

-- Location: IOOBUF_X30_Y24_N2
\beep~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_beep);

-- Location: IOOBUF_X16_Y24_N16
\seg[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HexCtrl|ALT_INV_seg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_seg(0));

-- Location: IOOBUF_X23_Y24_N16
\seg[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HexCtrl|ALT_INV_seg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_seg(1));

-- Location: IOOBUF_X18_Y24_N23
\seg[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HexCtrl|ALT_INV_seg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_seg(2));

-- Location: IOOBUF_X16_Y24_N23
\seg[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HexCtrl|ALT_INV_seg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_seg(3));

-- Location: IOOBUF_X13_Y24_N16
\seg[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HexCtrl|ALT_INV_seg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_seg(4));

-- Location: IOOBUF_X16_Y24_N2
\seg[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HexCtrl|ALT_INV_seg[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_seg(5));

-- Location: IOOBUF_X18_Y24_N16
\seg[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HexCtrl|ALT_INV_seg[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_seg(6));

-- Location: IOOBUF_X16_Y24_N9
\seg[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HexCtrl|ALT_INV_dig[3]~0_combout\,
	devoe => ww_devoe,
	o => ww_seg(7));

-- Location: IOOBUF_X13_Y24_N23
\dig[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HexCtrl|dig[3]~1_combout\,
	devoe => ww_devoe,
	o => ww_dig(0));

-- Location: IOOBUF_X11_Y24_N16
\dig[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HexCtrl|ALT_INV_dig[3]~2_combout\,
	devoe => ww_devoe,
	o => ww_dig(1));

-- Location: IOOBUF_X9_Y24_N9
\dig[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HexCtrl|ALT_INV_dig[3]~0_combout\,
	devoe => ww_devoe,
	o => ww_dig(2));

-- Location: IOOBUF_X7_Y24_N2
\dig[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HexCtrl|dig[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_dig(3));

-- Location: IOOBUF_X0_Y12_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y11_N8
\clk_in~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_in,
	o => \clk_in~input_o\);

-- Location: CLKCTRL_G2
\clk_in~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_in~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_in~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y11_N22
\rst_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_n,
	o => \rst_n~input_o\);

-- Location: IOIBUF_X34_Y12_N22
\rdreq_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdreq_n,
	o => \rdreq_n~input_o\);

-- Location: IOIBUF_X34_Y12_N15
\goreq_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_goreq_n,
	o => \goreq_n~input_o\);

-- Location: LCCOMB_X25_Y12_N8
\MdM|Ctrl|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Selector7~0_combout\ = (\MdM|Ctrl|curr_state.go_on~q\) # ((\rdreq_n~input_o\ & (!\MdM|Ctrl|curr_state.wait_comm~q\ & !\goreq_n~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdreq_n~input_o\,
	datab => \MdM|Ctrl|curr_state.wait_comm~q\,
	datac => \goreq_n~input_o\,
	datad => \MdM|Ctrl|curr_state.go_on~q\,
	combout => \MdM|Ctrl|Selector7~0_combout\);

-- Location: FF_X25_Y12_N9
\MdM|Ctrl|curr_state.while_row1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|Selector7~0_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_state.while_row1~q\);

-- Location: LCCOMB_X23_Y12_N20
\MdM|Ctrl|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Selector8~0_combout\ = (\MdM|Ctrl|curr_state.store~q\) # ((!\MdM|Ctrl|curr_r0\(5) & \MdM|Ctrl|curr_state.while_row1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_r0\(5),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|curr_state.while_row1~q\,
	combout => \MdM|Ctrl|Selector8~0_combout\);

-- Location: FF_X23_Y12_N21
\MdM|Ctrl|curr_state.while_col2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|Selector8~0_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_state.while_col2~q\);

-- Location: LCCOMB_X23_Y12_N24
\MdM|Ctrl|curr_state~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_state~23_combout\ = (\rst_n~input_o\ & \MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_state~23_combout\);

-- Location: FF_X23_Y12_N25
\MdM|Ctrl|curr_state.mac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_state.mac~q\);

-- Location: LCCOMB_X23_Y12_N16
\MdM|Ctrl|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Selector9~0_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & (((!\MdM|Ctrl|curr_c1\(5) & \MdM|Ctrl|curr_state.while_col2~q\)) # (!\MdM|Ctrl|curr_r1\(5)))) # (!\MdM|Ctrl|curr_state.mac~q\ & (((!\MdM|Ctrl|curr_c1\(5) & 
-- \MdM|Ctrl|curr_state.while_col2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.mac~q\,
	datab => \MdM|Ctrl|curr_r1\(5),
	datac => \MdM|Ctrl|curr_c1\(5),
	datad => \MdM|Ctrl|curr_state.while_col2~q\,
	combout => \MdM|Ctrl|Selector9~0_combout\);

-- Location: FF_X23_Y12_N17
\MdM|Ctrl|curr_state.get_first\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|Selector9~0_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_state.get_first~q\);

-- Location: LCCOMB_X24_Y14_N8
\MdM|Ctrl|curr_state~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_state~25_combout\ = (\rst_n~input_o\ & \MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Ctrl|curr_state~25_combout\);

-- Location: FF_X24_Y14_N9
\MdM|Ctrl|curr_state.get_second\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_state.get_second~q\);

-- Location: LCCOMB_X23_Y12_N8
\MdM|Ctrl|next_r1[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|next_r1[5]~0_combout\ = (!\MdM|Ctrl|curr_state.while_col2~q\ & ((\MdM|Ctrl|curr_state.get_second~q\ & (\MdM|Ctrl|Add0~1_combout\)) # (!\MdM|Ctrl|curr_state.get_second~q\ & ((\MdM|Ctrl|curr_r1\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Add0~1_combout\,
	datab => \MdM|Ctrl|curr_state.while_col2~q\,
	datac => \MdM|Ctrl|curr_r1\(5),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|next_r1[5]~0_combout\);

-- Location: FF_X23_Y12_N9
\MdM|Ctrl|curr_r1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|next_r1[5]~0_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r1\(5));

-- Location: LCCOMB_X16_Y10_N22
\MdM|Ctrl|curr_state~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_state~21_combout\ = (\rst_n~input_o\ & (\MdM|Ctrl|curr_r1\(5) & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \MdM|Ctrl|curr_r1\(5),
	datac => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_state~21_combout\);

-- Location: FF_X16_Y10_N23
\MdM|Ctrl|curr_state.store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_state~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_state.store~q\);

-- Location: LCCOMB_X23_Y12_N12
\MdM|Ctrl|mux_inc[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|mux_inc\(0) = (\MdM|Ctrl|curr_state.store~q\) # (\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Ctrl|mux_inc\(0));

-- Location: LCCOMB_X24_Y12_N22
\MdM|Ctrl|curr_c1[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c1[0]~0_combout\ = ((!\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_state.while_row1~q\ & !\MdM|Ctrl|curr_state.wait_rd~q\))) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.store~q\,
	datab => \MdM|Ctrl|curr_state.while_row1~q\,
	datac => \MdM|Ctrl|curr_state.wait_rd~q\,
	datad => \rst_n~input_o\,
	combout => \MdM|Ctrl|curr_c1[0]~0_combout\);

-- Location: PLL_1
\pll0|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 120,
	c0_initial => 1,
	c0_low => 120,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 250,
	c1_initial => 1,
	c1_low => 250,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "on",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c1",
	clk0_divide_by => 10000,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "functional",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \pll0|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \pll0|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G4
\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y12_N2
\RowReader0|curr_col[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_col[0]~5_combout\ = \RowReader0|curr_col\(0) $ (VCC)
-- \RowReader0|curr_col[0]~6\ = CARRY(\RowReader0|curr_col\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RowReader0|curr_col\(0),
	datad => VCC,
	combout => \RowReader0|curr_col[0]~5_combout\,
	cout => \RowReader0|curr_col[0]~6\);

-- Location: IOIBUF_X34_Y12_N8
\nrow_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_nrow_n,
	o => \nrow_n~input_o\);

-- Location: LCCOMB_X31_Y12_N26
\debouncer0|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncer0|Selector2~0_combout\ = (\debouncer0|curr_state.now_on~q\) # ((\debouncer0|curr_state.wait_bi_off~q\ & !\nrow_n~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncer0|curr_state.now_on~q\,
	datac => \debouncer0|curr_state.wait_bi_off~q\,
	datad => \nrow_n~input_o\,
	combout => \debouncer0|Selector2~0_combout\);

-- Location: FF_X31_Y12_N27
\debouncer0|curr_state.wait_bi_off\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \debouncer0|Selector2~0_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncer0|curr_state.wait_bi_off~q\);

-- Location: LCCOMB_X31_Y12_N18
\debouncer0|curr_state~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncer0|curr_state~6_combout\ = (\rst_n~input_o\ & (((!\debouncer0|curr_state.wait_bi_off~q\ & \debouncer0|curr_state.wait_bi~q\)) # (!\nrow_n~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncer0|curr_state.wait_bi_off~q\,
	datab => \rst_n~input_o\,
	datac => \debouncer0|curr_state.wait_bi~q\,
	datad => \nrow_n~input_o\,
	combout => \debouncer0|curr_state~6_combout\);

-- Location: FF_X31_Y12_N19
\debouncer0|curr_state.wait_bi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \debouncer0|curr_state~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncer0|curr_state.wait_bi~q\);

-- Location: LCCOMB_X31_Y12_N6
\debouncer0|curr_state~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncer0|curr_state~5_combout\ = (\rst_n~input_o\ & (!\debouncer0|curr_state.wait_bi~q\ & !\nrow_n~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \debouncer0|curr_state.wait_bi~q\,
	datad => \nrow_n~input_o\,
	combout => \debouncer0|curr_state~5_combout\);

-- Location: FF_X31_Y12_N7
\debouncer0|curr_state.now_on\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \debouncer0|curr_state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncer0|curr_state.now_on~q\);

-- Location: IOIBUF_X34_Y12_N1
\ncol_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ncol_n,
	o => \ncol_n~input_o\);

-- Location: LCCOMB_X31_Y12_N24
\debouncer1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncer1|Selector2~0_combout\ = (\debouncer1|curr_state.now_on~q\) # ((\debouncer1|curr_state.wait_bi_off~q\ & !\ncol_n~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncer1|curr_state.now_on~q\,
	datac => \debouncer1|curr_state.wait_bi_off~q\,
	datad => \ncol_n~input_o\,
	combout => \debouncer1|Selector2~0_combout\);

-- Location: FF_X31_Y12_N25
\debouncer1|curr_state.wait_bi_off\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \debouncer1|Selector2~0_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncer1|curr_state.wait_bi_off~q\);

-- Location: LCCOMB_X31_Y12_N16
\debouncer1|curr_state~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncer1|curr_state~6_combout\ = (\rst_n~input_o\ & (((!\debouncer1|curr_state.wait_bi_off~q\ & \debouncer1|curr_state.wait_bi~q\)) # (!\ncol_n~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \debouncer1|curr_state.wait_bi_off~q\,
	datac => \debouncer1|curr_state.wait_bi~q\,
	datad => \ncol_n~input_o\,
	combout => \debouncer1|curr_state~6_combout\);

-- Location: FF_X31_Y12_N17
\debouncer1|curr_state.wait_bi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \debouncer1|curr_state~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncer1|curr_state.wait_bi~q\);

-- Location: LCCOMB_X31_Y12_N10
\debouncer1|curr_state~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncer1|curr_state~5_combout\ = (\rst_n~input_o\ & (!\debouncer1|curr_state.wait_bi~q\ & !\ncol_n~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \debouncer1|curr_state.wait_bi~q\,
	datad => \ncol_n~input_o\,
	combout => \debouncer1|curr_state~5_combout\);

-- Location: FF_X31_Y12_N11
\debouncer1|curr_state.now_on\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \debouncer1|curr_state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncer1|curr_state.now_on~q\);

-- Location: LCCOMB_X31_Y12_N20
\RowReader0|curr_state~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_state~7_combout\ = (\rst_n~input_o\ & (!\RowReader0|curr_state.wait_something~q\ & ((\debouncer0|curr_state.now_on~q\) # (\debouncer1|curr_state.now_on~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncer0|curr_state.now_on~q\,
	datab => \rst_n~input_o\,
	datac => \RowReader0|curr_state.wait_something~q\,
	datad => \debouncer1|curr_state.now_on~q\,
	combout => \RowReader0|curr_state~7_combout\);

-- Location: FF_X31_Y12_N21
\RowReader0|curr_state.wait_something\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RowReader0|curr_state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RowReader0|curr_state.wait_something~q\);

-- Location: LCCOMB_X31_Y12_N12
\RowReader0|curr_state~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_state~5_combout\ = (!\debouncer0|curr_state.now_on~q\ & (!\RowReader0|curr_state.wait_something~q\ & (\rst_n~input_o\ & \debouncer1|curr_state.now_on~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncer0|curr_state.now_on~q\,
	datab => \RowReader0|curr_state.wait_something~q\,
	datac => \rst_n~input_o\,
	datad => \debouncer1|curr_state.now_on~q\,
	combout => \RowReader0|curr_state~5_combout\);

-- Location: FF_X31_Y12_N13
\RowReader0|curr_state.inc_col\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RowReader0|curr_state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RowReader0|curr_state.inc_col~q\);

-- Location: LCCOMB_X24_Y12_N26
\RowReader0|curr_col[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_col[0]~7_combout\ = (\RowReader0|curr_state.inc_col~q\) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \RowReader0|curr_state.inc_col~q\,
	combout => \RowReader0|curr_col[0]~7_combout\);

-- Location: FF_X24_Y12_N3
\RowReader0|curr_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RowReader0|curr_col[0]~5_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \RowReader0|curr_col[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RowReader0|curr_col\(0));

-- Location: LCCOMB_X24_Y12_N4
\RowReader0|curr_col[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_col[1]~8_combout\ = (\RowReader0|curr_col\(1) & (!\RowReader0|curr_col[0]~6\)) # (!\RowReader0|curr_col\(1) & ((\RowReader0|curr_col[0]~6\) # (GND)))
-- \RowReader0|curr_col[1]~9\ = CARRY((!\RowReader0|curr_col[0]~6\) # (!\RowReader0|curr_col\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RowReader0|curr_col\(1),
	datad => VCC,
	cin => \RowReader0|curr_col[0]~6\,
	combout => \RowReader0|curr_col[1]~8_combout\,
	cout => \RowReader0|curr_col[1]~9\);

-- Location: FF_X24_Y12_N5
\RowReader0|curr_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RowReader0|curr_col[1]~8_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \RowReader0|curr_col[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RowReader0|curr_col\(1));

-- Location: LCCOMB_X25_Y12_N22
\MdM|Ctrl|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|WideOr0~0_combout\ = (\MdM|Ctrl|curr_state.wait_comm~q\ & !\MdM|Ctrl|curr_state.wait_rd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.wait_comm~q\,
	datad => \MdM|Ctrl|curr_state.wait_rd~q\,
	combout => \MdM|Ctrl|WideOr0~0_combout\);

-- Location: LCCOMB_X25_Y13_N20
\RowReader0|curr_row[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_row[0]~5_combout\ = \RowReader0|curr_row\(0) $ (VCC)
-- \RowReader0|curr_row[0]~6\ = CARRY(\RowReader0|curr_row\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RowReader0|curr_row\(0),
	datad => VCC,
	combout => \RowReader0|curr_row[0]~5_combout\,
	cout => \RowReader0|curr_row[0]~6\);

-- Location: LCCOMB_X31_Y12_N22
\RowReader0|curr_state~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_state~6_combout\ = (\rst_n~input_o\ & (!\RowReader0|curr_state.wait_something~q\ & \debouncer0|curr_state.now_on~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \RowReader0|curr_state.wait_something~q\,
	datad => \debouncer0|curr_state.now_on~q\,
	combout => \RowReader0|curr_state~6_combout\);

-- Location: FF_X31_Y12_N23
\RowReader0|curr_state.inc_row\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RowReader0|curr_state~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RowReader0|curr_state.inc_row~q\);

-- Location: LCCOMB_X31_Y12_N0
\RowReader0|curr_row[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_row[2]~7_combout\ = (\RowReader0|curr_state.inc_row~q\) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \RowReader0|curr_state.inc_row~q\,
	combout => \RowReader0|curr_row[2]~7_combout\);

-- Location: FF_X25_Y13_N21
\RowReader0|curr_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RowReader0|curr_row[0]~5_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \RowReader0|curr_row[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RowReader0|curr_row\(0));

-- Location: LCCOMB_X25_Y12_N0
\MdM|Ctrl|curr_r0[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r0[3]~1_combout\ = ((!\MdM|Ctrl|curr_state.wait_rd~q\ & (!\MdM|Ctrl|curr_state.go_on~q\ & !\MdM|Ctrl|curr_state.wait_comm~q\))) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.wait_rd~q\,
	datab => \MdM|Ctrl|curr_state.go_on~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.wait_comm~q\,
	combout => \MdM|Ctrl|curr_r0[3]~1_combout\);

-- Location: LCCOMB_X25_Y13_N0
\MdM|Ctrl|curr_r0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r0~2_combout\ = (!\MdM|Ctrl|curr_r0[3]~1_combout\ & ((\MdM|Ctrl|WideOr0~0_combout\ & (!\MdM|Ctrl|reg_inc[0]~6_combout\)) # (!\MdM|Ctrl|WideOr0~0_combout\ & ((\RowReader0|curr_row\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|WideOr0~0_combout\,
	datab => \MdM|Ctrl|reg_inc[0]~6_combout\,
	datac => \RowReader0|curr_row\(0),
	datad => \MdM|Ctrl|curr_r0[3]~1_combout\,
	combout => \MdM|Ctrl|curr_r0~2_combout\);

-- Location: LCCOMB_X25_Y12_N2
\MdM|Ctrl|curr_r0[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r0[3]~3_combout\ = (\MdM|Ctrl|curr_state.wait_rd~q\) # ((\MdM|Ctrl|curr_state.go_on~q\) # ((!\MdM|Ctrl|curr_state.wait_comm~q\) # (!\rst_n~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.wait_rd~q\,
	datab => \MdM|Ctrl|curr_state.go_on~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.wait_comm~q\,
	combout => \MdM|Ctrl|curr_r0[3]~3_combout\);

-- Location: FF_X25_Y13_N1
\MdM|Ctrl|curr_r0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r0~2_combout\,
	ena => \MdM|Ctrl|curr_r0[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r0\(0));

-- Location: LCCOMB_X24_Y12_N28
\MdM|Ctrl|WideOr17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|WideOr17~combout\ = (\MdM|Ctrl|curr_state.wait_rd~q\) # (\MdM|Ctrl|curr_state.while_row1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.wait_rd~q\,
	datac => \MdM|Ctrl|curr_state.while_row1~q\,
	combout => \MdM|Ctrl|WideOr17~combout\);

-- Location: LCCOMB_X24_Y12_N24
\MdM|Ctrl|curr_c1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c1~1_combout\ = (!\MdM|Ctrl|curr_c1[0]~0_combout\ & ((\MdM|Ctrl|WideOr17~combout\ & ((\RowReader0|curr_col\(0)))) # (!\MdM|Ctrl|WideOr17~combout\ & (!\MdM|Ctrl|reg_inc[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|reg_inc[0]~6_combout\,
	datab => \RowReader0|curr_col\(0),
	datac => \MdM|Ctrl|curr_c1[0]~0_combout\,
	datad => \MdM|Ctrl|WideOr17~combout\,
	combout => \MdM|Ctrl|curr_c1~1_combout\);

-- Location: LCCOMB_X24_Y12_N0
\MdM|Ctrl|curr_c1[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c1[0]~2_combout\ = (\MdM|Ctrl|curr_state.store~q\) # ((\MdM|Ctrl|curr_state.while_row1~q\) # ((\MdM|Ctrl|curr_state.wait_rd~q\) # (!\rst_n~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.store~q\,
	datab => \MdM|Ctrl|curr_state.while_row1~q\,
	datac => \MdM|Ctrl|curr_state.wait_rd~q\,
	datad => \rst_n~input_o\,
	combout => \MdM|Ctrl|curr_c1[0]~2_combout\);

-- Location: FF_X24_Y12_N25
\MdM|Ctrl|curr_c1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_c1~1_combout\,
	ena => \MdM|Ctrl|curr_c1[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_c1\(0));

-- Location: LCCOMB_X24_Y14_N18
\MdM|Ctrl|mux_inc[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|mux_inc\(1) = (\MdM|Ctrl|curr_state.get_second~q\) # (\MdM|Ctrl|curr_state.store~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datac => \MdM|Ctrl|curr_state.store~q\,
	combout => \MdM|Ctrl|mux_inc\(1));

-- Location: LCCOMB_X24_Y13_N6
\MdM|Ctrl|reg_inc[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|reg_inc[0]~5_combout\ = (\MdM|Ctrl|mux_inc\(0) & (((\MdM|Ctrl|curr_c1\(0)) # (!\MdM|Ctrl|mux_inc\(1))))) # (!\MdM|Ctrl|mux_inc\(0) & (\MdM|Ctrl|curr_r0\(0) & ((!\MdM|Ctrl|mux_inc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|mux_inc\(0),
	datab => \MdM|Ctrl|curr_r0\(0),
	datac => \MdM|Ctrl|curr_c1\(0),
	datad => \MdM|Ctrl|mux_inc\(1),
	combout => \MdM|Ctrl|reg_inc[0]~5_combout\);

-- Location: LCCOMB_X24_Y13_N4
\MdM|Ctrl|reg_inc[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|reg_inc[4]~4_combout\ = (!\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_state.get_first~q\ $ (\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_first~q\,
	datab => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|reg_inc[4]~4_combout\);

-- Location: LCCOMB_X26_Y13_N4
\MdM|Ctrl|curr_c0[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c0[2]~0_combout\ = ((\MdM|Ctrl|curr_state.while_col2~q\ & !\MdM|Ctrl|curr_state.get_first~q\)) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.while_col2~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Ctrl|curr_c0[2]~0_combout\);

-- Location: LCCOMB_X26_Y13_N18
\MdM|Ctrl|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Equal3~0_combout\ = (!\MdM|Ctrl|curr_state.while_col2~q\ & \MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.while_col2~q\,
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Ctrl|Equal3~0_combout\);

-- Location: LCCOMB_X26_Y13_N30
\MdM|Ctrl|curr_c0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c0~3_combout\ = (!\MdM|Ctrl|curr_c0[2]~0_combout\ & ((\MdM|Ctrl|Equal3~0_combout\ & ((!\MdM|Ctrl|reg_inc[0]~6_combout\))) # (!\MdM|Ctrl|Equal3~0_combout\ & (\RowReader0|curr_col\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RowReader0|curr_col\(0),
	datab => \MdM|Ctrl|reg_inc[0]~6_combout\,
	datac => \MdM|Ctrl|curr_c0[2]~0_combout\,
	datad => \MdM|Ctrl|Equal3~0_combout\,
	combout => \MdM|Ctrl|curr_c0~3_combout\);

-- Location: LCCOMB_X26_Y13_N14
\MdM|Ctrl|curr_c0[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c0[2]~2_combout\ = (\MdM|Ctrl|curr_state.while_col2~q\) # ((\MdM|Ctrl|curr_state.get_first~q\) # (!\rst_n~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.while_col2~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Ctrl|curr_c0[2]~2_combout\);

-- Location: FF_X26_Y13_N31
\MdM|Ctrl|curr_c0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_c0~3_combout\,
	ena => \MdM|Ctrl|curr_c0[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_c0\(0));

-- Location: LCCOMB_X23_Y12_N30
\MdM|Ctrl|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Equal6~0_combout\ = (!\MdM|Ctrl|curr_state.while_col2~q\ & \MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.while_col2~q\,
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|Equal6~0_combout\);

-- Location: LCCOMB_X26_Y13_N6
\MdM|Ctrl|curr_r1[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r1[3]~0_combout\ = ((\MdM|Ctrl|curr_state.while_col2~q\ & !\MdM|Ctrl|curr_state.get_second~q\)) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.while_col2~q\,
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r1[3]~0_combout\);

-- Location: LCCOMB_X26_Y13_N28
\MdM|Ctrl|curr_r1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r1~3_combout\ = (!\MdM|Ctrl|curr_r1[3]~0_combout\ & ((\MdM|Ctrl|Equal6~0_combout\ & ((!\MdM|Ctrl|reg_inc[0]~6_combout\))) # (!\MdM|Ctrl|Equal6~0_combout\ & (\RowReader0|curr_row\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RowReader0|curr_row\(0),
	datab => \MdM|Ctrl|reg_inc[0]~6_combout\,
	datac => \MdM|Ctrl|Equal6~0_combout\,
	datad => \MdM|Ctrl|curr_r1[3]~0_combout\,
	combout => \MdM|Ctrl|curr_r1~3_combout\);

-- Location: LCCOMB_X26_Y13_N0
\MdM|Ctrl|curr_r1[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r1[3]~2_combout\ = ((\MdM|Ctrl|curr_state.while_col2~q\) # (\MdM|Ctrl|curr_state.get_second~q\)) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.while_col2~q\,
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r1[3]~2_combout\);

-- Location: FF_X26_Y13_N29
\MdM|Ctrl|curr_r1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r1~3_combout\,
	ena => \MdM|Ctrl|curr_r1[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r1\(0));

-- Location: LCCOMB_X24_Y13_N8
\MdM|Ctrl|reg_inc[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|reg_inc[0]~6_combout\ = (\MdM|Ctrl|reg_inc[0]~5_combout\ & (((\MdM|Ctrl|curr_c0\(0))) # (!\MdM|Ctrl|reg_inc[4]~4_combout\))) # (!\MdM|Ctrl|reg_inc[0]~5_combout\ & (\MdM|Ctrl|reg_inc[4]~4_combout\ & ((\MdM|Ctrl|curr_r1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|reg_inc[0]~5_combout\,
	datab => \MdM|Ctrl|reg_inc[4]~4_combout\,
	datac => \MdM|Ctrl|curr_c0\(0),
	datad => \MdM|Ctrl|curr_r1\(0),
	combout => \MdM|Ctrl|reg_inc[0]~6_combout\);

-- Location: LCCOMB_X26_Y13_N12
\MdM|Ctrl|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add0~2_combout\ = \MdM|Ctrl|reg_inc[0]~6_combout\ $ (\MdM|Ctrl|reg_inc[1]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|reg_inc[0]~6_combout\,
	datac => \MdM|Ctrl|reg_inc[1]~3_combout\,
	combout => \MdM|Ctrl|Add0~2_combout\);

-- Location: LCCOMB_X24_Y12_N20
\MdM|Ctrl|curr_c1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c1~3_combout\ = (!\MdM|Ctrl|curr_c1[0]~0_combout\ & ((\MdM|Ctrl|WideOr17~combout\ & (\RowReader0|curr_col\(1))) # (!\MdM|Ctrl|WideOr17~combout\ & ((\MdM|Ctrl|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_c1[0]~0_combout\,
	datab => \RowReader0|curr_col\(1),
	datac => \MdM|Ctrl|Add0~2_combout\,
	datad => \MdM|Ctrl|WideOr17~combout\,
	combout => \MdM|Ctrl|curr_c1~3_combout\);

-- Location: FF_X24_Y12_N21
\MdM|Ctrl|curr_c1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_c1~3_combout\,
	ena => \MdM|Ctrl|curr_c1[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_c1\(1));

-- Location: LCCOMB_X26_Y13_N2
\MdM|Ctrl|curr_c0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c0~1_combout\ = (!\MdM|Ctrl|curr_c0[2]~0_combout\ & ((\MdM|Ctrl|Equal3~0_combout\ & ((\MdM|Ctrl|Add0~2_combout\))) # (!\MdM|Ctrl|Equal3~0_combout\ & (\RowReader0|curr_col\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RowReader0|curr_col\(1),
	datab => \MdM|Ctrl|Equal3~0_combout\,
	datac => \MdM|Ctrl|curr_c0[2]~0_combout\,
	datad => \MdM|Ctrl|Add0~2_combout\,
	combout => \MdM|Ctrl|curr_c0~1_combout\);

-- Location: FF_X26_Y13_N3
\MdM|Ctrl|curr_c0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_c0~1_combout\,
	ena => \MdM|Ctrl|curr_c0[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_c0\(1));

-- Location: LCCOMB_X25_Y13_N22
\RowReader0|curr_row[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_row[1]~8_combout\ = (\RowReader0|curr_row\(1) & (!\RowReader0|curr_row[0]~6\)) # (!\RowReader0|curr_row\(1) & ((\RowReader0|curr_row[0]~6\) # (GND)))
-- \RowReader0|curr_row[1]~9\ = CARRY((!\RowReader0|curr_row[0]~6\) # (!\RowReader0|curr_row\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RowReader0|curr_row\(1),
	datad => VCC,
	cin => \RowReader0|curr_row[0]~6\,
	combout => \RowReader0|curr_row[1]~8_combout\,
	cout => \RowReader0|curr_row[1]~9\);

-- Location: FF_X25_Y13_N23
\RowReader0|curr_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RowReader0|curr_row[1]~8_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \RowReader0|curr_row[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RowReader0|curr_row\(1));

-- Location: LCCOMB_X26_Y13_N16
\MdM|Ctrl|curr_r1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r1~1_combout\ = (!\MdM|Ctrl|curr_r1[3]~0_combout\ & ((\MdM|Ctrl|Equal6~0_combout\ & ((\MdM|Ctrl|Add0~2_combout\))) # (!\MdM|Ctrl|Equal6~0_combout\ & (\RowReader0|curr_row\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_r1[3]~0_combout\,
	datab => \RowReader0|curr_row\(1),
	datac => \MdM|Ctrl|Equal6~0_combout\,
	datad => \MdM|Ctrl|Add0~2_combout\,
	combout => \MdM|Ctrl|curr_r1~1_combout\);

-- Location: FF_X26_Y13_N17
\MdM|Ctrl|curr_r1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r1~1_combout\,
	ena => \MdM|Ctrl|curr_r1[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r1\(1));

-- Location: LCCOMB_X25_Y13_N10
\MdM|Ctrl|curr_r0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r0~4_combout\ = (!\MdM|Ctrl|curr_r0[3]~1_combout\ & ((\MdM|Ctrl|WideOr0~0_combout\ & ((\MdM|Ctrl|Add0~2_combout\))) # (!\MdM|Ctrl|WideOr0~0_combout\ & (\RowReader0|curr_row\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|WideOr0~0_combout\,
	datab => \MdM|Ctrl|curr_r0[3]~1_combout\,
	datac => \RowReader0|curr_row\(1),
	datad => \MdM|Ctrl|Add0~2_combout\,
	combout => \MdM|Ctrl|curr_r0~4_combout\);

-- Location: FF_X25_Y13_N11
\MdM|Ctrl|curr_r0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r0~4_combout\,
	ena => \MdM|Ctrl|curr_r0[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r0\(1));

-- Location: LCCOMB_X24_Y13_N0
\MdM|Ctrl|reg_inc[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|reg_inc[1]~2_combout\ = (\MdM|Ctrl|mux_inc\(0) & (!\MdM|Ctrl|mux_inc\(1))) # (!\MdM|Ctrl|mux_inc\(0) & ((\MdM|Ctrl|mux_inc\(1) & (\MdM|Ctrl|curr_r1\(1))) # (!\MdM|Ctrl|mux_inc\(1) & ((\MdM|Ctrl|curr_r0\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|mux_inc\(0),
	datab => \MdM|Ctrl|mux_inc\(1),
	datac => \MdM|Ctrl|curr_r1\(1),
	datad => \MdM|Ctrl|curr_r0\(1),
	combout => \MdM|Ctrl|reg_inc[1]~2_combout\);

-- Location: LCCOMB_X24_Y13_N26
\MdM|Ctrl|reg_inc[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|reg_inc[1]~3_combout\ = (\MdM|Ctrl|mux_inc\(0) & ((\MdM|Ctrl|reg_inc[1]~2_combout\ & ((\MdM|Ctrl|curr_c0\(1)))) # (!\MdM|Ctrl|reg_inc[1]~2_combout\ & (\MdM|Ctrl|curr_c1\(1))))) # (!\MdM|Ctrl|mux_inc\(0) & (((\MdM|Ctrl|reg_inc[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|mux_inc\(0),
	datab => \MdM|Ctrl|curr_c1\(1),
	datac => \MdM|Ctrl|curr_c0\(1),
	datad => \MdM|Ctrl|reg_inc[1]~2_combout\,
	combout => \MdM|Ctrl|reg_inc[1]~3_combout\);

-- Location: LCCOMB_X24_Y12_N6
\RowReader0|curr_col[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_col[2]~10_combout\ = (\RowReader0|curr_col\(2) & (\RowReader0|curr_col[1]~9\ $ (GND))) # (!\RowReader0|curr_col\(2) & (!\RowReader0|curr_col[1]~9\ & VCC))
-- \RowReader0|curr_col[2]~11\ = CARRY((\RowReader0|curr_col\(2) & !\RowReader0|curr_col[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RowReader0|curr_col\(2),
	datad => VCC,
	cin => \RowReader0|curr_col[1]~9\,
	combout => \RowReader0|curr_col[2]~10_combout\,
	cout => \RowReader0|curr_col[2]~11\);

-- Location: FF_X24_Y12_N7
\RowReader0|curr_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RowReader0|curr_col[2]~10_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \RowReader0|curr_col[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RowReader0|curr_col\(2));

-- Location: LCCOMB_X24_Y12_N8
\RowReader0|curr_col[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_col[3]~12_combout\ = (\RowReader0|curr_col\(3) & (!\RowReader0|curr_col[2]~11\)) # (!\RowReader0|curr_col\(3) & ((\RowReader0|curr_col[2]~11\) # (GND)))
-- \RowReader0|curr_col[3]~13\ = CARRY((!\RowReader0|curr_col[2]~11\) # (!\RowReader0|curr_col\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RowReader0|curr_col\(3),
	datad => VCC,
	cin => \RowReader0|curr_col[2]~11\,
	combout => \RowReader0|curr_col[3]~12_combout\,
	cout => \RowReader0|curr_col[3]~13\);

-- Location: FF_X24_Y12_N9
\RowReader0|curr_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RowReader0|curr_col[3]~12_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \RowReader0|curr_col[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RowReader0|curr_col\(3));

-- Location: LCCOMB_X24_Y13_N16
\MdM|Ctrl|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add0~3_combout\ = \MdM|Ctrl|reg_inc[2]~8_combout\ $ (((\MdM|Ctrl|reg_inc[0]~6_combout\ & \MdM|Ctrl|reg_inc[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|reg_inc[2]~8_combout\,
	datab => \MdM|Ctrl|reg_inc[0]~6_combout\,
	datac => \MdM|Ctrl|reg_inc[1]~3_combout\,
	combout => \MdM|Ctrl|Add0~3_combout\);

-- Location: LCCOMB_X25_Y13_N24
\RowReader0|curr_row[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_row[2]~10_combout\ = (\RowReader0|curr_row\(2) & (\RowReader0|curr_row[1]~9\ $ (GND))) # (!\RowReader0|curr_row\(2) & (!\RowReader0|curr_row[1]~9\ & VCC))
-- \RowReader0|curr_row[2]~11\ = CARRY((\RowReader0|curr_row\(2) & !\RowReader0|curr_row[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RowReader0|curr_row\(2),
	datad => VCC,
	cin => \RowReader0|curr_row[1]~9\,
	combout => \RowReader0|curr_row[2]~10_combout\,
	cout => \RowReader0|curr_row[2]~11\);

-- Location: FF_X25_Y13_N25
\RowReader0|curr_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RowReader0|curr_row[2]~10_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \RowReader0|curr_row[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RowReader0|curr_row\(2));

-- Location: LCCOMB_X25_Y13_N4
\MdM|Ctrl|curr_r0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r0~5_combout\ = (!\MdM|Ctrl|curr_r0[3]~1_combout\ & ((\MdM|Ctrl|WideOr0~0_combout\ & (\MdM|Ctrl|Add0~3_combout\)) # (!\MdM|Ctrl|WideOr0~0_combout\ & ((\RowReader0|curr_row\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|WideOr0~0_combout\,
	datab => \MdM|Ctrl|curr_r0[3]~1_combout\,
	datac => \MdM|Ctrl|Add0~3_combout\,
	datad => \RowReader0|curr_row\(2),
	combout => \MdM|Ctrl|curr_r0~5_combout\);

-- Location: FF_X25_Y13_N5
\MdM|Ctrl|curr_r0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r0~5_combout\,
	ena => \MdM|Ctrl|curr_r0[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r0\(2));

-- Location: LCCOMB_X24_Y12_N14
\MdM|Ctrl|curr_c1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c1~4_combout\ = (!\MdM|Ctrl|curr_c1[0]~0_combout\ & ((\MdM|Ctrl|WideOr17~combout\ & (\RowReader0|curr_col\(2))) # (!\MdM|Ctrl|WideOr17~combout\ & ((\MdM|Ctrl|Add0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RowReader0|curr_col\(2),
	datab => \MdM|Ctrl|WideOr17~combout\,
	datac => \MdM|Ctrl|curr_c1[0]~0_combout\,
	datad => \MdM|Ctrl|Add0~3_combout\,
	combout => \MdM|Ctrl|curr_c1~4_combout\);

-- Location: FF_X24_Y12_N15
\MdM|Ctrl|curr_c1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_c1~4_combout\,
	ena => \MdM|Ctrl|curr_c1[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_c1\(2));

-- Location: LCCOMB_X24_Y13_N10
\MdM|Ctrl|reg_inc[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|reg_inc[2]~7_combout\ = (\MdM|Ctrl|mux_inc\(0) & (((\MdM|Ctrl|curr_c1\(2)) # (!\MdM|Ctrl|mux_inc\(1))))) # (!\MdM|Ctrl|mux_inc\(0) & (\MdM|Ctrl|curr_r0\(2) & ((!\MdM|Ctrl|mux_inc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|mux_inc\(0),
	datab => \MdM|Ctrl|curr_r0\(2),
	datac => \MdM|Ctrl|curr_c1\(2),
	datad => \MdM|Ctrl|mux_inc\(1),
	combout => \MdM|Ctrl|reg_inc[2]~7_combout\);

-- Location: LCCOMB_X26_Y13_N10
\MdM|Ctrl|curr_c0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c0~4_combout\ = (!\MdM|Ctrl|curr_c0[2]~0_combout\ & ((\MdM|Ctrl|Equal3~0_combout\ & ((\MdM|Ctrl|Add0~3_combout\))) # (!\MdM|Ctrl|Equal3~0_combout\ & (\RowReader0|curr_col\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RowReader0|curr_col\(2),
	datab => \MdM|Ctrl|Add0~3_combout\,
	datac => \MdM|Ctrl|curr_c0[2]~0_combout\,
	datad => \MdM|Ctrl|Equal3~0_combout\,
	combout => \MdM|Ctrl|curr_c0~4_combout\);

-- Location: FF_X26_Y13_N11
\MdM|Ctrl|curr_c0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_c0~4_combout\,
	ena => \MdM|Ctrl|curr_c0[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_c0\(2));

-- Location: LCCOMB_X26_Y13_N24
\MdM|Ctrl|curr_r1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r1~4_combout\ = (!\MdM|Ctrl|curr_r1[3]~0_combout\ & ((\MdM|Ctrl|Equal6~0_combout\ & (\MdM|Ctrl|Add0~3_combout\)) # (!\MdM|Ctrl|Equal6~0_combout\ & ((\RowReader0|curr_row\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_r1[3]~0_combout\,
	datab => \MdM|Ctrl|Add0~3_combout\,
	datac => \MdM|Ctrl|Equal6~0_combout\,
	datad => \RowReader0|curr_row\(2),
	combout => \MdM|Ctrl|curr_r1~4_combout\);

-- Location: FF_X26_Y13_N25
\MdM|Ctrl|curr_r1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r1~4_combout\,
	ena => \MdM|Ctrl|curr_r1[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r1\(2));

-- Location: LCCOMB_X24_Y13_N12
\MdM|Ctrl|reg_inc[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|reg_inc[2]~8_combout\ = (\MdM|Ctrl|reg_inc[2]~7_combout\ & ((\MdM|Ctrl|curr_c0\(2)) # ((!\MdM|Ctrl|reg_inc[4]~4_combout\)))) # (!\MdM|Ctrl|reg_inc[2]~7_combout\ & (((\MdM|Ctrl|reg_inc[4]~4_combout\ & \MdM|Ctrl|curr_r1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|reg_inc[2]~7_combout\,
	datab => \MdM|Ctrl|curr_c0\(2),
	datac => \MdM|Ctrl|reg_inc[4]~4_combout\,
	datad => \MdM|Ctrl|curr_r1\(2),
	combout => \MdM|Ctrl|reg_inc[2]~8_combout\);

-- Location: LCCOMB_X25_Y13_N12
\MdM|Ctrl|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add0~4_combout\ = \MdM|Ctrl|reg_inc[3]~10_combout\ $ (((\MdM|Ctrl|reg_inc[1]~3_combout\ & (\MdM|Ctrl|reg_inc[0]~6_combout\ & \MdM|Ctrl|reg_inc[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|reg_inc[1]~3_combout\,
	datab => \MdM|Ctrl|reg_inc[3]~10_combout\,
	datac => \MdM|Ctrl|reg_inc[0]~6_combout\,
	datad => \MdM|Ctrl|reg_inc[2]~8_combout\,
	combout => \MdM|Ctrl|Add0~4_combout\);

-- Location: LCCOMB_X26_Y13_N22
\MdM|Ctrl|curr_c0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c0~5_combout\ = (!\MdM|Ctrl|curr_c0[2]~0_combout\ & ((\MdM|Ctrl|Equal3~0_combout\ & ((\MdM|Ctrl|Add0~4_combout\))) # (!\MdM|Ctrl|Equal3~0_combout\ & (\RowReader0|curr_col\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RowReader0|curr_col\(3),
	datab => \MdM|Ctrl|Add0~4_combout\,
	datac => \MdM|Ctrl|curr_c0[2]~0_combout\,
	datad => \MdM|Ctrl|Equal3~0_combout\,
	combout => \MdM|Ctrl|curr_c0~5_combout\);

-- Location: FF_X26_Y13_N23
\MdM|Ctrl|curr_c0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_c0~5_combout\,
	ena => \MdM|Ctrl|curr_c0[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_c0\(3));

-- Location: LCCOMB_X25_Y13_N26
\RowReader0|curr_row[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_row[3]~12_combout\ = (\RowReader0|curr_row\(3) & (!\RowReader0|curr_row[2]~11\)) # (!\RowReader0|curr_row\(3) & ((\RowReader0|curr_row[2]~11\) # (GND)))
-- \RowReader0|curr_row[3]~13\ = CARRY((!\RowReader0|curr_row[2]~11\) # (!\RowReader0|curr_row\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RowReader0|curr_row\(3),
	datad => VCC,
	cin => \RowReader0|curr_row[2]~11\,
	combout => \RowReader0|curr_row[3]~12_combout\,
	cout => \RowReader0|curr_row[3]~13\);

-- Location: FF_X25_Y13_N27
\RowReader0|curr_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RowReader0|curr_row[3]~12_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \RowReader0|curr_row[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RowReader0|curr_row\(3));

-- Location: LCCOMB_X25_Y13_N30
\MdM|Ctrl|curr_r0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r0~6_combout\ = (!\MdM|Ctrl|curr_r0[3]~1_combout\ & ((\MdM|Ctrl|WideOr0~0_combout\ & ((\MdM|Ctrl|Add0~4_combout\))) # (!\MdM|Ctrl|WideOr0~0_combout\ & (\RowReader0|curr_row\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|WideOr0~0_combout\,
	datab => \MdM|Ctrl|curr_r0[3]~1_combout\,
	datac => \RowReader0|curr_row\(3),
	datad => \MdM|Ctrl|Add0~4_combout\,
	combout => \MdM|Ctrl|curr_r0~6_combout\);

-- Location: FF_X25_Y13_N31
\MdM|Ctrl|curr_r0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r0~6_combout\,
	ena => \MdM|Ctrl|curr_r0[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r0\(3));

-- Location: LCCOMB_X26_Y13_N20
\MdM|Ctrl|curr_r1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r1~5_combout\ = (!\MdM|Ctrl|curr_r1[3]~0_combout\ & ((\MdM|Ctrl|Equal6~0_combout\ & ((\MdM|Ctrl|Add0~4_combout\))) # (!\MdM|Ctrl|Equal6~0_combout\ & (\RowReader0|curr_row\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RowReader0|curr_row\(3),
	datab => \MdM|Ctrl|Equal6~0_combout\,
	datac => \MdM|Ctrl|Add0~4_combout\,
	datad => \MdM|Ctrl|curr_r1[3]~0_combout\,
	combout => \MdM|Ctrl|curr_r1~5_combout\);

-- Location: FF_X26_Y13_N21
\MdM|Ctrl|curr_r1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r1~5_combout\,
	ena => \MdM|Ctrl|curr_r1[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r1\(3));

-- Location: LCCOMB_X24_Y13_N14
\MdM|Ctrl|reg_inc[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|reg_inc[3]~9_combout\ = (\MdM|Ctrl|mux_inc\(0) & (!\MdM|Ctrl|mux_inc\(1))) # (!\MdM|Ctrl|mux_inc\(0) & ((\MdM|Ctrl|mux_inc\(1) & ((\MdM|Ctrl|curr_r1\(3)))) # (!\MdM|Ctrl|mux_inc\(1) & (\MdM|Ctrl|curr_r0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|mux_inc\(0),
	datab => \MdM|Ctrl|mux_inc\(1),
	datac => \MdM|Ctrl|curr_r0\(3),
	datad => \MdM|Ctrl|curr_r1\(3),
	combout => \MdM|Ctrl|reg_inc[3]~9_combout\);

-- Location: LCCOMB_X24_Y12_N16
\MdM|Ctrl|curr_c1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c1~5_combout\ = (!\MdM|Ctrl|curr_c1[0]~0_combout\ & ((\MdM|Ctrl|WideOr17~combout\ & ((\RowReader0|curr_col\(3)))) # (!\MdM|Ctrl|WideOr17~combout\ & (\MdM|Ctrl|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_c1[0]~0_combout\,
	datab => \MdM|Ctrl|WideOr17~combout\,
	datac => \MdM|Ctrl|Add0~4_combout\,
	datad => \RowReader0|curr_col\(3),
	combout => \MdM|Ctrl|curr_c1~5_combout\);

-- Location: FF_X24_Y12_N17
\MdM|Ctrl|curr_c1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_c1~5_combout\,
	ena => \MdM|Ctrl|curr_c1[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_c1\(3));

-- Location: LCCOMB_X24_Y13_N24
\MdM|Ctrl|reg_inc[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|reg_inc[3]~10_combout\ = (\MdM|Ctrl|reg_inc[3]~9_combout\ & ((\MdM|Ctrl|curr_c0\(3)) # ((!\MdM|Ctrl|mux_inc\(0))))) # (!\MdM|Ctrl|reg_inc[3]~9_combout\ & (((\MdM|Ctrl|curr_c1\(3) & \MdM|Ctrl|mux_inc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_c0\(3),
	datab => \MdM|Ctrl|reg_inc[3]~9_combout\,
	datac => \MdM|Ctrl|curr_c1\(3),
	datad => \MdM|Ctrl|mux_inc\(0),
	combout => \MdM|Ctrl|reg_inc[3]~10_combout\);

-- Location: LCCOMB_X25_Y13_N18
\MdM|Ctrl|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add0~0_combout\ = (\MdM|Ctrl|reg_inc[1]~3_combout\ & (\MdM|Ctrl|reg_inc[3]~10_combout\ & (\MdM|Ctrl|reg_inc[0]~6_combout\ & \MdM|Ctrl|reg_inc[2]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|reg_inc[1]~3_combout\,
	datab => \MdM|Ctrl|reg_inc[3]~10_combout\,
	datac => \MdM|Ctrl|reg_inc[0]~6_combout\,
	datad => \MdM|Ctrl|reg_inc[2]~8_combout\,
	combout => \MdM|Ctrl|Add0~0_combout\);

-- Location: LCCOMB_X24_Y13_N2
\MdM|Ctrl|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add0~5_combout\ = \MdM|Ctrl|reg_inc[4]~12_combout\ $ (\MdM|Ctrl|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|reg_inc[4]~12_combout\,
	datad => \MdM|Ctrl|Add0~0_combout\,
	combout => \MdM|Ctrl|Add0~5_combout\);

-- Location: LCCOMB_X24_Y12_N10
\RowReader0|curr_col[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_col[4]~14_combout\ = \RowReader0|curr_col[3]~13\ $ (!\RowReader0|curr_col\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RowReader0|curr_col\(4),
	cin => \RowReader0|curr_col[3]~13\,
	combout => \RowReader0|curr_col[4]~14_combout\);

-- Location: FF_X24_Y12_N11
\RowReader0|curr_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RowReader0|curr_col[4]~14_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \RowReader0|curr_col[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RowReader0|curr_col\(4));

-- Location: LCCOMB_X26_Y13_N26
\MdM|Ctrl|curr_c0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c0~6_combout\ = (!\MdM|Ctrl|curr_c0[2]~0_combout\ & ((\MdM|Ctrl|Equal3~0_combout\ & (\MdM|Ctrl|Add0~5_combout\)) # (!\MdM|Ctrl|Equal3~0_combout\ & ((\RowReader0|curr_col\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Add0~5_combout\,
	datab => \RowReader0|curr_col\(4),
	datac => \MdM|Ctrl|curr_c0[2]~0_combout\,
	datad => \MdM|Ctrl|Equal3~0_combout\,
	combout => \MdM|Ctrl|curr_c0~6_combout\);

-- Location: FF_X26_Y13_N27
\MdM|Ctrl|curr_c0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_c0~6_combout\,
	ena => \MdM|Ctrl|curr_c0[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_c0\(4));

-- Location: LCCOMB_X25_Y13_N28
\RowReader0|curr_row[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RowReader0|curr_row[4]~14_combout\ = \RowReader0|curr_row[3]~13\ $ (!\RowReader0|curr_row\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RowReader0|curr_row\(4),
	cin => \RowReader0|curr_row[3]~13\,
	combout => \RowReader0|curr_row[4]~14_combout\);

-- Location: FF_X25_Y13_N29
\RowReader0|curr_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RowReader0|curr_row[4]~14_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \RowReader0|curr_row[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RowReader0|curr_row\(4));

-- Location: LCCOMB_X25_Y13_N8
\MdM|Ctrl|curr_r0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r0~7_combout\ = (!\MdM|Ctrl|curr_r0[3]~1_combout\ & ((\MdM|Ctrl|WideOr0~0_combout\ & (\MdM|Ctrl|Add0~5_combout\)) # (!\MdM|Ctrl|WideOr0~0_combout\ & ((\RowReader0|curr_row\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Add0~5_combout\,
	datab => \MdM|Ctrl|curr_r0[3]~1_combout\,
	datac => \MdM|Ctrl|WideOr0~0_combout\,
	datad => \RowReader0|curr_row\(4),
	combout => \MdM|Ctrl|curr_r0~7_combout\);

-- Location: FF_X25_Y13_N9
\MdM|Ctrl|curr_r0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r0~7_combout\,
	ena => \MdM|Ctrl|curr_r0[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r0\(4));

-- Location: LCCOMB_X24_Y12_N18
\MdM|Ctrl|curr_c1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c1~6_combout\ = (!\MdM|Ctrl|curr_c1[0]~0_combout\ & ((\MdM|Ctrl|WideOr17~combout\ & (\RowReader0|curr_col\(4))) # (!\MdM|Ctrl|WideOr17~combout\ & ((\MdM|Ctrl|Add0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RowReader0|curr_col\(4),
	datab => \MdM|Ctrl|WideOr17~combout\,
	datac => \MdM|Ctrl|curr_c1[0]~0_combout\,
	datad => \MdM|Ctrl|Add0~5_combout\,
	combout => \MdM|Ctrl|curr_c1~6_combout\);

-- Location: FF_X24_Y12_N19
\MdM|Ctrl|curr_c1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_c1~6_combout\,
	ena => \MdM|Ctrl|curr_c1[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_c1\(4));

-- Location: LCCOMB_X24_Y13_N18
\MdM|Ctrl|reg_inc[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|reg_inc[4]~11_combout\ = (\MdM|Ctrl|mux_inc\(1) & (((\MdM|Ctrl|mux_inc\(0) & \MdM|Ctrl|curr_c1\(4))))) # (!\MdM|Ctrl|mux_inc\(1) & ((\MdM|Ctrl|curr_r0\(4)) # ((\MdM|Ctrl|mux_inc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_r0\(4),
	datab => \MdM|Ctrl|mux_inc\(1),
	datac => \MdM|Ctrl|mux_inc\(0),
	datad => \MdM|Ctrl|curr_c1\(4),
	combout => \MdM|Ctrl|reg_inc[4]~11_combout\);

-- Location: LCCOMB_X26_Y13_N8
\MdM|Ctrl|curr_r1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r1~6_combout\ = (!\MdM|Ctrl|curr_r1[3]~0_combout\ & ((\MdM|Ctrl|Equal6~0_combout\ & (\MdM|Ctrl|Add0~5_combout\)) # (!\MdM|Ctrl|Equal6~0_combout\ & ((\RowReader0|curr_row\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Add0~5_combout\,
	datab => \RowReader0|curr_row\(4),
	datac => \MdM|Ctrl|Equal6~0_combout\,
	datad => \MdM|Ctrl|curr_r1[3]~0_combout\,
	combout => \MdM|Ctrl|curr_r1~6_combout\);

-- Location: FF_X26_Y13_N9
\MdM|Ctrl|curr_r1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r1~6_combout\,
	ena => \MdM|Ctrl|curr_r1[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r1\(4));

-- Location: LCCOMB_X24_Y13_N20
\MdM|Ctrl|reg_inc[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|reg_inc[4]~12_combout\ = (\MdM|Ctrl|reg_inc[4]~11_combout\ & ((\MdM|Ctrl|curr_c0\(4)) # ((!\MdM|Ctrl|reg_inc[4]~4_combout\)))) # (!\MdM|Ctrl|reg_inc[4]~11_combout\ & (((\MdM|Ctrl|reg_inc[4]~4_combout\ & \MdM|Ctrl|curr_r1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_c0\(4),
	datab => \MdM|Ctrl|reg_inc[4]~11_combout\,
	datac => \MdM|Ctrl|reg_inc[4]~4_combout\,
	datad => \MdM|Ctrl|curr_r1\(4),
	combout => \MdM|Ctrl|reg_inc[4]~12_combout\);

-- Location: LCCOMB_X23_Y12_N6
\MdM|Ctrl|reg_inc[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|reg_inc[5]~0_combout\ = (\MdM|Ctrl|mux_inc\(1) & (((\MdM|Ctrl|curr_r1\(5) & !\MdM|Ctrl|mux_inc\(0))))) # (!\MdM|Ctrl|mux_inc\(1) & ((\MdM|Ctrl|curr_r0\(5)) # ((\MdM|Ctrl|mux_inc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_r0\(5),
	datab => \MdM|Ctrl|mux_inc\(1),
	datac => \MdM|Ctrl|curr_r1\(5),
	datad => \MdM|Ctrl|mux_inc\(0),
	combout => \MdM|Ctrl|reg_inc[5]~0_combout\);

-- Location: LCCOMB_X23_Y12_N2
\MdM|Ctrl|next_c0[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|next_c0[5]~0_combout\ = (!\MdM|Ctrl|curr_state.while_col2~q\ & ((\MdM|Ctrl|curr_state.get_first~q\ & (\MdM|Ctrl|Add0~1_combout\)) # (!\MdM|Ctrl|curr_state.get_first~q\ & ((\MdM|Ctrl|curr_c0\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Add0~1_combout\,
	datab => \MdM|Ctrl|curr_state.get_first~q\,
	datac => \MdM|Ctrl|curr_c0\(5),
	datad => \MdM|Ctrl|curr_state.while_col2~q\,
	combout => \MdM|Ctrl|next_c0[5]~0_combout\);

-- Location: FF_X23_Y12_N3
\MdM|Ctrl|curr_c0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|next_c0[5]~0_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_c0\(5));

-- Location: LCCOMB_X23_Y12_N0
\MdM|Ctrl|reg_inc[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|reg_inc[5]~1_combout\ = (\MdM|Ctrl|reg_inc[5]~0_combout\ & ((\MdM|Ctrl|curr_c0\(5)) # ((!\MdM|Ctrl|mux_inc\(0))))) # (!\MdM|Ctrl|reg_inc[5]~0_combout\ & (((\MdM|Ctrl|curr_c1\(5) & \MdM|Ctrl|mux_inc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|reg_inc[5]~0_combout\,
	datab => \MdM|Ctrl|curr_c0\(5),
	datac => \MdM|Ctrl|curr_c1\(5),
	datad => \MdM|Ctrl|mux_inc\(0),
	combout => \MdM|Ctrl|reg_inc[5]~1_combout\);

-- Location: LCCOMB_X24_Y13_N22
\MdM|Ctrl|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add0~1_combout\ = \MdM|Ctrl|reg_inc[5]~1_combout\ $ (((\MdM|Ctrl|reg_inc[4]~12_combout\ & \MdM|Ctrl|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|reg_inc[4]~12_combout\,
	datac => \MdM|Ctrl|reg_inc[5]~1_combout\,
	datad => \MdM|Ctrl|Add0~0_combout\,
	combout => \MdM|Ctrl|Add0~1_combout\);

-- Location: LCCOMB_X23_Y12_N4
\MdM|Ctrl|curr_c1[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_c1[0]~7_combout\ = (!\MdM|Ctrl|curr_state.store~q\ & !\MdM|Ctrl|curr_state.wait_rd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|curr_state.wait_rd~q\,
	combout => \MdM|Ctrl|curr_c1[0]~7_combout\);

-- Location: LCCOMB_X23_Y12_N22
\MdM|Ctrl|next_c1[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|next_c1[5]~0_combout\ = (!\MdM|Ctrl|WideOr17~combout\ & ((\MdM|Ctrl|curr_c1[0]~7_combout\ & ((\MdM|Ctrl|curr_c1\(5)))) # (!\MdM|Ctrl|curr_c1[0]~7_combout\ & (\MdM|Ctrl|Add0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Add0~1_combout\,
	datab => \MdM|Ctrl|curr_c1[0]~7_combout\,
	datac => \MdM|Ctrl|curr_c1\(5),
	datad => \MdM|Ctrl|WideOr17~combout\,
	combout => \MdM|Ctrl|next_c1[5]~0_combout\);

-- Location: FF_X23_Y12_N23
\MdM|Ctrl|curr_c1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|next_c1[5]~0_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_c1\(5));

-- Location: LCCOMB_X23_Y12_N18
\MdM|Ctrl|curr_state~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_state~24_combout\ = (\MdM|Ctrl|curr_c1\(5) & (\MdM|Ctrl|curr_state.while_col2~q\ & \rst_n~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_c1\(5),
	datab => \MdM|Ctrl|curr_state.while_col2~q\,
	datac => \rst_n~input_o\,
	combout => \MdM|Ctrl|curr_state~24_combout\);

-- Location: FF_X23_Y12_N19
\MdM|Ctrl|curr_state.go_on\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_state.go_on~q\);

-- Location: LCCOMB_X23_Y12_N26
\MdM|Ctrl|curr_r0[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r0[3]~0_combout\ = (!\MdM|Ctrl|curr_state.go_on~q\ & !\MdM|Ctrl|curr_state.wait_rd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.go_on~q\,
	datad => \MdM|Ctrl|curr_state.wait_rd~q\,
	combout => \MdM|Ctrl|curr_r0[3]~0_combout\);

-- Location: LCCOMB_X23_Y12_N10
\MdM|Ctrl|next_r0[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|next_r0[5]~0_combout\ = (\MdM|Ctrl|WideOr0~0_combout\ & ((\MdM|Ctrl|curr_r0[3]~0_combout\ & (\MdM|Ctrl|curr_r0\(5))) # (!\MdM|Ctrl|curr_r0[3]~0_combout\ & ((\MdM|Ctrl|Add0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_r0[3]~0_combout\,
	datab => \MdM|Ctrl|WideOr0~0_combout\,
	datac => \MdM|Ctrl|curr_r0\(5),
	datad => \MdM|Ctrl|Add0~1_combout\,
	combout => \MdM|Ctrl|next_r0[5]~0_combout\);

-- Location: FF_X23_Y12_N11
\MdM|Ctrl|curr_r0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|next_r0[5]~0_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r0\(5));

-- Location: LCCOMB_X23_Y12_N28
\MdM|Ctrl|curr_state~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_state~22_combout\ = (\MdM|Ctrl|curr_r0\(5) & (\rst_n~input_o\ & \MdM|Ctrl|curr_state.while_row1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_r0\(5),
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.while_row1~q\,
	combout => \MdM|Ctrl|curr_state~22_combout\);

-- Location: FF_X23_Y12_N29
\MdM|Ctrl|curr_state.done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_state.done~q\);

-- Location: LCCOMB_X25_Y12_N28
\MdM|Ctrl|curr_state~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_state~19_combout\ = (\rdreq_n~input_o\ & ((\MdM|Ctrl|curr_state.confirm_rd~q\) # ((!\MdM|Ctrl|curr_state.wait_comm~q\ & \goreq_n~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.confirm_rd~q\,
	datab => \MdM|Ctrl|curr_state.wait_comm~q\,
	datac => \goreq_n~input_o\,
	datad => \rdreq_n~input_o\,
	combout => \MdM|Ctrl|curr_state~19_combout\);

-- Location: LCCOMB_X25_Y12_N16
\MdM|Ctrl|curr_state~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_state~20_combout\ = (!\MdM|Ctrl|curr_state.done~q\ & (\rst_n~input_o\ & !\MdM|Ctrl|curr_state~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.done~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state~19_combout\,
	combout => \MdM|Ctrl|curr_state~20_combout\);

-- Location: FF_X25_Y12_N17
\MdM|Ctrl|curr_state.wait_comm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_state~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_state.wait_comm~q\);

-- Location: LCCOMB_X25_Y12_N10
\MdM|Ctrl|curr_state~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_state~17_combout\ = (\rst_n~input_o\ & (!\rdreq_n~input_o\ & ((\MdM|Ctrl|curr_state.confirm_rd~q\) # (!\MdM|Ctrl|curr_state.wait_comm~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.confirm_rd~q\,
	datab => \MdM|Ctrl|curr_state.wait_comm~q\,
	datac => \rst_n~input_o\,
	datad => \rdreq_n~input_o\,
	combout => \MdM|Ctrl|curr_state~17_combout\);

-- Location: FF_X25_Y12_N11
\MdM|Ctrl|curr_state.wait_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_state~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_state.wait_rd~q\);

-- Location: LCCOMB_X25_Y12_N12
\MdM|Ctrl|curr_state~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_state~18_combout\ = (\rst_n~input_o\ & \MdM|Ctrl|curr_state.wait_rd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.wait_rd~q\,
	combout => \MdM|Ctrl|curr_state~18_combout\);

-- Location: FF_X25_Y12_N13
\MdM|Ctrl|curr_state.confirm_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_state.confirm_rd~q\);

-- Location: LCCOMB_X25_Y12_N6
\MdM|Ctrl|rdgrant\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|rdgrant~combout\ = (\MdM|Ctrl|curr_state.confirm_rd~q\) # (\MdM|Ctrl|curr_state.wait_rd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.confirm_rd~q\,
	datad => \MdM|Ctrl|curr_state.wait_rd~q\,
	combout => \MdM|Ctrl|rdgrant~combout\);

-- Location: LCCOMB_X25_Y12_N26
\MdM|Ctrl|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|WideOr0~combout\ = (\MdM|Ctrl|curr_state.confirm_rd~q\) # ((\MdM|Ctrl|curr_state.wait_rd~q\) # (!\MdM|Ctrl|curr_state.wait_comm~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.confirm_rd~q\,
	datab => \MdM|Ctrl|curr_state.wait_comm~q\,
	datad => \MdM|Ctrl|curr_state.wait_rd~q\,
	combout => \MdM|Ctrl|WideOr0~combout\);

-- Location: LCCOMB_X23_Y12_N14
\MdM|Ctrl|WideOr21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|WideOr21~0_combout\ = (\MdM|Ctrl|curr_state.store~q\) # ((\MdM|Ctrl|curr_state.done~q\) # (\MdM|Ctrl|curr_state.while_row1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|curr_state.done~q\,
	datad => \MdM|Ctrl|curr_state.while_row1~q\,
	combout => \MdM|Ctrl|WideOr21~0_combout\);

-- Location: LCCOMB_X16_Y12_N18
\HexCtrl|cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|cnt~0_combout\ = (\rst_n~input_o\ & !\HexCtrl|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \HexCtrl|cnt\(0),
	combout => \HexCtrl|cnt~0_combout\);

-- Location: FF_X16_Y12_N19
\HexCtrl|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \HexCtrl|cnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HexCtrl|cnt\(0));

-- Location: LCCOMB_X16_Y12_N8
\HexCtrl|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|Add0~0_combout\ = \HexCtrl|cnt\(1) $ (\HexCtrl|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HexCtrl|cnt\(1),
	datad => \HexCtrl|cnt\(0),
	combout => \HexCtrl|Add0~0_combout\);

-- Location: FF_X16_Y12_N9
\HexCtrl|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \HexCtrl|Add0~0_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HexCtrl|cnt\(1));

-- Location: LCCOMB_X22_Y15_N30
\MdM|Ctrl|curr_r2[18]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2[18]~1_combout\ = (\MdM|Ctrl|curr_state.get_first~q\) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Ctrl|curr_r2[18]~1_combout\);

-- Location: IOIBUF_X0_Y13_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y14_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y14_N15
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y12_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X16_Y14_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: FF_X16_Y14_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X10_Y12_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X10_Y12_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X10_Y12_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X10_Y12_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X10_Y12_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X10_Y12_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X10_Y12_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X10_Y12_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X10_Y12_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X10_Y12_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X10_Y12_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCCOMB_X10_Y12_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\);

-- Location: FF_X10_Y12_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X14_Y13_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X14_Y13_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X14_Y13_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X14_Y13_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X14_Y13_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X14_Y13_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X14_Y13_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: LCCOMB_X14_Y13_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\);

-- Location: FF_X14_Y13_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X10_Y16_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X10_Y16_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X10_Y16_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X10_Y16_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X10_Y16_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X10_Y16_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X10_Y12_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X10_Y12_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X16_Y14_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X16_Y14_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X16_Y14_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X16_Y14_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X16_Y14_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X16_Y14_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X14_Y13_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X14_Y13_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X16_Y14_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X16_Y14_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X21_Y15_N10
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\);

-- Location: LCCOMB_X13_Y15_N0
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\);

-- Location: LCCOMB_X13_Y15_N2
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\);

-- Location: LCCOMB_X13_Y15_N4
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\);

-- Location: LCCOMB_X13_Y15_N6
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\);

-- Location: LCCOMB_X13_Y15_N8
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\);

-- Location: LCCOMB_X13_Y15_N10
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\);

-- Location: LCCOMB_X13_Y15_N12
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\);

-- Location: LCCOMB_X13_Y15_N14
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\);

-- Location: LCCOMB_X13_Y15_N16
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\);

-- Location: LCCOMB_X13_Y15_N18
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\);

-- Location: LCCOMB_X16_Y11_N8
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\);

-- Location: LCCOMB_X13_Y14_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout\);

-- Location: LCCOMB_X14_Y13_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: FF_X14_Y13_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X12_Y13_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

-- Location: LCCOMB_X16_Y14_N6
\~QIC_CREATED_GND~I\ : cycloneive_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: LCCOMB_X16_Y14_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~QIC_CREATED_GND~I_combout\,
	datac => \~QIC_CREATED_GND~I_combout\,
	datad => \~QIC_CREATED_GND~I_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout\);

-- Location: LCCOMB_X16_Y14_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout\);

-- Location: LCCOMB_X16_Y14_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout\);

-- Location: FF_X16_Y14_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9));

-- Location: LCCOMB_X14_Y13_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout\);

-- Location: LCCOMB_X13_Y13_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout\);

-- Location: FF_X13_Y13_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8));

-- Location: LCCOMB_X12_Y13_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X12_Y13_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\);

-- Location: FF_X12_Y13_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X16_Y14_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X16_Y14_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: LCCOMB_X14_Y13_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X12_Y14_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout\);

-- Location: LCCOMB_X14_Y14_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X12_Y14_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\);

-- Location: FF_X13_Y14_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q\);

-- Location: LCCOMB_X14_Y14_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout\);

-- Location: LCCOMB_X12_Y13_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X12_Y13_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\);

-- Location: LCCOMB_X12_Y13_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\);

-- Location: LCCOMB_X12_Y13_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout\);

-- Location: LCCOMB_X12_Y13_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\);

-- Location: FF_X14_Y14_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\);

-- Location: LCCOMB_X16_Y14_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout\);

-- Location: LCCOMB_X16_Y14_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19_combout\);

-- Location: FF_X11_Y16_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X11_Y16_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X11_Y16_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: FF_X11_Y16_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X11_Y16_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X11_Y16_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X11_Y16_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: FF_X11_Y16_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X11_Y16_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X11_Y16_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X11_Y16_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X11_Y16_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X11_Y16_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X11_Y16_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X11_Y16_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X11_Y16_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LCCOMB_X11_Y16_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X11_Y16_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X11_Y16_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X11_Y16_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X13_Y12_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: LCCOMB_X13_Y12_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout\);

-- Location: LCCOMB_X13_Y12_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout\);

-- Location: FF_X16_Y14_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~19_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3));

-- Location: LCCOMB_X21_Y15_N12
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\);

-- Location: LCCOMB_X21_Y15_N14
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\);

-- Location: LCCOMB_X21_Y15_N16
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\);

-- Location: LCCOMB_X21_Y15_N18
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\);

-- Location: LCCOMB_X21_Y15_N20
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\);

-- Location: LCCOMB_X21_Y15_N22
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\);

-- Location: LCCOMB_X21_Y15_N24
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\);

-- Location: LCCOMB_X21_Y15_N26
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\);

-- Location: LCCOMB_X21_Y15_N28
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\);

-- Location: LCCOMB_X12_Y14_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout\);

-- Location: LCCOMB_X16_Y14_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18_combout\);

-- Location: FF_X16_Y14_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~18_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3));

-- Location: LCCOMB_X18_Y14_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout\);

-- Location: LCCOMB_X12_Y14_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout\);

-- Location: LCCOMB_X12_Y14_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\);

-- Location: FF_X18_Y14_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X18_Y14_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout\);

-- Location: LCCOMB_X12_Y13_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\);

-- Location: FF_X18_Y14_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\);

-- Location: LCCOMB_X19_Y15_N22
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X18_Y14_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout\);

-- Location: FF_X18_Y14_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X18_Y14_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout\);

-- Location: FF_X18_Y14_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\);

-- Location: LCCOMB_X19_Y15_N16
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\);

-- Location: LCCOMB_X18_Y14_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout\);

-- Location: FF_X18_Y14_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X18_Y14_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout\);

-- Location: FF_X18_Y14_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\);

-- Location: LCCOMB_X22_Y15_N6
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~1\);

-- Location: LCCOMB_X19_Y14_N24
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\);

-- Location: LCCOMB_X19_Y14_N10
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\);

-- Location: LCCOMB_X22_Y15_N18
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\);

-- Location: FF_X22_Y15_N19
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X22_Y15_N8
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~1\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~3\);

-- Location: LCCOMB_X22_Y15_N10
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~3\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~5\);

-- Location: LCCOMB_X22_Y15_N20
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\);

-- Location: FF_X22_Y15_N21
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X22_Y15_N12
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~5\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~7\);

-- Location: LCCOMB_X22_Y15_N26
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\);

-- Location: FF_X22_Y15_N27
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X22_Y15_N14
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~7\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~9\);

-- Location: LCCOMB_X22_Y15_N28
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\);

-- Location: FF_X22_Y15_N29
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: LCCOMB_X22_Y15_N16
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~9\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\);

-- Location: LCCOMB_X22_Y15_N22
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\);

-- Location: FF_X22_Y15_N23
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5));

-- Location: LCCOMB_X22_Y15_N24
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X22_Y15_N2
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\);

-- Location: LCCOMB_X22_Y15_N0
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\);

-- Location: FF_X22_Y15_N1
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X21_Y15_N4
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout\);

-- Location: LCCOMB_X21_Y15_N8
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout\);

-- Location: FF_X21_Y15_N29
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X21_Y15_N27
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\,
	asdata => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X21_Y15_N25
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\,
	asdata => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X21_Y15_N23
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\,
	asdata => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X21_Y15_N21
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\,
	asdata => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X21_Y15_N19
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\,
	asdata => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X21_Y15_N17
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\,
	asdata => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X21_Y15_N15
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\,
	asdata => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: LCCOMB_X18_Y14_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout\);

-- Location: FF_X18_Y14_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X18_Y14_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout\);

-- Location: FF_X18_Y14_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\);

-- Location: LCCOMB_X18_Y14_N24
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X19_Y14_N14
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X19_Y14_N13
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X18_Y10_N4
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\);

-- Location: LCCOMB_X13_Y14_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout\);

-- Location: FF_X13_Y14_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q\);

-- Location: LCCOMB_X14_Y14_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout\);

-- Location: FF_X14_Y14_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\);

-- Location: LCCOMB_X14_Y12_N4
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X14_Y12_N14
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X18_Y10_N5
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\,
	clrn => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X13_Y13_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\);

-- Location: LCCOMB_X13_Y13_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout\);

-- Location: LCCOMB_X13_Y13_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout\);

-- Location: FF_X13_Y13_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X14_Y14_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\);

-- Location: LCCOMB_X12_Y16_N26
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\);

-- Location: LCCOMB_X13_Y15_N28
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X13_Y14_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X12_Y13_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout\);

-- Location: LCCOMB_X12_Y14_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\);

-- Location: FF_X13_Y14_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X12_Y14_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\);

-- Location: LCCOMB_X12_Y13_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\);

-- Location: FF_X12_Y14_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\);

-- Location: LCCOMB_X12_Y14_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout\);

-- Location: LCCOMB_X16_Y14_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout\);

-- Location: FF_X16_Y14_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X12_Y16_N4
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X12_Y16_N27
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\,
	clrn => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X14_Y14_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\);

-- Location: LCCOMB_X14_Y14_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\);

-- Location: LCCOMB_X17_Y14_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout\);

-- Location: LCCOMB_X17_Y14_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout\);

-- Location: LCCOMB_X14_Y14_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\);

-- Location: LCCOMB_X14_Y14_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\);

-- Location: FF_X17_Y14_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X13_Y14_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout\);

-- Location: FF_X13_Y14_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q\);

-- Location: LCCOMB_X14_Y14_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout\);

-- Location: FF_X14_Y14_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\);

-- Location: LCCOMB_X14_Y12_N28
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X13_Y14_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout\);

-- Location: FF_X13_Y14_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q\);

-- Location: LCCOMB_X14_Y14_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout\);

-- Location: FF_X14_Y14_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\);

-- Location: LCCOMB_X14_Y12_N6
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12_combout\);

-- Location: LCCOMB_X11_Y11_N10
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~1\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~3\);

-- Location: LCCOMB_X11_Y11_N12
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~3\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~5\);

-- Location: LCCOMB_X13_Y14_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout\);

-- Location: FF_X13_Y14_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q\);

-- Location: LCCOMB_X14_Y14_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout\);

-- Location: FF_X14_Y14_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\);

-- Location: LCCOMB_X14_Y12_N12
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\);

-- Location: LCCOMB_X14_Y12_N26
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\);

-- Location: LCCOMB_X11_Y11_N20
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\);

-- Location: FF_X11_Y11_N21
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X11_Y11_N14
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~5\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~7\);

-- Location: LCCOMB_X11_Y11_N6
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\);

-- Location: FF_X11_Y11_N7
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X11_Y11_N16
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~7\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~9\);

-- Location: LCCOMB_X11_Y11_N28
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\);

-- Location: FF_X11_Y11_N29
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: LCCOMB_X11_Y11_N18
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~9\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\);

-- Location: LCCOMB_X11_Y11_N22
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\);

-- Location: FF_X11_Y11_N23
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5));

-- Location: LCCOMB_X11_Y11_N24
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X11_Y11_N2
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\);

-- Location: LCCOMB_X11_Y11_N8
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~1\);

-- Location: LCCOMB_X11_Y11_N26
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\);

-- Location: FF_X11_Y11_N27
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X11_Y11_N0
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\);

-- Location: FF_X11_Y11_N1
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X14_Y9_N24
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout\);

-- Location: LCCOMB_X14_Y9_N18
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout\);

-- Location: FF_X16_Y11_N9
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\,
	asdata => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X16_Y11_N10
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\);

-- Location: FF_X16_Y11_N11
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\,
	asdata => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: LCCOMB_X16_Y11_N12
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\);

-- Location: FF_X16_Y11_N13
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\,
	asdata => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: LCCOMB_X16_Y11_N14
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\);

-- Location: LCCOMB_X16_Y11_N16
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\);

-- Location: LCCOMB_X16_Y11_N18
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\);

-- Location: LCCOMB_X16_Y11_N20
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\);

-- Location: LCCOMB_X16_Y11_N22
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\);

-- Location: LCCOMB_X16_Y11_N24
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\);

-- Location: LCCOMB_X16_Y11_N26
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\);

-- Location: FF_X16_Y11_N27
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X16_Y11_N25
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\,
	asdata => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X16_Y11_N23
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\,
	asdata => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X16_Y11_N21
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\,
	asdata => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X16_Y11_N19
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\,
	asdata => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X16_Y11_N17
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\,
	asdata => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X16_Y11_N15
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\,
	asdata => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X18_Y10_N7
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: FF_X13_Y16_N27
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LCCOMB_X18_Y10_N16
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\);

-- Location: FF_X18_Y10_N17
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\,
	clrn => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4));

-- Location: FF_X19_Y14_N9
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4));

-- Location: FF_X13_Y16_N25
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4));

-- Location: LCCOMB_X12_Y16_N12
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\);

-- Location: FF_X12_Y16_N13
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\,
	clrn => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5));

-- Location: LCCOMB_X18_Y10_N12
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\);

-- Location: FF_X18_Y10_N13
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\,
	clrn => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6));

-- Location: FF_X13_Y16_N23
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6));

-- Location: LCCOMB_X16_Y14_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout\);

-- Location: FF_X19_Y14_N5
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6));

-- Location: LCCOMB_X17_Y14_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout\);

-- Location: FF_X17_Y14_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7));

-- Location: LCCOMB_X19_Y14_N2
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\);

-- Location: FF_X19_Y14_N3
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\,
	clrn => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5));

-- Location: LCCOMB_X17_Y14_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout\);

-- Location: LCCOMB_X18_Y10_N10
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\);

-- Location: FF_X18_Y10_N11
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\,
	clrn => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5));

-- Location: LCCOMB_X12_Y14_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout\);

-- Location: FF_X12_Y14_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: LCCOMB_X17_Y14_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout\);

-- Location: LCCOMB_X17_Y14_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout\);

-- Location: FF_X17_Y14_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LCCOMB_X19_Y14_N30
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\);

-- Location: FF_X19_Y14_N31
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\,
	clrn => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LCCOMB_X17_Y14_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout\);

-- Location: LCCOMB_X17_Y14_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout\);

-- Location: FF_X17_Y14_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X13_Y14_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout\);

-- Location: FF_X13_Y14_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X12_Y14_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\);

-- Location: FF_X12_Y14_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\);

-- Location: LCCOMB_X13_Y15_N30
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X13_Y15_N31
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X14_Y12_N0
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X14_Y12_N1
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X17_Y16_N0
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X17_Y16_N1
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X17_Y14_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\);

-- Location: LCCOMB_X17_Y14_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\);

-- Location: FF_X17_Y14_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X13_Y14_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout\);

-- Location: FF_X13_Y14_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X12_Y14_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout\);

-- Location: FF_X12_Y14_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X12_Y15_N28
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X13_Y14_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout\);

-- Location: FF_X13_Y14_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X12_Y14_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout\);

-- Location: FF_X12_Y14_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\);

-- Location: LCCOMB_X13_Y15_N26
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~12_combout\);

-- Location: LCCOMB_X13_Y14_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout\);

-- Location: FF_X13_Y14_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X12_Y14_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout\);

-- Location: FF_X12_Y14_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

-- Location: LCCOMB_X12_Y16_N24
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\);

-- Location: LCCOMB_X12_Y16_N8
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\);

-- Location: LCCOMB_X13_Y16_N20
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~1\);

-- Location: LCCOMB_X13_Y16_N22
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~1\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~3\);

-- Location: LCCOMB_X13_Y16_N24
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~3\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~5\);

-- Location: LCCOMB_X13_Y16_N0
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\);

-- Location: FF_X13_Y16_N1
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X13_Y16_N26
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~5\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~7\);

-- Location: LCCOMB_X13_Y16_N14
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\);

-- Location: FF_X13_Y16_N15
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X13_Y16_N28
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~7\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~9\);

-- Location: LCCOMB_X13_Y16_N12
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\);

-- Location: FF_X13_Y16_N13
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: LCCOMB_X13_Y16_N30
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~9\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\);

-- Location: LCCOMB_X13_Y16_N2
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\);

-- Location: FF_X13_Y16_N3
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5));

-- Location: LCCOMB_X13_Y16_N4
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X13_Y16_N6
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\);

-- Location: LCCOMB_X13_Y16_N18
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\);

-- Location: FF_X13_Y16_N19
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X13_Y16_N8
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\);

-- Location: FF_X13_Y16_N9
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X12_Y16_N16
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~13_combout\);

-- Location: LCCOMB_X13_Y15_N24
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~12_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~13_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\);

-- Location: FF_X13_Y15_N19
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X13_Y15_N17
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout\,
	asdata => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X13_Y15_N15
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout\,
	asdata => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X13_Y15_N13
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout\,
	asdata => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X13_Y15_N11
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout\,
	asdata => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X13_Y15_N9
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout\,
	asdata => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X13_Y15_N7
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout\,
	asdata => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X13_Y15_N5
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout\,
	asdata => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: FF_X13_Y15_N3
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\,
	asdata => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: FF_X13_Y15_N1
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\,
	asdata => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: FF_X13_Y16_N21
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	clrn => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X18_Y10_N24
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: FF_X18_Y10_N25
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	clrn => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: FF_X19_Y14_N17
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	clrn => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X17_Y14_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\);

-- Location: LCCOMB_X17_Y14_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\);

-- Location: FF_X17_Y14_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X12_Y13_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X13_Y13_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\);

-- Location: LCCOMB_X13_Y13_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X12_Y13_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\);

-- Location: FF_X12_Y13_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X18_Y14_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout\);

-- Location: FF_X18_Y14_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X18_Y14_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout\);

-- Location: FF_X18_Y14_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\);

-- Location: FF_X21_Y15_N11
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\,
	asdata => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: FF_X21_Y15_N13
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout\,
	asdata => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: FF_X19_Y14_N27
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LCCOMB_X18_Y10_N26
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\);

-- Location: FF_X18_Y10_N27
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\,
	clrn => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: FF_X12_Y16_N17
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LCCOMB_X17_Y14_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\);

-- Location: LCCOMB_X17_Y14_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\);

-- Location: FF_X17_Y14_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X13_Y13_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: LCCOMB_X13_Y13_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\);

-- Location: LCCOMB_X14_Y13_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\);

-- Location: LCCOMB_X13_Y13_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LCCOMB_X12_Y12_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\);

-- Location: LCCOMB_X12_Y12_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\);

-- Location: LCCOMB_X12_Y12_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\);

-- Location: LCCOMB_X13_Y12_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout\);

-- Location: FF_X12_Y12_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X12_Y12_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\);

-- Location: FF_X12_Y12_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X12_Y12_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout\);

-- Location: LCCOMB_X12_Y12_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\);

-- Location: FF_X12_Y12_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X13_Y12_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout\);

-- Location: FF_X12_Y12_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: FF_X12_Y12_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LCCOMB_X12_Y12_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25_combout\);

-- Location: LCCOMB_X12_Y12_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26_combout\);

-- Location: LCCOMB_X12_Y12_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~18_combout\);

-- Location: LCCOMB_X13_Y12_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~18_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~19_combout\);

-- Location: LCCOMB_X10_Y12_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X10_Y12_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X10_Y12_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X10_Y12_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X10_Y12_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X10_Y12_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X10_Y12_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X10_Y12_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X13_Y12_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X12_Y13_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X13_Y12_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X13_Y12_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~19_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X12_Y12_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23_combout\);

-- Location: LCCOMB_X12_Y12_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24_combout\);

-- Location: LCCOMB_X13_Y12_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\);

-- Location: FF_X13_Y12_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X13_Y12_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~19_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X12_Y12_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LCCOMB_X12_Y12_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: LCCOMB_X12_Y12_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\);

-- Location: LCCOMB_X13_Y12_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\);

-- Location: FF_X13_Y12_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X13_Y12_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~19_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X12_Y12_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\);

-- Location: LCCOMB_X12_Y12_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout\);

-- Location: LCCOMB_X13_Y12_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\);

-- Location: FF_X13_Y12_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X13_Y12_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~19_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X13_Y12_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X13_Y12_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X13_Y12_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X13_Y12_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X13_Y12_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X13_Y12_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X13_Y13_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: LCCOMB_X13_Y13_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LCCOMB_X14_Y13_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: FF_X14_Y13_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X14_Y13_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X14_Y13_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X14_Y13_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X14_Y13_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X14_Y13_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X14_Y13_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X13_Y13_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: LCCOMB_X11_Y12_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\);

-- Location: LCCOMB_X11_Y12_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\);

-- Location: LCCOMB_X11_Y12_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\);

-- Location: LCCOMB_X11_Y13_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X11_Y12_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\);

-- Location: FF_X11_Y12_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X11_Y12_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\);

-- Location: FF_X11_Y12_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X11_Y12_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21\);

-- Location: FF_X11_Y12_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X11_Y12_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(5),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout\);

-- Location: FF_X11_Y12_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(5));

-- Location: LCCOMB_X11_Y12_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout\);

-- Location: LCCOMB_X11_Y12_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\);

-- Location: FF_X11_Y12_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: FF_X11_Y12_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X11_Y12_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X11_Y12_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X11_Y12_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X11_Y12_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X11_Y13_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout\);

-- Location: FF_X11_Y12_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X11_Y12_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X11_Y13_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout\);

-- Location: FF_X11_Y13_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X11_Y13_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X11_Y13_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\);

-- Location: FF_X11_Y13_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X11_Y13_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X11_Y12_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X11_Y12_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X11_Y13_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X11_Y13_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X13_Y13_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\);

-- Location: LCCOMB_X12_Y15_N6
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X13_Y11_N16
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\);

-- Location: LCCOMB_X13_Y11_N18
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\);

-- Location: LCCOMB_X12_Y15_N0
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\);

-- Location: LCCOMB_X12_Y15_N16
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\);

-- Location: FF_X13_Y11_N19
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\,
	sclr => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X13_Y11_N20
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\);

-- Location: FF_X13_Y11_N21
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	sclr => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X13_Y11_N22
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	cout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\);

-- Location: FF_X13_Y11_N23
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	sclr => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X13_Y11_N24
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\);

-- Location: FF_X13_Y11_N25
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\,
	sclr => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LCCOMB_X13_Y11_N26
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout\);

-- Location: LCCOMB_X13_Y11_N28
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\);

-- Location: FF_X13_Y11_N17
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	sclr => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X13_Y11_N8
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X13_Y11_N10
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X13_Y11_N30
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X13_Y11_N2
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\);

-- Location: LCCOMB_X12_Y15_N10
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\);

-- Location: LCCOMB_X12_Y15_N26
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout\);

-- Location: FF_X12_Y15_N11
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X13_Y11_N12
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: LCCOMB_X13_Y11_N6
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X12_Y15_N22
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\);

-- Location: FF_X12_Y15_N23
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X13_Y11_N4
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X13_Y11_N0
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X12_Y15_N20
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: FF_X12_Y15_N21
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X12_Y15_N24
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X12_Y15_N25
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X12_Y16_N6
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X12_Y16_N7
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X12_Y16_N22
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: CLKCTRL_G0
\rst_n~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_n~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_n~inputclkctrl_outclk\);

-- Location: LCCOMB_X16_Y17_N16
\MdM|Matrix0|data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[0]~0_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(0)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_first~q\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	combout => \MdM|Matrix0|data[0]~0_combout\);

-- Location: M9K_X15_Y15_N0
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk_in~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clr0 => \ALT_INV_rst_n~inputclkctrl_outclk\,
	portadatain => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\,
	portbdatain => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\,
	portaaddr => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\,
	portbaddr => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\,
	portbdataout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y16_N30
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(31),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\);

-- Location: LCCOMB_X13_Y16_N16
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout\);

-- Location: LCCOMB_X13_Y16_N10
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~1_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\);

-- Location: FF_X14_Y16_N31
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31));

-- Location: LCCOMB_X14_Y16_N4
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(30),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\);

-- Location: FF_X14_Y16_N5
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30));

-- Location: LCCOMB_X16_Y15_N14
\MdM|Matrix0|data[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[31]~31_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(31)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_first~q\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	combout => \MdM|Matrix0|data[31]~31_combout\);

-- Location: LCCOMB_X16_Y15_N4
\MdM|Matrix0|data[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[30]~30_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(30)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	combout => \MdM|Matrix0|data[30]~30_combout\);

-- Location: LCCOMB_X16_Y15_N10
\MdM|Matrix0|data[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[29]~29_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_first~q\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	combout => \MdM|Matrix0|data[29]~29_combout\);

-- Location: LCCOMB_X16_Y15_N16
\MdM|Matrix0|data[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[28]~28_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(28)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	combout => \MdM|Matrix0|data[28]~28_combout\);

-- Location: LCCOMB_X16_Y15_N30
\MdM|Matrix0|data[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[27]~27_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(27)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Matrix0|data[27]~27_combout\);

-- Location: LCCOMB_X14_Y16_N10
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(29),
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\);

-- Location: FF_X14_Y16_N11
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29));

-- Location: LCCOMB_X14_Y16_N24
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29),
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(28),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\);

-- Location: FF_X14_Y16_N25
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28));

-- Location: LCCOMB_X14_Y16_N14
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(27),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\);

-- Location: FF_X14_Y16_N15
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27));

-- Location: M9K_X15_Y16_N0
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk_in~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clr0 => \ALT_INV_rst_n~inputclkctrl_outclk\,
	portadatain => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\,
	portbdatain => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\,
	portaaddr => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\,
	portbaddr => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\,
	portbdataout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y16_N28
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(26),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\);

-- Location: FF_X14_Y16_N29
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26));

-- Location: LCCOMB_X14_Y16_N2
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(25),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\);

-- Location: FF_X14_Y16_N3
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25));

-- Location: LCCOMB_X14_Y16_N8
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(24),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\);

-- Location: FF_X14_Y16_N9
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24));

-- Location: LCCOMB_X14_Y16_N6
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(23),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\);

-- Location: FF_X14_Y16_N7
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23));

-- Location: LCCOMB_X14_Y16_N20
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(22),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\);

-- Location: FF_X14_Y16_N21
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22));

-- Location: LCCOMB_X16_Y15_N20
\MdM|Matrix0|data[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[26]~26_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(26)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_first~q\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	combout => \MdM|Matrix0|data[26]~26_combout\);

-- Location: LCCOMB_X19_Y16_N12
\MdM|Matrix0|data[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[25]~25_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(25)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Matrix0|data[25]~25_combout\);

-- Location: LCCOMB_X16_Y16_N22
\MdM|Matrix0|data[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[24]~24_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(24)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Matrix0|data[24]~24_combout\);

-- Location: LCCOMB_X16_Y16_N4
\MdM|Matrix0|data[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[23]~23_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	combout => \MdM|Matrix0|data[23]~23_combout\);

-- Location: LCCOMB_X16_Y16_N26
\MdM|Matrix0|data[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[22]~22_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	combout => \MdM|Matrix0|data[22]~22_combout\);

-- Location: LCCOMB_X16_Y16_N24
\MdM|Matrix0|data[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[21]~21_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_first~q\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	combout => \MdM|Matrix0|data[21]~21_combout\);

-- Location: LCCOMB_X19_Y16_N2
\MdM|Matrix0|data[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[20]~20_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Matrix0|data[20]~20_combout\);

-- Location: LCCOMB_X16_Y16_N6
\MdM|Matrix0|data[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[19]~19_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Matrix0|data[19]~19_combout\);

-- Location: LCCOMB_X16_Y16_N28
\MdM|Matrix0|data[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[18]~18_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_first~q\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	combout => \MdM|Matrix0|data[18]~18_combout\);

-- Location: LCCOMB_X14_Y16_N26
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(21),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\);

-- Location: FF_X14_Y16_N27
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21));

-- Location: LCCOMB_X14_Y16_N0
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(20),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\);

-- Location: FF_X14_Y16_N1
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20));

-- Location: LCCOMB_X14_Y16_N22
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(19),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\);

-- Location: FF_X14_Y16_N23
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19));

-- Location: LCCOMB_X14_Y16_N12
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(18),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\);

-- Location: FF_X14_Y16_N13
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18));

-- Location: M9K_X15_Y18_N0
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk_in~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clr0 => \ALT_INV_rst_n~inputclkctrl_outclk\,
	portadatain => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\,
	portbdatain => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\,
	portaaddr => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\,
	portbaddr => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\,
	portbdataout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y16_N18
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(17),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\);

-- Location: FF_X14_Y16_N19
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17));

-- Location: LCCOMB_X14_Y16_N16
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(16),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\);

-- Location: FF_X14_Y16_N17
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16));

-- Location: LCCOMB_X14_Y17_N22
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(15),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\);

-- Location: FF_X14_Y17_N23
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: LCCOMB_X14_Y17_N4
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(14),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\);

-- Location: FF_X14_Y17_N5
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: LCCOMB_X14_Y17_N10
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(13),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\);

-- Location: FF_X14_Y17_N11
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: LCCOMB_X14_Y17_N0
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(12),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\);

-- Location: FF_X14_Y17_N1
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: LCCOMB_X14_Y17_N30
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: FF_X14_Y17_N31
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X14_Y17_N20
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X14_Y17_N21
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X16_Y18_N20
\MdM|Matrix0|data[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[17]~17_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \MdM|Matrix0|data[17]~17_combout\);

-- Location: LCCOMB_X16_Y17_N10
\MdM|Matrix0|data[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[16]~16_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	combout => \MdM|Matrix0|data[16]~16_combout\);

-- Location: LCCOMB_X16_Y18_N2
\MdM|Matrix0|data[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[15]~15_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Matrix0|data[15]~15_combout\);

-- Location: LCCOMB_X16_Y18_N8
\MdM|Matrix0|data[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[14]~14_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \MdM|Matrix0|data[14]~14_combout\);

-- Location: LCCOMB_X16_Y18_N22
\MdM|Matrix0|data[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[13]~13_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	combout => \MdM|Matrix0|data[13]~13_combout\);

-- Location: LCCOMB_X16_Y17_N0
\MdM|Matrix0|data[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[12]~12_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	combout => \MdM|Matrix0|data[12]~12_combout\);

-- Location: LCCOMB_X16_Y17_N22
\MdM|Matrix0|data[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[11]~11_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_first~q\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \MdM|Matrix0|data[11]~11_combout\);

-- Location: LCCOMB_X16_Y15_N26
\MdM|Matrix0|data[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[10]~10_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	combout => \MdM|Matrix0|data[10]~10_combout\);

-- Location: LCCOMB_X16_Y18_N4
\MdM|Matrix0|data[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[9]~9_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \MdM|Matrix0|data[9]~9_combout\);

-- Location: LCCOMB_X14_Y17_N18
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X14_Y17_N19
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: M9K_X15_Y17_N0
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk_in~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clr0 => \ALT_INV_rst_n~inputclkctrl_outclk\,
	portadatain => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y17_N16
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X14_Y17_N17
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X14_Y17_N6
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X14_Y17_N7
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X14_Y17_N28
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X14_Y17_N29
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X16_Y18_N18
\MdM|Matrix0|data[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[8]~8_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	combout => \MdM|Matrix0|data[8]~8_combout\);

-- Location: LCCOMB_X16_Y17_N4
\MdM|Matrix0|data[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[7]~7_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(7)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \MdM|Matrix0|data[7]~7_combout\);

-- Location: LCCOMB_X16_Y16_N2
\MdM|Matrix0|data[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[6]~6_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(6)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	combout => \MdM|Matrix0|data[6]~6_combout\);

-- Location: LCCOMB_X16_Y16_N8
\MdM|Matrix0|data[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[5]~5_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(5)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	combout => \MdM|Matrix0|data[5]~5_combout\);

-- Location: LCCOMB_X16_Y18_N24
\MdM|Matrix0|data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[4]~4_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(4)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \MdM|Matrix0|data[4]~4_combout\);

-- Location: LCCOMB_X16_Y17_N26
\MdM|Matrix0|data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[3]~3_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(3)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	combout => \MdM|Matrix0|data[3]~3_combout\);

-- Location: LCCOMB_X16_Y17_N8
\MdM|Matrix0|data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[2]~2_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(2)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \MdM|Matrix0|data[2]~2_combout\);

-- Location: LCCOMB_X16_Y16_N0
\MdM|Matrix0|data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix0|data[1]~1_combout\ = (\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(1)) # (!\MdM|Ctrl|curr_state.get_first~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \MdM|Matrix0|data[1]~1_combout\);

-- Location: LCCOMB_X14_Y17_N26
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X14_Y17_N27
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X14_Y17_N24
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X14_Y17_N25
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X14_Y17_N14
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X14_Y17_N15
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X14_Y17_N12
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X14_Y17_N13
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X14_Y17_N2
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X14_Y17_N3
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X14_Y17_N8
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: FF_X14_Y17_N9
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\,
	ena => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X13_Y14_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\);

-- Location: FF_X13_Y14_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q\);

-- Location: LCCOMB_X12_Y14_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout\);

-- Location: FF_X12_Y14_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\);

-- Location: LCCOMB_X12_Y16_N18
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\);

-- Location: LCCOMB_X12_Y15_N2
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\);

-- Location: LCCOMB_X13_Y14_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout\);

-- Location: FF_X13_Y14_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q\);

-- Location: LCCOMB_X14_Y14_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout\);

-- Location: FF_X14_Y14_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q\);

-- Location: LCCOMB_X14_Y12_N24
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: LCCOMB_X14_Y12_N10
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: LCCOMB_X16_Y16_N18
\MdM|Ctrl|curr_r2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~2_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(1)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \MdM|Ctrl|curr_r2~2_combout\);

-- Location: LCCOMB_X16_Y17_N18
\MdM|Ctrl|curr_r2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~3_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(2)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_first~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \MdM|Ctrl|curr_r2~3_combout\);

-- Location: LCCOMB_X16_Y17_N12
\MdM|Ctrl|curr_r2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~4_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(3)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_first~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	combout => \MdM|Ctrl|curr_r2~4_combout\);

-- Location: LCCOMB_X16_Y18_N16
\MdM|Ctrl|curr_r2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~5_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(4)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \MdM|Ctrl|curr_r2~5_combout\);

-- Location: LCCOMB_X16_Y16_N12
\MdM|Ctrl|curr_r2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~6_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(5)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	combout => \MdM|Ctrl|curr_r2~6_combout\);

-- Location: LCCOMB_X16_Y16_N14
\MdM|Ctrl|curr_r2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~7_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(6)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	combout => \MdM|Ctrl|curr_r2~7_combout\);

-- Location: LCCOMB_X16_Y18_N10
\MdM|Ctrl|curr_r2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~8_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(7)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \MdM|Ctrl|curr_r2~8_combout\);

-- Location: LCCOMB_X16_Y18_N12
\MdM|Ctrl|curr_r2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~9_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	combout => \MdM|Ctrl|curr_r2~9_combout\);

-- Location: LCCOMB_X16_Y18_N30
\MdM|Ctrl|curr_r2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~10_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \MdM|Ctrl|curr_r2~10_combout\);

-- Location: LCCOMB_X16_Y15_N24
\MdM|Ctrl|curr_r2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~11_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_first~q\,
	datab => \rst_n~input_o\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	combout => \MdM|Ctrl|curr_r2~11_combout\);

-- Location: LCCOMB_X16_Y17_N30
\MdM|Ctrl|curr_r2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~12_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \rst_n~input_o\,
	combout => \MdM|Ctrl|curr_r2~12_combout\);

-- Location: LCCOMB_X16_Y17_N24
\MdM|Ctrl|curr_r2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~13_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_first~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	combout => \MdM|Ctrl|curr_r2~13_combout\);

-- Location: LCCOMB_X16_Y18_N0
\MdM|Ctrl|curr_r2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~14_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	combout => \MdM|Ctrl|curr_r2~14_combout\);

-- Location: LCCOMB_X16_Y18_N26
\MdM|Ctrl|curr_r2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~15_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \MdM|Ctrl|curr_r2~15_combout\);

-- Location: LCCOMB_X16_Y18_N28
\MdM|Ctrl|curr_r2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~16_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \rst_n~input_o\,
	combout => \MdM|Ctrl|curr_r2~16_combout\);

-- Location: LCCOMB_X16_Y17_N2
\MdM|Ctrl|curr_r2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~17_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_first~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	combout => \MdM|Ctrl|curr_r2~17_combout\);

-- Location: LCCOMB_X16_Y17_N28
\MdM|Ctrl|curr_r2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~18_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datab => \MdM|Ctrl|curr_state.get_first~q\,
	datac => \rst_n~input_o\,
	combout => \MdM|Ctrl|curr_r2~18_combout\);

-- Location: LCCOMB_X19_Y14_N28
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: LCCOMB_X26_Y15_N8
\MdM|Matrix1|data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[0]~0_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(0)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	combout => \MdM|Matrix1|data[0]~0_combout\);

-- Location: LCCOMB_X19_Y14_N0
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: M9K_X27_Y15_N0
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk_in~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clr0 => \ALT_INV_rst_n~inputclkctrl_outclk\,
	portadatain => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y13_N0
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk_in~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clr0 => \ALT_INV_rst_n~inputclkctrl_outclk\,
	portadatain => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\,
	portbdatain => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\,
	portaaddr => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\,
	portbaddr => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\,
	portbdataout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y15_N18
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(31),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\);

-- Location: LCCOMB_X21_Y15_N2
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout\);

-- Location: LCCOMB_X22_Y15_N4
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\);

-- Location: FF_X28_Y15_N19
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31));

-- Location: LCCOMB_X28_Y15_N16
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(30),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\);

-- Location: FF_X28_Y15_N17
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30));

-- Location: LCCOMB_X28_Y15_N22
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(29),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\);

-- Location: FF_X28_Y15_N23
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29));

-- Location: LCCOMB_X28_Y15_N20
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(28),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\);

-- Location: FF_X28_Y15_N21
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28));

-- Location: LCCOMB_X28_Y15_N10
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(27),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\);

-- Location: FF_X28_Y15_N11
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27));

-- Location: LCCOMB_X28_Y15_N0
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(26),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\);

-- Location: FF_X28_Y15_N1
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26));

-- Location: LCCOMB_X28_Y13_N26
\MdM|Matrix1|data[31]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[31]~16_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(31)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	combout => \MdM|Matrix1|data[31]~16_combout\);

-- Location: LCCOMB_X28_Y13_N24
\MdM|Matrix1|data[30]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[30]~15_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(30)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	combout => \MdM|Matrix1|data[30]~15_combout\);

-- Location: LCCOMB_X28_Y13_N22
\MdM|Matrix1|data[29]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[29]~14_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	combout => \MdM|Matrix1|data[29]~14_combout\);

-- Location: LCCOMB_X28_Y13_N4
\MdM|Matrix1|data[28]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[28]~13_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(28)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	combout => \MdM|Matrix1|data[28]~13_combout\);

-- Location: LCCOMB_X25_Y14_N18
\MdM|Matrix1|data[27]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[27]~12_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(27)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Matrix1|data[27]~12_combout\);

-- Location: LCCOMB_X28_Y13_N10
\MdM|Matrix1|data[26]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[26]~11_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(26)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	combout => \MdM|Matrix1|data[26]~11_combout\);

-- Location: LCCOMB_X24_Y13_N28
\MdM|Matrix1|data[25]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[25]~10_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(25)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \MdM|Matrix1|data[25]~10_combout\);

-- Location: LCCOMB_X28_Y13_N8
\MdM|Matrix1|data[24]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[24]~9_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(24)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	combout => \MdM|Matrix1|data[24]~9_combout\);

-- Location: M9K_X27_Y12_N0
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk_in~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clr0 => \ALT_INV_rst_n~inputclkctrl_outclk\,
	portadatain => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\,
	portbdatain => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\,
	portaaddr => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\,
	portbaddr => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\,
	portbdataout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y15_N30
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(17),
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\);

-- Location: FF_X28_Y15_N31
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17));

-- Location: LCCOMB_X28_Y15_N12
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(16),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\);

-- Location: FF_X28_Y15_N13
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16));

-- Location: LCCOMB_X26_Y14_N30
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(15),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\);

-- Location: FF_X26_Y14_N31
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: LCCOMB_X26_Y14_N28
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(14),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\);

-- Location: FF_X26_Y14_N29
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: LCCOMB_X28_Y14_N12
\MdM|Matrix1|data[17]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[17]~31_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \MdM|Matrix1|data[17]~31_combout\);

-- Location: LCCOMB_X26_Y12_N2
\MdM|Matrix1|data[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[16]~30_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	combout => \MdM|Matrix1|data[16]~30_combout\);

-- Location: LCCOMB_X26_Y12_N8
\MdM|Matrix1|data[15]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[15]~29_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Matrix1|data[15]~29_combout\);

-- Location: LCCOMB_X28_Y14_N18
\MdM|Matrix1|data[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[14]~28_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \MdM|Matrix1|data[14]~28_combout\);

-- Location: LCCOMB_X28_Y12_N0
\MdM|Matrix1|data[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[13]~27_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	combout => \MdM|Matrix1|data[13]~27_combout\);

-- Location: LCCOMB_X26_Y14_N18
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(13),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\);

-- Location: FF_X26_Y14_N19
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: M9K_X27_Y14_N0
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk_in~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clr0 => \ALT_INV_rst_n~inputclkctrl_outclk\,
	portadatain => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\,
	portbdatain => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\,
	portaaddr => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\,
	portbdataout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y14_N16
\MdM|Matrix1|data[12]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[12]~26_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	combout => \MdM|Matrix1|data[12]~26_combout\);

-- Location: LCCOMB_X28_Y14_N14
\MdM|Matrix1|data[11]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[11]~25_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \MdM|Matrix1|data[11]~25_combout\);

-- Location: LCCOMB_X25_Y14_N6
\MdM|Matrix1|data[10]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[10]~24_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	combout => \MdM|Matrix1|data[10]~24_combout\);

-- Location: LCCOMB_X28_Y14_N4
\MdM|Matrix1|data[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[9]~23_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \MdM|Matrix1|data[9]~23_combout\);

-- Location: LCCOMB_X24_Y15_N4
\MdM|Matrix1|data[8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[8]~22_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	combout => \MdM|Matrix1|data[8]~22_combout\);

-- Location: LCCOMB_X25_Y14_N28
\MdM|Matrix1|data[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[7]~21_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(7)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Matrix1|data[7]~21_combout\);

-- Location: LCCOMB_X26_Y15_N14
\MdM|Matrix1|data[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[6]~20_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(6)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	combout => \MdM|Matrix1|data[6]~20_combout\);

-- Location: LCCOMB_X26_Y15_N4
\MdM|Matrix1|data[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[5]~19_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(5)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Matrix1|data[5]~19_combout\);

-- Location: LCCOMB_X28_Y14_N2
\MdM|Matrix1|data[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[4]~18_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(4)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \MdM|Matrix1|data[4]~18_combout\);

-- Location: LCCOMB_X26_Y14_N24
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(12),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\);

-- Location: FF_X26_Y14_N25
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: LCCOMB_X26_Y14_N22
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\);

-- Location: FF_X26_Y14_N23
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X26_Y14_N20
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\);

-- Location: FF_X26_Y14_N21
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X26_Y14_N10
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\);

-- Location: FF_X26_Y14_N11
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X26_Y14_N8
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\);

-- Location: FF_X26_Y14_N9
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X26_Y14_N14
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\);

-- Location: FF_X26_Y14_N15
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X26_Y14_N4
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\);

-- Location: FF_X26_Y14_N5
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X26_Y14_N2
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\);

-- Location: FF_X26_Y14_N3
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X26_Y14_N16
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X26_Y14_N17
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X26_Y14_N6
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X26_Y14_N7
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X28_Y13_N12
\MdM|Matrix1|data[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[3]~17_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(3)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Matrix1|data[3]~17_combout\);

-- Location: LCCOMB_X28_Y15_N14
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(25),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\);

-- Location: FF_X28_Y15_N15
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25));

-- Location: LCCOMB_X28_Y15_N4
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(24),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: FF_X28_Y15_N5
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24));

-- Location: LCCOMB_X28_Y15_N2
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(23),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X28_Y15_N3
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23));

-- Location: LCCOMB_X28_Y15_N24
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(22),
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X28_Y15_N25
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22));

-- Location: LCCOMB_X28_Y15_N6
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(21),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X28_Y15_N7
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21));

-- Location: LCCOMB_X28_Y15_N28
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(20),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X28_Y15_N29
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20));

-- Location: LCCOMB_X28_Y15_N26
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(19),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X28_Y15_N27
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19));

-- Location: LCCOMB_X28_Y15_N8
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(18),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X28_Y15_N9
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18));

-- Location: LCCOMB_X26_Y15_N2
\MdM|Matrix1|data[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[23]~8_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	combout => \MdM|Matrix1|data[23]~8_combout\);

-- Location: LCCOMB_X26_Y15_N0
\MdM|Matrix1|data[22]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[22]~7_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Matrix1|data[22]~7_combout\);

-- Location: LCCOMB_X24_Y15_N18
\MdM|Matrix1|data[21]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[21]~6_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	combout => \MdM|Matrix1|data[21]~6_combout\);

-- Location: LCCOMB_X24_Y15_N24
\MdM|Matrix1|data[20]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[20]~5_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	combout => \MdM|Matrix1|data[20]~5_combout\);

-- Location: LCCOMB_X26_Y15_N22
\MdM|Matrix1|data[19]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[19]~4_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	combout => \MdM|Matrix1|data[19]~4_combout\);

-- Location: LCCOMB_X26_Y15_N12
\MdM|Matrix1|data[18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[18]~3_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	combout => \MdM|Matrix1|data[18]~3_combout\);

-- Location: LCCOMB_X26_Y15_N18
\MdM|Matrix1|data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[2]~2_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(2)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Matrix1|data[2]~2_combout\);

-- Location: LCCOMB_X24_Y15_N6
\MdM|Matrix1|data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix1|data[1]~1_combout\ = (\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(1)) # (!\MdM|Ctrl|curr_state.get_second~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \MdM|Matrix1|data[1]~1_combout\);

-- Location: LCCOMB_X26_Y14_N12
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X26_Y14_N13
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X26_Y14_N26
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X26_Y14_N27
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X26_Y14_N0
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: FF_X26_Y14_N1
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X25_Y14_N12
\MdM|Ctrl|curr_r3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~15_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(0)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datab => \rst_n~input_o\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	combout => \MdM|Ctrl|curr_r3~15_combout\);

-- Location: LCCOMB_X25_Y14_N0
\MdM|Ctrl|curr_r3[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3[6]~1_combout\ = (\MdM|Ctrl|curr_state.get_second~q\) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r3[6]~1_combout\);

-- Location: FF_X25_Y14_N13
\MdM|Ctrl|curr_r3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~15_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(0));

-- Location: LCCOMB_X24_Y15_N8
\MdM|Ctrl|curr_r3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~16_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(1)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \MdM|Ctrl|curr_r3~16_combout\);

-- Location: FF_X24_Y15_N9
\MdM|Ctrl|curr_r3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~16_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(1));

-- Location: LCCOMB_X24_Y14_N10
\MdM|Ctrl|curr_r3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~17_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(2)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r3~17_combout\);

-- Location: FF_X24_Y14_N11
\MdM|Ctrl|curr_r3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~17_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(2));

-- Location: LCCOMB_X25_Y14_N22
\MdM|Ctrl|curr_r3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~18_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(3)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datab => \rst_n~input_o\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	combout => \MdM|Ctrl|curr_r3~18_combout\);

-- Location: FF_X25_Y14_N23
\MdM|Ctrl|curr_r3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~18_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(3));

-- Location: LCCOMB_X25_Y14_N16
\MdM|Ctrl|curr_r3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~19_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(4)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datab => \rst_n~input_o\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \MdM|Ctrl|curr_r3~19_combout\);

-- Location: FF_X25_Y14_N17
\MdM|Ctrl|curr_r3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~19_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(4));

-- Location: LCCOMB_X26_Y15_N28
\MdM|Ctrl|curr_r3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~20_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(5)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r3~20_combout\);

-- Location: FF_X26_Y15_N29
\MdM|Ctrl|curr_r3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~20_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(5));

-- Location: LCCOMB_X26_Y15_N30
\MdM|Ctrl|curr_r3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~21_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(6)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datab => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r3~21_combout\);

-- Location: FF_X26_Y15_N31
\MdM|Ctrl|curr_r3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~21_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(6));

-- Location: LCCOMB_X25_Y14_N10
\MdM|Ctrl|curr_r3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~22_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(7)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r3~22_combout\);

-- Location: FF_X25_Y14_N11
\MdM|Ctrl|curr_r3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~22_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(7));

-- Location: LCCOMB_X24_Y15_N2
\MdM|Ctrl|curr_r3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~23_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r3~23_combout\);

-- Location: FF_X24_Y15_N3
\MdM|Ctrl|curr_r3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~23_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(8));

-- Location: LCCOMB_X28_Y14_N8
\MdM|Ctrl|curr_r3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~24_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \MdM|Ctrl|curr_r3~24_combout\);

-- Location: FF_X28_Y14_N9
\MdM|Ctrl|curr_r3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~24_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(9));

-- Location: LCCOMB_X25_Y14_N4
\MdM|Ctrl|curr_r3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~25_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datab => \rst_n~input_o\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	combout => \MdM|Ctrl|curr_r3~25_combout\);

-- Location: FF_X25_Y14_N5
\MdM|Ctrl|curr_r3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~25_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(10));

-- Location: LCCOMB_X28_Y14_N26
\MdM|Ctrl|curr_r3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~26_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \MdM|Ctrl|curr_r3~26_combout\);

-- Location: FF_X28_Y14_N27
\MdM|Ctrl|curr_r3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~26_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(11));

-- Location: LCCOMB_X25_Y14_N30
\MdM|Ctrl|curr_r3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~27_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datab => \rst_n~input_o\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	combout => \MdM|Ctrl|curr_r3~27_combout\);

-- Location: FF_X25_Y14_N31
\MdM|Ctrl|curr_r3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~27_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(12));

-- Location: LCCOMB_X28_Y14_N28
\MdM|Ctrl|curr_r3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~28_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datac => \rst_n~input_o\,
	combout => \MdM|Ctrl|curr_r3~28_combout\);

-- Location: FF_X28_Y14_N29
\MdM|Ctrl|curr_r3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~28_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(13));

-- Location: LCCOMB_X28_Y14_N30
\MdM|Ctrl|curr_r3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~29_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	datac => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r3~29_combout\);

-- Location: FF_X28_Y14_N31
\MdM|Ctrl|curr_r3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~29_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(14));

-- Location: LCCOMB_X24_Y15_N20
\MdM|Ctrl|curr_r3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~30_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datab => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r3~30_combout\);

-- Location: FF_X24_Y15_N21
\MdM|Ctrl|curr_r3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~30_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(15));

-- Location: LCCOMB_X26_Y15_N24
\MdM|Ctrl|curr_r3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~31_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	combout => \MdM|Ctrl|curr_r3~31_combout\);

-- Location: FF_X26_Y15_N25
\MdM|Ctrl|curr_r3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~31_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(16));

-- Location: LCCOMB_X28_Y14_N24
\MdM|Ctrl|curr_r3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~32_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \MdM|Ctrl|curr_r3~32_combout\);

-- Location: FF_X28_Y14_N25
\MdM|Ctrl|curr_r3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~32_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(17));

-- Location: DSPMULT_X20_Y14_N0
\MdM|Ctrl|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \clk_in~inputclkctrl_outclk\,
	aclr => GND,
	ena => \MdM|Ctrl|curr_r2[18]~1_combout\,
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \MdM|Ctrl|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y14_N2
\MdM|Ctrl|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \MdM|Ctrl|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X26_Y15_N10
\MdM|Ctrl|curr_r3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~0_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_second~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	combout => \MdM|Ctrl|curr_r3~0_combout\);

-- Location: FF_X26_Y15_N11
\MdM|Ctrl|curr_r3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~0_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(18));

-- Location: LCCOMB_X25_Y14_N24
\MdM|Ctrl|curr_r3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~2_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datab => \rst_n~input_o\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	combout => \MdM|Ctrl|curr_r3~2_combout\);

-- Location: FF_X25_Y14_N25
\MdM|Ctrl|curr_r3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~2_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(19));

-- Location: LCCOMB_X24_Y15_N0
\MdM|Ctrl|curr_r3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~3_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r3~3_combout\);

-- Location: FF_X24_Y15_N1
\MdM|Ctrl|curr_r3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~3_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(20));

-- Location: LCCOMB_X24_Y15_N10
\MdM|Ctrl|curr_r3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~4_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datab => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r3~4_combout\);

-- Location: FF_X24_Y15_N11
\MdM|Ctrl|curr_r3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~4_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(21));

-- Location: LCCOMB_X28_Y14_N0
\MdM|Ctrl|curr_r3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~5_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	combout => \MdM|Ctrl|curr_r3~5_combout\);

-- Location: FF_X28_Y14_N1
\MdM|Ctrl|curr_r3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~5_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(22));

-- Location: LCCOMB_X24_Y15_N28
\MdM|Ctrl|curr_r3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~6_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datab => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r3~6_combout\);

-- Location: FF_X24_Y15_N29
\MdM|Ctrl|curr_r3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~6_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(23));

-- Location: LCCOMB_X28_Y14_N10
\MdM|Ctrl|curr_r3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~7_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(24)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	combout => \MdM|Ctrl|curr_r3~7_combout\);

-- Location: FF_X28_Y14_N11
\MdM|Ctrl|curr_r3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~7_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(24));

-- Location: LCCOMB_X24_Y14_N12
\MdM|Ctrl|curr_r3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~8_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(25)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \MdM|Ctrl|curr_r3~8_combout\);

-- Location: FF_X24_Y14_N13
\MdM|Ctrl|curr_r3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~8_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(25));

-- Location: LCCOMB_X24_Y14_N22
\MdM|Ctrl|curr_r3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~9_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(26)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_second~q\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	combout => \MdM|Ctrl|curr_r3~9_combout\);

-- Location: FF_X24_Y14_N23
\MdM|Ctrl|curr_r3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~9_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(26));

-- Location: LCCOMB_X25_Y14_N26
\MdM|Ctrl|curr_r3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~10_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(27)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r3~10_combout\);

-- Location: FF_X25_Y14_N27
\MdM|Ctrl|curr_r3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~10_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(27));

-- Location: LCCOMB_X28_Y14_N20
\MdM|Ctrl|curr_r3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~11_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(28)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datad => \rst_n~input_o\,
	combout => \MdM|Ctrl|curr_r3~11_combout\);

-- Location: FF_X28_Y14_N21
\MdM|Ctrl|curr_r3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~11_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(28));

-- Location: LCCOMB_X28_Y14_N22
\MdM|Ctrl|curr_r3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~12_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_second~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	combout => \MdM|Ctrl|curr_r3~12_combout\);

-- Location: FF_X28_Y14_N23
\MdM|Ctrl|curr_r3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~12_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(29));

-- Location: LCCOMB_X24_Y15_N22
\MdM|Ctrl|curr_r3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~13_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(30)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r3~13_combout\);

-- Location: FF_X24_Y15_N23
\MdM|Ctrl|curr_r3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~13_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(30));

-- Location: LCCOMB_X24_Y14_N0
\MdM|Ctrl|curr_r3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r3~14_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(31)) # (!\MdM|Ctrl|curr_state.get_second~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datad => \MdM|Ctrl|curr_state.get_second~q\,
	combout => \MdM|Ctrl|curr_r3~14_combout\);

-- Location: FF_X24_Y14_N1
\MdM|Ctrl|curr_r3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_r3~14_combout\,
	ena => \MdM|Ctrl|curr_r3[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_r3\(31));

-- Location: DSPMULT_X20_Y17_N0
\MdM|Ctrl|Mult0|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \clk_in~inputclkctrl_outclk\,
	aclr => GND,
	ena => \MdM|Ctrl|curr_r2[18]~1_combout\,
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \MdM|Ctrl|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y17_N2
\MdM|Ctrl|Mult0|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \MdM|Ctrl|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X16_Y16_N16
\MdM|Ctrl|curr_r2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~19_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \rst_n~input_o\,
	combout => \MdM|Ctrl|curr_r2~19_combout\);

-- Location: LCCOMB_X19_Y16_N18
\MdM|Ctrl|curr_r2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~20_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Ctrl|curr_r2~20_combout\);

-- Location: LCCOMB_X19_Y16_N28
\MdM|Ctrl|curr_r2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~21_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Ctrl|curr_r2~21_combout\);

-- Location: LCCOMB_X16_Y16_N10
\MdM|Ctrl|curr_r2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~22_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Ctrl|curr_r2~22_combout\);

-- Location: LCCOMB_X16_Y16_N20
\MdM|Ctrl|curr_r2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~23_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	combout => \MdM|Ctrl|curr_r2~23_combout\);

-- Location: LCCOMB_X16_Y16_N30
\MdM|Ctrl|curr_r2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~24_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	combout => \MdM|Ctrl|curr_r2~24_combout\);

-- Location: LCCOMB_X16_Y18_N14
\MdM|Ctrl|curr_r2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~25_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(24)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \MdM|Ctrl|curr_state.get_first~q\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	combout => \MdM|Ctrl|curr_r2~25_combout\);

-- Location: LCCOMB_X19_Y16_N30
\MdM|Ctrl|curr_r2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~26_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(25)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Ctrl|curr_r2~26_combout\);

-- Location: LCCOMB_X16_Y15_N18
\MdM|Ctrl|curr_r2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~27_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(26)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_first~q\,
	datab => \rst_n~input_o\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	combout => \MdM|Ctrl|curr_r2~27_combout\);

-- Location: LCCOMB_X19_Y16_N0
\MdM|Ctrl|curr_r2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~28_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(27)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Ctrl|curr_r2~28_combout\);

-- Location: LCCOMB_X16_Y15_N12
\MdM|Ctrl|curr_r2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~29_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(28)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_first~q\,
	datab => \rst_n~input_o\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	combout => \MdM|Ctrl|curr_r2~29_combout\);

-- Location: LCCOMB_X16_Y15_N22
\MdM|Ctrl|curr_r2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~30_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_first~q\,
	datab => \rst_n~input_o\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	combout => \MdM|Ctrl|curr_r2~30_combout\);

-- Location: LCCOMB_X16_Y15_N8
\MdM|Ctrl|curr_r2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~31_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(30)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.get_first~q\,
	datab => \rst_n~input_o\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	combout => \MdM|Ctrl|curr_r2~31_combout\);

-- Location: LCCOMB_X16_Y17_N6
\MdM|Ctrl|curr_r2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~32_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(31)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.get_first~q\,
	datac => \rst_n~input_o\,
	datad => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	combout => \MdM|Ctrl|curr_r2~32_combout\);

-- Location: DSPMULT_X20_Y16_N0
\MdM|Ctrl|Mult0|auto_generated|mac_mult5\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \clk_in~inputclkctrl_outclk\,
	aclr => GND,
	ena => \MdM|Ctrl|curr_r2[18]~1_combout\,
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \MdM|Ctrl|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y16_N2
\MdM|Ctrl|Mult0|auto_generated|mac_out6\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \MdM|Ctrl|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y17_N2
\MdM|Ctrl|Mult0|auto_generated|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~0_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out6~dataout\ & (\MdM|Ctrl|Mult0|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~dataout\ & 
-- (\MdM|Ctrl|Mult0|auto_generated|mac_out4~dataout\ & VCC))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~1\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~dataout\ & \MdM|Ctrl|Mult0|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~dataout\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~0_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~1\);

-- Location: LCCOMB_X21_Y17_N4
\MdM|Ctrl|Mult0|auto_generated|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~2_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT1\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~1\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~1\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~1\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~1\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~3\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT1\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~1\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_2~1\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~1\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~2_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~3\);

-- Location: LCCOMB_X21_Y17_N6
\MdM|Ctrl|Mult0|auto_generated|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~4_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT2\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_2~3\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_2~5\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT2\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT2\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~3\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT2\ & 
-- (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT2\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~3\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~4_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~5\);

-- Location: LCCOMB_X21_Y17_N8
\MdM|Ctrl|Mult0|auto_generated|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~6_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT3\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~5\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~5\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~5\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~5\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~7\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT3\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~5\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT3\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_2~5\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~5\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~6_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~7\);

-- Location: LCCOMB_X21_Y17_N10
\MdM|Ctrl|Mult0|auto_generated|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~8_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_2~7\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_2~9\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT4\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT4\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~7\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT4\ & 
-- (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT4\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~7\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~8_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~9\);

-- Location: LCCOMB_X21_Y17_N12
\MdM|Ctrl|Mult0|auto_generated|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~10_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT5\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~9\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~9\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~9\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~9\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~11\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT5\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~9\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT5\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_2~9\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~9\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~10_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~11\);

-- Location: LCCOMB_X21_Y17_N14
\MdM|Ctrl|Mult0|auto_generated|op_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~12_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT6\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_2~11\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_2~13\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT6\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT6\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~11\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT6\ 
-- & (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT6\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~11\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~12_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~13\);

-- Location: LCCOMB_X21_Y17_N16
\MdM|Ctrl|Mult0|auto_generated|op_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~14_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT7\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~13\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~13\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~13\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~13\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~15\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT7\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~13\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_2~13\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~13\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~14_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~15\);

-- Location: LCCOMB_X21_Y14_N2
\MdM|Ctrl|Mult0|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~0_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~0_combout\ $ (VCC))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT18\ & 
-- (\MdM|Ctrl|Mult0|auto_generated|op_2~0_combout\ & VCC))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~1\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT18\ & \MdM|Ctrl|Mult0|auto_generated|op_2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~0_combout\,
	datad => VCC,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~0_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X21_Y14_N4
\MdM|Ctrl|Mult0|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~2_combout\ = (\MdM|Ctrl|Mult0|auto_generated|op_2~2_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\MdM|Ctrl|Mult0|auto_generated|op_1~1\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~1\)))) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~2_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~1\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\MdM|Ctrl|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~3\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_2~2_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~1\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~2_combout\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_1~1\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_2~2_combout\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~1\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~2_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X21_Y14_N6
\MdM|Ctrl|Mult0|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~4_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\MdM|Ctrl|Mult0|auto_generated|op_2~4_combout\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_1~5\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~4_combout\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~3\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT20\ & 
-- (\MdM|Ctrl|Mult0|auto_generated|op_2~4_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~4_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~3\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~4_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X21_Y14_N8
\MdM|Ctrl|Mult0|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~6_combout\ = (\MdM|Ctrl|Mult0|auto_generated|op_2~6_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\MdM|Ctrl|Mult0|auto_generated|op_1~5\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~5\)))) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~6_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~5\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\MdM|Ctrl|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~7\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_2~6_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~5\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~6_combout\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_1~5\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_2~6_combout\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~5\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~6_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X21_Y14_N10
\MdM|Ctrl|Mult0|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~8_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|op_2~8_combout\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_1~9\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_2~8_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT22\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~7\))) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~8_combout\ & 
-- (\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_2~8_combout\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~7\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~8_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X21_Y14_N12
\MdM|Ctrl|Mult0|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~10_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~10_combout\ & (\MdM|Ctrl|Mult0|auto_generated|op_1~9\ & VCC)) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~10_combout\ 
-- & (!\MdM|Ctrl|Mult0|auto_generated|op_1~9\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~10_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~9\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~10_combout\ & 
-- ((\MdM|Ctrl|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~11\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~10_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~9\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_1~9\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~10_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~9\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~10_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X21_Y14_N14
\MdM|Ctrl|Mult0|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~12_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\MdM|Ctrl|Mult0|auto_generated|op_2~12_combout\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_1~13\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~12_combout\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~11\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT24\ 
-- & (\MdM|Ctrl|Mult0|auto_generated|op_2~12_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~12_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~11\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~12_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X21_Y14_N16
\MdM|Ctrl|Mult0|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~14_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~14_combout\ & (\MdM|Ctrl|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~14_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~13\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~14_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~13\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~14_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~15\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~14_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~13\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_1~13\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~14_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~13\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~14_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X21_Y12_N0
\MdM|Ctrl|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~0_combout\ = (\MdM|Ctrl|curr_sum\(0) & (\MdM|Ctrl|Mult0|auto_generated|w513w\(0) $ (VCC))) # (!\MdM|Ctrl|curr_sum\(0) & (\MdM|Ctrl|Mult0|auto_generated|w513w\(0) & VCC))
-- \MdM|Ctrl|Add1~1\ = CARRY((\MdM|Ctrl|curr_sum\(0) & \MdM|Ctrl|Mult0|auto_generated|w513w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(0),
	datab => \MdM|Ctrl|Mult0|auto_generated|w513w\(0),
	datad => VCC,
	combout => \MdM|Ctrl|Add1~0_combout\,
	cout => \MdM|Ctrl|Add1~1\);

-- Location: LCCOMB_X19_Y12_N16
\MdM|Ctrl|curr_sum~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~40_combout\ = (\rst_n~input_o\ & (\MdM|Ctrl|Add1~0_combout\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \MdM|Ctrl|Add1~0_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~40_combout\);

-- Location: LCCOMB_X19_Y12_N18
\MdM|Ctrl|curr_sum~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~1_combout\ = ((\MdM|Ctrl|curr_state.while_col2~q\) # (\MdM|Ctrl|curr_state.mac~q\)) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \MdM|Ctrl|curr_state.while_col2~q\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~1_combout\);

-- Location: FF_X19_Y12_N17
\MdM|Ctrl|curr_sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~40_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(0));

-- Location: LCCOMB_X21_Y12_N2
\MdM|Ctrl|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~2_combout\ = (\MdM|Ctrl|curr_sum\(1) & ((\MdM|Ctrl|Mult0|auto_generated|w513w\(1) & (\MdM|Ctrl|Add1~1\ & VCC)) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(1) & (!\MdM|Ctrl|Add1~1\)))) # (!\MdM|Ctrl|curr_sum\(1) & 
-- ((\MdM|Ctrl|Mult0|auto_generated|w513w\(1) & (!\MdM|Ctrl|Add1~1\)) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(1) & ((\MdM|Ctrl|Add1~1\) # (GND)))))
-- \MdM|Ctrl|Add1~3\ = CARRY((\MdM|Ctrl|curr_sum\(1) & (!\MdM|Ctrl|Mult0|auto_generated|w513w\(1) & !\MdM|Ctrl|Add1~1\)) # (!\MdM|Ctrl|curr_sum\(1) & ((!\MdM|Ctrl|Add1~1\) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(1),
	datab => \MdM|Ctrl|Mult0|auto_generated|w513w\(1),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~1\,
	combout => \MdM|Ctrl|Add1~2_combout\,
	cout => \MdM|Ctrl|Add1~3\);

-- Location: LCCOMB_X19_Y12_N6
\MdM|Ctrl|curr_sum~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~39_combout\ = (\rst_n~input_o\ & (\MdM|Ctrl|Add1~2_combout\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \MdM|Ctrl|Add1~2_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~39_combout\);

-- Location: FF_X19_Y12_N7
\MdM|Ctrl|curr_sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~39_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(1));

-- Location: LCCOMB_X21_Y12_N4
\MdM|Ctrl|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~4_combout\ = ((\MdM|Ctrl|curr_sum\(2) $ (\MdM|Ctrl|Mult0|auto_generated|w513w\(2) $ (!\MdM|Ctrl|Add1~3\)))) # (GND)
-- \MdM|Ctrl|Add1~5\ = CARRY((\MdM|Ctrl|curr_sum\(2) & ((\MdM|Ctrl|Mult0|auto_generated|w513w\(2)) # (!\MdM|Ctrl|Add1~3\))) # (!\MdM|Ctrl|curr_sum\(2) & (\MdM|Ctrl|Mult0|auto_generated|w513w\(2) & !\MdM|Ctrl|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(2),
	datab => \MdM|Ctrl|Mult0|auto_generated|w513w\(2),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~3\,
	combout => \MdM|Ctrl|Add1~4_combout\,
	cout => \MdM|Ctrl|Add1~5\);

-- Location: LCCOMB_X19_Y12_N28
\MdM|Ctrl|curr_sum~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~38_combout\ = (\rst_n~input_o\ & (\MdM|Ctrl|Add1~4_combout\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \MdM|Ctrl|Add1~4_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~38_combout\);

-- Location: FF_X19_Y12_N29
\MdM|Ctrl|curr_sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~38_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(2));

-- Location: LCCOMB_X21_Y12_N6
\MdM|Ctrl|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~6_combout\ = (\MdM|Ctrl|curr_sum\(3) & ((\MdM|Ctrl|Mult0|auto_generated|w513w\(3) & (\MdM|Ctrl|Add1~5\ & VCC)) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(3) & (!\MdM|Ctrl|Add1~5\)))) # (!\MdM|Ctrl|curr_sum\(3) & 
-- ((\MdM|Ctrl|Mult0|auto_generated|w513w\(3) & (!\MdM|Ctrl|Add1~5\)) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(3) & ((\MdM|Ctrl|Add1~5\) # (GND)))))
-- \MdM|Ctrl|Add1~7\ = CARRY((\MdM|Ctrl|curr_sum\(3) & (!\MdM|Ctrl|Mult0|auto_generated|w513w\(3) & !\MdM|Ctrl|Add1~5\)) # (!\MdM|Ctrl|curr_sum\(3) & ((!\MdM|Ctrl|Add1~5\) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(3),
	datab => \MdM|Ctrl|Mult0|auto_generated|w513w\(3),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~5\,
	combout => \MdM|Ctrl|Add1~6_combout\,
	cout => \MdM|Ctrl|Add1~7\);

-- Location: LCCOMB_X19_Y12_N26
\MdM|Ctrl|curr_sum~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~37_combout\ = (\rst_n~input_o\ & (\MdM|Ctrl|Add1~6_combout\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \MdM|Ctrl|Add1~6_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~37_combout\);

-- Location: FF_X19_Y12_N27
\MdM|Ctrl|curr_sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~37_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(3));

-- Location: LCCOMB_X21_Y12_N8
\MdM|Ctrl|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~8_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|w513w\(4) $ (\MdM|Ctrl|curr_sum\(4) $ (!\MdM|Ctrl|Add1~7\)))) # (GND)
-- \MdM|Ctrl|Add1~9\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|w513w\(4) & ((\MdM|Ctrl|curr_sum\(4)) # (!\MdM|Ctrl|Add1~7\))) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(4) & (\MdM|Ctrl|curr_sum\(4) & !\MdM|Ctrl|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|w513w\(4),
	datab => \MdM|Ctrl|curr_sum\(4),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~7\,
	combout => \MdM|Ctrl|Add1~8_combout\,
	cout => \MdM|Ctrl|Add1~9\);

-- Location: LCCOMB_X18_Y12_N28
\MdM|Ctrl|curr_sum~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~36_combout\ = (\MdM|Ctrl|Add1~8_combout\ & (\rst_n~input_o\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Add1~8_combout\,
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~36_combout\);

-- Location: FF_X18_Y12_N29
\MdM|Ctrl|curr_sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~36_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(4));

-- Location: LCCOMB_X21_Y12_N10
\MdM|Ctrl|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~10_combout\ = (\MdM|Ctrl|Mult0|auto_generated|w513w\(5) & ((\MdM|Ctrl|curr_sum\(5) & (\MdM|Ctrl|Add1~9\ & VCC)) # (!\MdM|Ctrl|curr_sum\(5) & (!\MdM|Ctrl|Add1~9\)))) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(5) & ((\MdM|Ctrl|curr_sum\(5) & 
-- (!\MdM|Ctrl|Add1~9\)) # (!\MdM|Ctrl|curr_sum\(5) & ((\MdM|Ctrl|Add1~9\) # (GND)))))
-- \MdM|Ctrl|Add1~11\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|w513w\(5) & (!\MdM|Ctrl|curr_sum\(5) & !\MdM|Ctrl|Add1~9\)) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(5) & ((!\MdM|Ctrl|Add1~9\) # (!\MdM|Ctrl|curr_sum\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|w513w\(5),
	datab => \MdM|Ctrl|curr_sum\(5),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~9\,
	combout => \MdM|Ctrl|Add1~10_combout\,
	cout => \MdM|Ctrl|Add1~11\);

-- Location: LCCOMB_X19_Y12_N0
\MdM|Ctrl|curr_sum~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~35_combout\ = (\rst_n~input_o\ & (\MdM|Ctrl|Add1~10_combout\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \MdM|Ctrl|Add1~10_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~35_combout\);

-- Location: FF_X19_Y12_N1
\MdM|Ctrl|curr_sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~35_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(5));

-- Location: LCCOMB_X21_Y12_N12
\MdM|Ctrl|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~12_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|w513w\(6) $ (\MdM|Ctrl|curr_sum\(6) $ (!\MdM|Ctrl|Add1~11\)))) # (GND)
-- \MdM|Ctrl|Add1~13\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|w513w\(6) & ((\MdM|Ctrl|curr_sum\(6)) # (!\MdM|Ctrl|Add1~11\))) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(6) & (\MdM|Ctrl|curr_sum\(6) & !\MdM|Ctrl|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|w513w\(6),
	datab => \MdM|Ctrl|curr_sum\(6),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~11\,
	combout => \MdM|Ctrl|Add1~12_combout\,
	cout => \MdM|Ctrl|Add1~13\);

-- Location: LCCOMB_X18_Y12_N2
\MdM|Ctrl|curr_sum~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~34_combout\ = (\MdM|Ctrl|Add1~12_combout\ & (\rst_n~input_o\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Add1~12_combout\,
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~34_combout\);

-- Location: FF_X18_Y12_N3
\MdM|Ctrl|curr_sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~34_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(6));

-- Location: LCCOMB_X21_Y12_N14
\MdM|Ctrl|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~14_combout\ = (\MdM|Ctrl|Mult0|auto_generated|w513w\(7) & ((\MdM|Ctrl|curr_sum\(7) & (\MdM|Ctrl|Add1~13\ & VCC)) # (!\MdM|Ctrl|curr_sum\(7) & (!\MdM|Ctrl|Add1~13\)))) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(7) & ((\MdM|Ctrl|curr_sum\(7) & 
-- (!\MdM|Ctrl|Add1~13\)) # (!\MdM|Ctrl|curr_sum\(7) & ((\MdM|Ctrl|Add1~13\) # (GND)))))
-- \MdM|Ctrl|Add1~15\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|w513w\(7) & (!\MdM|Ctrl|curr_sum\(7) & !\MdM|Ctrl|Add1~13\)) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(7) & ((!\MdM|Ctrl|Add1~13\) # (!\MdM|Ctrl|curr_sum\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|w513w\(7),
	datab => \MdM|Ctrl|curr_sum\(7),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~13\,
	combout => \MdM|Ctrl|Add1~14_combout\,
	cout => \MdM|Ctrl|Add1~15\);

-- Location: LCCOMB_X19_Y12_N22
\MdM|Ctrl|curr_sum~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~33_combout\ = (\rst_n~input_o\ & (\MdM|Ctrl|Add1~14_combout\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \MdM|Ctrl|Add1~14_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~33_combout\);

-- Location: FF_X19_Y12_N23
\MdM|Ctrl|curr_sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~33_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(7));

-- Location: LCCOMB_X21_Y12_N16
\MdM|Ctrl|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~16_combout\ = ((\MdM|Ctrl|curr_sum\(8) $ (\MdM|Ctrl|Mult0|auto_generated|w513w\(8) $ (!\MdM|Ctrl|Add1~15\)))) # (GND)
-- \MdM|Ctrl|Add1~17\ = CARRY((\MdM|Ctrl|curr_sum\(8) & ((\MdM|Ctrl|Mult0|auto_generated|w513w\(8)) # (!\MdM|Ctrl|Add1~15\))) # (!\MdM|Ctrl|curr_sum\(8) & (\MdM|Ctrl|Mult0|auto_generated|w513w\(8) & !\MdM|Ctrl|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(8),
	datab => \MdM|Ctrl|Mult0|auto_generated|w513w\(8),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~15\,
	combout => \MdM|Ctrl|Add1~16_combout\,
	cout => \MdM|Ctrl|Add1~17\);

-- Location: LCCOMB_X19_Y12_N20
\MdM|Ctrl|curr_sum~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~32_combout\ = (\rst_n~input_o\ & (\MdM|Ctrl|Add1~16_combout\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \MdM|Ctrl|Add1~16_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~32_combout\);

-- Location: FF_X19_Y12_N21
\MdM|Ctrl|curr_sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~32_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(8));

-- Location: LCCOMB_X21_Y12_N18
\MdM|Ctrl|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~18_combout\ = (\MdM|Ctrl|Mult0|auto_generated|w513w\(9) & ((\MdM|Ctrl|curr_sum\(9) & (\MdM|Ctrl|Add1~17\ & VCC)) # (!\MdM|Ctrl|curr_sum\(9) & (!\MdM|Ctrl|Add1~17\)))) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(9) & ((\MdM|Ctrl|curr_sum\(9) & 
-- (!\MdM|Ctrl|Add1~17\)) # (!\MdM|Ctrl|curr_sum\(9) & ((\MdM|Ctrl|Add1~17\) # (GND)))))
-- \MdM|Ctrl|Add1~19\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|w513w\(9) & (!\MdM|Ctrl|curr_sum\(9) & !\MdM|Ctrl|Add1~17\)) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(9) & ((!\MdM|Ctrl|Add1~17\) # (!\MdM|Ctrl|curr_sum\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|w513w\(9),
	datab => \MdM|Ctrl|curr_sum\(9),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~17\,
	combout => \MdM|Ctrl|Add1~18_combout\,
	cout => \MdM|Ctrl|Add1~19\);

-- Location: LCCOMB_X19_Y12_N10
\MdM|Ctrl|curr_sum~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~31_combout\ = (\rst_n~input_o\ & (\MdM|Ctrl|Add1~18_combout\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \MdM|Ctrl|Add1~18_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~31_combout\);

-- Location: FF_X19_Y12_N11
\MdM|Ctrl|curr_sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~31_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(9));

-- Location: LCCOMB_X21_Y12_N20
\MdM|Ctrl|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~20_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|w513w\(10) $ (\MdM|Ctrl|curr_sum\(10) $ (!\MdM|Ctrl|Add1~19\)))) # (GND)
-- \MdM|Ctrl|Add1~21\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|w513w\(10) & ((\MdM|Ctrl|curr_sum\(10)) # (!\MdM|Ctrl|Add1~19\))) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(10) & (\MdM|Ctrl|curr_sum\(10) & !\MdM|Ctrl|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|w513w\(10),
	datab => \MdM|Ctrl|curr_sum\(10),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~19\,
	combout => \MdM|Ctrl|Add1~20_combout\,
	cout => \MdM|Ctrl|Add1~21\);

-- Location: LCCOMB_X19_Y12_N8
\MdM|Ctrl|curr_sum~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~30_combout\ = (\rst_n~input_o\ & (\MdM|Ctrl|Add1~20_combout\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \MdM|Ctrl|Add1~20_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~30_combout\);

-- Location: FF_X19_Y12_N9
\MdM|Ctrl|curr_sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~30_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(10));

-- Location: LCCOMB_X21_Y12_N22
\MdM|Ctrl|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~22_combout\ = (\MdM|Ctrl|curr_sum\(11) & ((\MdM|Ctrl|Mult0|auto_generated|w513w\(11) & (\MdM|Ctrl|Add1~21\ & VCC)) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(11) & (!\MdM|Ctrl|Add1~21\)))) # (!\MdM|Ctrl|curr_sum\(11) & 
-- ((\MdM|Ctrl|Mult0|auto_generated|w513w\(11) & (!\MdM|Ctrl|Add1~21\)) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(11) & ((\MdM|Ctrl|Add1~21\) # (GND)))))
-- \MdM|Ctrl|Add1~23\ = CARRY((\MdM|Ctrl|curr_sum\(11) & (!\MdM|Ctrl|Mult0|auto_generated|w513w\(11) & !\MdM|Ctrl|Add1~21\)) # (!\MdM|Ctrl|curr_sum\(11) & ((!\MdM|Ctrl|Add1~21\) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(11),
	datab => \MdM|Ctrl|Mult0|auto_generated|w513w\(11),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~21\,
	combout => \MdM|Ctrl|Add1~22_combout\,
	cout => \MdM|Ctrl|Add1~23\);

-- Location: LCCOMB_X19_Y12_N14
\MdM|Ctrl|curr_sum~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~29_combout\ = (\rst_n~input_o\ & (\MdM|Ctrl|Add1~22_combout\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \MdM|Ctrl|Add1~22_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~29_combout\);

-- Location: FF_X19_Y12_N15
\MdM|Ctrl|curr_sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~29_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(11));

-- Location: LCCOMB_X21_Y12_N24
\MdM|Ctrl|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~24_combout\ = ((\MdM|Ctrl|curr_sum\(12) $ (\MdM|Ctrl|Mult0|auto_generated|w513w\(12) $ (!\MdM|Ctrl|Add1~23\)))) # (GND)
-- \MdM|Ctrl|Add1~25\ = CARRY((\MdM|Ctrl|curr_sum\(12) & ((\MdM|Ctrl|Mult0|auto_generated|w513w\(12)) # (!\MdM|Ctrl|Add1~23\))) # (!\MdM|Ctrl|curr_sum\(12) & (\MdM|Ctrl|Mult0|auto_generated|w513w\(12) & !\MdM|Ctrl|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(12),
	datab => \MdM|Ctrl|Mult0|auto_generated|w513w\(12),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~23\,
	combout => \MdM|Ctrl|Add1~24_combout\,
	cout => \MdM|Ctrl|Add1~25\);

-- Location: LCCOMB_X19_Y12_N12
\MdM|Ctrl|curr_sum~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~28_combout\ = (\rst_n~input_o\ & (\MdM|Ctrl|Add1~24_combout\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \MdM|Ctrl|Add1~24_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~28_combout\);

-- Location: FF_X19_Y12_N13
\MdM|Ctrl|curr_sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~28_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(12));

-- Location: LCCOMB_X21_Y12_N26
\MdM|Ctrl|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~26_combout\ = (\MdM|Ctrl|curr_sum\(13) & ((\MdM|Ctrl|Mult0|auto_generated|w513w\(13) & (\MdM|Ctrl|Add1~25\ & VCC)) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(13) & (!\MdM|Ctrl|Add1~25\)))) # (!\MdM|Ctrl|curr_sum\(13) & 
-- ((\MdM|Ctrl|Mult0|auto_generated|w513w\(13) & (!\MdM|Ctrl|Add1~25\)) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(13) & ((\MdM|Ctrl|Add1~25\) # (GND)))))
-- \MdM|Ctrl|Add1~27\ = CARRY((\MdM|Ctrl|curr_sum\(13) & (!\MdM|Ctrl|Mult0|auto_generated|w513w\(13) & !\MdM|Ctrl|Add1~25\)) # (!\MdM|Ctrl|curr_sum\(13) & ((!\MdM|Ctrl|Add1~25\) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(13),
	datab => \MdM|Ctrl|Mult0|auto_generated|w513w\(13),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~25\,
	combout => \MdM|Ctrl|Add1~26_combout\,
	cout => \MdM|Ctrl|Add1~27\);

-- Location: LCCOMB_X19_Y12_N2
\MdM|Ctrl|curr_sum~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~27_combout\ = (\rst_n~input_o\ & (\MdM|Ctrl|Add1~26_combout\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \MdM|Ctrl|Add1~26_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~27_combout\);

-- Location: FF_X19_Y12_N3
\MdM|Ctrl|curr_sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~27_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(13));

-- Location: LCCOMB_X21_Y12_N28
\MdM|Ctrl|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~28_combout\ = ((\MdM|Ctrl|curr_sum\(14) $ (\MdM|Ctrl|Mult0|auto_generated|w513w\(14) $ (!\MdM|Ctrl|Add1~27\)))) # (GND)
-- \MdM|Ctrl|Add1~29\ = CARRY((\MdM|Ctrl|curr_sum\(14) & ((\MdM|Ctrl|Mult0|auto_generated|w513w\(14)) # (!\MdM|Ctrl|Add1~27\))) # (!\MdM|Ctrl|curr_sum\(14) & (\MdM|Ctrl|Mult0|auto_generated|w513w\(14) & !\MdM|Ctrl|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(14),
	datab => \MdM|Ctrl|Mult0|auto_generated|w513w\(14),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~27\,
	combout => \MdM|Ctrl|Add1~28_combout\,
	cout => \MdM|Ctrl|Add1~29\);

-- Location: LCCOMB_X18_Y12_N24
\MdM|Ctrl|curr_sum~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~26_combout\ = (\MdM|Ctrl|Add1~28_combout\ & (\rst_n~input_o\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Add1~28_combout\,
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~26_combout\);

-- Location: FF_X18_Y12_N25
\MdM|Ctrl|curr_sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~26_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(14));

-- Location: LCCOMB_X21_Y12_N30
\MdM|Ctrl|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~30_combout\ = (\MdM|Ctrl|Mult0|auto_generated|w513w\(15) & ((\MdM|Ctrl|curr_sum\(15) & (\MdM|Ctrl|Add1~29\ & VCC)) # (!\MdM|Ctrl|curr_sum\(15) & (!\MdM|Ctrl|Add1~29\)))) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(15) & 
-- ((\MdM|Ctrl|curr_sum\(15) & (!\MdM|Ctrl|Add1~29\)) # (!\MdM|Ctrl|curr_sum\(15) & ((\MdM|Ctrl|Add1~29\) # (GND)))))
-- \MdM|Ctrl|Add1~31\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|w513w\(15) & (!\MdM|Ctrl|curr_sum\(15) & !\MdM|Ctrl|Add1~29\)) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(15) & ((!\MdM|Ctrl|Add1~29\) # (!\MdM|Ctrl|curr_sum\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|w513w\(15),
	datab => \MdM|Ctrl|curr_sum\(15),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~29\,
	combout => \MdM|Ctrl|Add1~30_combout\,
	cout => \MdM|Ctrl|Add1~31\);

-- Location: LCCOMB_X19_Y12_N24
\MdM|Ctrl|curr_sum~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~25_combout\ = (\rst_n~input_o\ & (\MdM|Ctrl|Add1~30_combout\ & \MdM|Ctrl|curr_state.mac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \MdM|Ctrl|Add1~30_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~25_combout\);

-- Location: FF_X19_Y12_N25
\MdM|Ctrl|curr_sum[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~25_combout\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(15));

-- Location: LCCOMB_X21_Y11_N0
\MdM|Ctrl|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~32_combout\ = ((\MdM|Ctrl|curr_sum\(16) $ (\MdM|Ctrl|Mult0|auto_generated|w513w\(16) $ (!\MdM|Ctrl|Add1~31\)))) # (GND)
-- \MdM|Ctrl|Add1~33\ = CARRY((\MdM|Ctrl|curr_sum\(16) & ((\MdM|Ctrl|Mult0|auto_generated|w513w\(16)) # (!\MdM|Ctrl|Add1~31\))) # (!\MdM|Ctrl|curr_sum\(16) & (\MdM|Ctrl|Mult0|auto_generated|w513w\(16) & !\MdM|Ctrl|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(16),
	datab => \MdM|Ctrl|Mult0|auto_generated|w513w\(16),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~31\,
	combout => \MdM|Ctrl|Add1~32_combout\,
	cout => \MdM|Ctrl|Add1~33\);

-- Location: LCCOMB_X18_Y11_N22
\MdM|Ctrl|curr_sum~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~24_combout\ = (\MdM|Ctrl|Add1~32_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|Add1~32_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~24_combout\);

-- Location: FF_X18_Y11_N23
\MdM|Ctrl|curr_sum[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~24_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(16));

-- Location: LCCOMB_X21_Y11_N2
\MdM|Ctrl|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~34_combout\ = (\MdM|Ctrl|Mult0|auto_generated|w513w\(17) & ((\MdM|Ctrl|curr_sum\(17) & (\MdM|Ctrl|Add1~33\ & VCC)) # (!\MdM|Ctrl|curr_sum\(17) & (!\MdM|Ctrl|Add1~33\)))) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(17) & 
-- ((\MdM|Ctrl|curr_sum\(17) & (!\MdM|Ctrl|Add1~33\)) # (!\MdM|Ctrl|curr_sum\(17) & ((\MdM|Ctrl|Add1~33\) # (GND)))))
-- \MdM|Ctrl|Add1~35\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|w513w\(17) & (!\MdM|Ctrl|curr_sum\(17) & !\MdM|Ctrl|Add1~33\)) # (!\MdM|Ctrl|Mult0|auto_generated|w513w\(17) & ((!\MdM|Ctrl|Add1~33\) # (!\MdM|Ctrl|curr_sum\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|w513w\(17),
	datab => \MdM|Ctrl|curr_sum\(17),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~33\,
	combout => \MdM|Ctrl|Add1~34_combout\,
	cout => \MdM|Ctrl|Add1~35\);

-- Location: LCCOMB_X18_Y11_N20
\MdM|Ctrl|curr_sum~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~23_combout\ = (\MdM|Ctrl|Add1~34_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|Add1~34_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~23_combout\);

-- Location: FF_X18_Y11_N21
\MdM|Ctrl|curr_sum[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~23_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(17));

-- Location: LCCOMB_X21_Y11_N4
\MdM|Ctrl|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~36_combout\ = ((\MdM|Ctrl|curr_sum\(18) $ (\MdM|Ctrl|Mult0|auto_generated|op_1~0_combout\ $ (!\MdM|Ctrl|Add1~35\)))) # (GND)
-- \MdM|Ctrl|Add1~37\ = CARRY((\MdM|Ctrl|curr_sum\(18) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~0_combout\) # (!\MdM|Ctrl|Add1~35\))) # (!\MdM|Ctrl|curr_sum\(18) & (\MdM|Ctrl|Mult0|auto_generated|op_1~0_combout\ & !\MdM|Ctrl|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(18),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~35\,
	combout => \MdM|Ctrl|Add1~36_combout\,
	cout => \MdM|Ctrl|Add1~37\);

-- Location: LCCOMB_X18_Y11_N26
\MdM|Ctrl|curr_sum~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~22_combout\ = (\MdM|Ctrl|Add1~36_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|Add1~36_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~22_combout\);

-- Location: FF_X18_Y11_N27
\MdM|Ctrl|curr_sum[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~22_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(18));

-- Location: LCCOMB_X21_Y11_N6
\MdM|Ctrl|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~38_combout\ = (\MdM|Ctrl|curr_sum\(19) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~2_combout\ & (\MdM|Ctrl|Add1~37\ & VCC)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~2_combout\ & (!\MdM|Ctrl|Add1~37\)))) # (!\MdM|Ctrl|curr_sum\(19) & 
-- ((\MdM|Ctrl|Mult0|auto_generated|op_1~2_combout\ & (!\MdM|Ctrl|Add1~37\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~2_combout\ & ((\MdM|Ctrl|Add1~37\) # (GND)))))
-- \MdM|Ctrl|Add1~39\ = CARRY((\MdM|Ctrl|curr_sum\(19) & (!\MdM|Ctrl|Mult0|auto_generated|op_1~2_combout\ & !\MdM|Ctrl|Add1~37\)) # (!\MdM|Ctrl|curr_sum\(19) & ((!\MdM|Ctrl|Add1~37\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(19),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~37\,
	combout => \MdM|Ctrl|Add1~38_combout\,
	cout => \MdM|Ctrl|Add1~39\);

-- Location: LCCOMB_X18_Y11_N16
\MdM|Ctrl|curr_sum~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~21_combout\ = (\MdM|Ctrl|Add1~38_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|Add1~38_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~21_combout\);

-- Location: FF_X18_Y11_N17
\MdM|Ctrl|curr_sum[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~21_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(19));

-- Location: LCCOMB_X21_Y11_N8
\MdM|Ctrl|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~40_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|op_1~4_combout\ $ (\MdM|Ctrl|curr_sum\(20) $ (!\MdM|Ctrl|Add1~39\)))) # (GND)
-- \MdM|Ctrl|Add1~41\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_1~4_combout\ & ((\MdM|Ctrl|curr_sum\(20)) # (!\MdM|Ctrl|Add1~39\))) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~4_combout\ & (\MdM|Ctrl|curr_sum\(20) & !\MdM|Ctrl|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_1~4_combout\,
	datab => \MdM|Ctrl|curr_sum\(20),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~39\,
	combout => \MdM|Ctrl|Add1~40_combout\,
	cout => \MdM|Ctrl|Add1~41\);

-- Location: LCCOMB_X18_Y11_N14
\MdM|Ctrl|curr_sum~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~20_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.mac~q\,
	datad => \MdM|Ctrl|Add1~40_combout\,
	combout => \MdM|Ctrl|curr_sum~20_combout\);

-- Location: FF_X18_Y11_N15
\MdM|Ctrl|curr_sum[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~20_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(20));

-- Location: LCCOMB_X21_Y11_N10
\MdM|Ctrl|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~42_combout\ = (\MdM|Ctrl|curr_sum\(21) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~6_combout\ & (\MdM|Ctrl|Add1~41\ & VCC)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~6_combout\ & (!\MdM|Ctrl|Add1~41\)))) # (!\MdM|Ctrl|curr_sum\(21) & 
-- ((\MdM|Ctrl|Mult0|auto_generated|op_1~6_combout\ & (!\MdM|Ctrl|Add1~41\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~6_combout\ & ((\MdM|Ctrl|Add1~41\) # (GND)))))
-- \MdM|Ctrl|Add1~43\ = CARRY((\MdM|Ctrl|curr_sum\(21) & (!\MdM|Ctrl|Mult0|auto_generated|op_1~6_combout\ & !\MdM|Ctrl|Add1~41\)) # (!\MdM|Ctrl|curr_sum\(21) & ((!\MdM|Ctrl|Add1~41\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(21),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~41\,
	combout => \MdM|Ctrl|Add1~42_combout\,
	cout => \MdM|Ctrl|Add1~43\);

-- Location: LCCOMB_X18_Y11_N28
\MdM|Ctrl|curr_sum~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~19_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.mac~q\,
	datad => \MdM|Ctrl|Add1~42_combout\,
	combout => \MdM|Ctrl|curr_sum~19_combout\);

-- Location: FF_X18_Y11_N29
\MdM|Ctrl|curr_sum[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~19_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(21));

-- Location: LCCOMB_X21_Y11_N12
\MdM|Ctrl|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~44_combout\ = ((\MdM|Ctrl|curr_sum\(22) $ (\MdM|Ctrl|Mult0|auto_generated|op_1~8_combout\ $ (!\MdM|Ctrl|Add1~43\)))) # (GND)
-- \MdM|Ctrl|Add1~45\ = CARRY((\MdM|Ctrl|curr_sum\(22) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~8_combout\) # (!\MdM|Ctrl|Add1~43\))) # (!\MdM|Ctrl|curr_sum\(22) & (\MdM|Ctrl|Mult0|auto_generated|op_1~8_combout\ & !\MdM|Ctrl|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(22),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~43\,
	combout => \MdM|Ctrl|Add1~44_combout\,
	cout => \MdM|Ctrl|Add1~45\);

-- Location: LCCOMB_X18_Y11_N18
\MdM|Ctrl|curr_sum~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~18_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.mac~q\,
	datad => \MdM|Ctrl|Add1~44_combout\,
	combout => \MdM|Ctrl|curr_sum~18_combout\);

-- Location: FF_X18_Y11_N19
\MdM|Ctrl|curr_sum[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~18_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(22));

-- Location: LCCOMB_X21_Y11_N14
\MdM|Ctrl|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~46_combout\ = (\MdM|Ctrl|curr_sum\(23) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~10_combout\ & (\MdM|Ctrl|Add1~45\ & VCC)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~10_combout\ & (!\MdM|Ctrl|Add1~45\)))) # (!\MdM|Ctrl|curr_sum\(23) & 
-- ((\MdM|Ctrl|Mult0|auto_generated|op_1~10_combout\ & (!\MdM|Ctrl|Add1~45\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~10_combout\ & ((\MdM|Ctrl|Add1~45\) # (GND)))))
-- \MdM|Ctrl|Add1~47\ = CARRY((\MdM|Ctrl|curr_sum\(23) & (!\MdM|Ctrl|Mult0|auto_generated|op_1~10_combout\ & !\MdM|Ctrl|Add1~45\)) # (!\MdM|Ctrl|curr_sum\(23) & ((!\MdM|Ctrl|Add1~45\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(23),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~45\,
	combout => \MdM|Ctrl|Add1~46_combout\,
	cout => \MdM|Ctrl|Add1~47\);

-- Location: LCCOMB_X21_Y9_N12
\MdM|Ctrl|curr_sum~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~17_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.mac~q\,
	datad => \MdM|Ctrl|Add1~46_combout\,
	combout => \MdM|Ctrl|curr_sum~17_combout\);

-- Location: FF_X21_Y9_N13
\MdM|Ctrl|curr_sum[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~17_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(23));

-- Location: LCCOMB_X21_Y11_N16
\MdM|Ctrl|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~48_combout\ = ((\MdM|Ctrl|curr_sum\(24) $ (\MdM|Ctrl|Mult0|auto_generated|op_1~12_combout\ $ (!\MdM|Ctrl|Add1~47\)))) # (GND)
-- \MdM|Ctrl|Add1~49\ = CARRY((\MdM|Ctrl|curr_sum\(24) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~12_combout\) # (!\MdM|Ctrl|Add1~47\))) # (!\MdM|Ctrl|curr_sum\(24) & (\MdM|Ctrl|Mult0|auto_generated|op_1~12_combout\ & !\MdM|Ctrl|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(24),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~47\,
	combout => \MdM|Ctrl|Add1~48_combout\,
	cout => \MdM|Ctrl|Add1~49\);

-- Location: LCCOMB_X21_Y9_N26
\MdM|Ctrl|curr_sum~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~11_combout\ = (\MdM|Ctrl|Add1~48_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|Add1~48_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~11_combout\);

-- Location: FF_X21_Y9_N27
\MdM|Ctrl|curr_sum[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~11_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(24));

-- Location: LCCOMB_X21_Y11_N18
\MdM|Ctrl|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~50_combout\ = (\MdM|Ctrl|curr_sum\(25) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~14_combout\ & (\MdM|Ctrl|Add1~49\ & VCC)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~14_combout\ & (!\MdM|Ctrl|Add1~49\)))) # (!\MdM|Ctrl|curr_sum\(25) & 
-- ((\MdM|Ctrl|Mult0|auto_generated|op_1~14_combout\ & (!\MdM|Ctrl|Add1~49\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~14_combout\ & ((\MdM|Ctrl|Add1~49\) # (GND)))))
-- \MdM|Ctrl|Add1~51\ = CARRY((\MdM|Ctrl|curr_sum\(25) & (!\MdM|Ctrl|Mult0|auto_generated|op_1~14_combout\ & !\MdM|Ctrl|Add1~49\)) # (!\MdM|Ctrl|curr_sum\(25) & ((!\MdM|Ctrl|Add1~49\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(25),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~49\,
	combout => \MdM|Ctrl|Add1~50_combout\,
	cout => \MdM|Ctrl|Add1~51\);

-- Location: LCCOMB_X21_Y9_N2
\MdM|Ctrl|curr_sum~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~7_combout\ = (\MdM|Ctrl|Add1~50_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|Add1~50_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~7_combout\);

-- Location: FF_X21_Y9_N3
\MdM|Ctrl|curr_sum[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~7_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(25));

-- Location: LCCOMB_X21_Y17_N18
\MdM|Ctrl|Mult0|auto_generated|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~16_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT8\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_2~15\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_2~17\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT8\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT8\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~15\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT8\ 
-- & (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT8\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~15\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~16_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~17\);

-- Location: LCCOMB_X21_Y17_N20
\MdM|Ctrl|Mult0|auto_generated|op_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~18_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT9\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~17\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~17\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~17\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~17\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~19\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT9\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~17\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT9\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_2~17\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~17\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~18_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~19\);

-- Location: LCCOMB_X21_Y17_N22
\MdM|Ctrl|Mult0|auto_generated|op_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~20_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_2~19\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_2~21\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT10\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT10\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~19\))) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT10\ & (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT10\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~19\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~20_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~21\);

-- Location: LCCOMB_X21_Y17_N24
\MdM|Ctrl|Mult0|auto_generated|op_2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~22_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT11\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~21\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~21\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~21\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~21\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~23\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT11\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~21\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT11\ 
-- & ((!\MdM|Ctrl|Mult0|auto_generated|op_2~21\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~21\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~22_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~23\);

-- Location: LCCOMB_X21_Y14_N18
\MdM|Ctrl|Mult0|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~16_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\MdM|Ctrl|Mult0|auto_generated|op_2~16_combout\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_1~17\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~16_combout\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~15\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT26\ 
-- & (\MdM|Ctrl|Mult0|auto_generated|op_2~16_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~16_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~15\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~16_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X21_Y14_N20
\MdM|Ctrl|Mult0|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~18_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~18_combout\ & (\MdM|Ctrl|Mult0|auto_generated|op_1~17\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~18_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~17\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~18_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~17\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~18_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~19\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~18_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~17\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_1~17\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~18_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~17\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~18_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X21_Y14_N22
\MdM|Ctrl|Mult0|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~20_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\MdM|Ctrl|Mult0|auto_generated|op_2~20_combout\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_1~21\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT28\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~20_combout\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~19\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT28\ 
-- & (\MdM|Ctrl|Mult0|auto_generated|op_2~20_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~20_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~19\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~20_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X21_Y14_N24
\MdM|Ctrl|Mult0|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~22_combout\ = (\MdM|Ctrl|Mult0|auto_generated|op_2~22_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT29\ & (\MdM|Ctrl|Mult0|auto_generated|op_1~21\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~21\)))) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~22_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~21\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\MdM|Ctrl|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~23\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_2~22_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT29\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~21\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~22_combout\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_1~21\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_2~22_combout\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~21\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~22_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X21_Y11_N20
\MdM|Ctrl|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~52_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|op_1~16_combout\ $ (\MdM|Ctrl|curr_sum\(26) $ (!\MdM|Ctrl|Add1~51\)))) # (GND)
-- \MdM|Ctrl|Add1~53\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_1~16_combout\ & ((\MdM|Ctrl|curr_sum\(26)) # (!\MdM|Ctrl|Add1~51\))) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~16_combout\ & (\MdM|Ctrl|curr_sum\(26) & !\MdM|Ctrl|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_1~16_combout\,
	datab => \MdM|Ctrl|curr_sum\(26),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~51\,
	combout => \MdM|Ctrl|Add1~52_combout\,
	cout => \MdM|Ctrl|Add1~53\);

-- Location: LCCOMB_X21_Y11_N22
\MdM|Ctrl|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~54_combout\ = (\MdM|Ctrl|Mult0|auto_generated|op_1~18_combout\ & ((\MdM|Ctrl|curr_sum\(27) & (\MdM|Ctrl|Add1~53\ & VCC)) # (!\MdM|Ctrl|curr_sum\(27) & (!\MdM|Ctrl|Add1~53\)))) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~18_combout\ & 
-- ((\MdM|Ctrl|curr_sum\(27) & (!\MdM|Ctrl|Add1~53\)) # (!\MdM|Ctrl|curr_sum\(27) & ((\MdM|Ctrl|Add1~53\) # (GND)))))
-- \MdM|Ctrl|Add1~55\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_1~18_combout\ & (!\MdM|Ctrl|curr_sum\(27) & !\MdM|Ctrl|Add1~53\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~18_combout\ & ((!\MdM|Ctrl|Add1~53\) # (!\MdM|Ctrl|curr_sum\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_1~18_combout\,
	datab => \MdM|Ctrl|curr_sum\(27),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~53\,
	combout => \MdM|Ctrl|Add1~54_combout\,
	cout => \MdM|Ctrl|Add1~55\);

-- Location: LCCOMB_X21_Y9_N18
\MdM|Ctrl|curr_sum~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~3_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.mac~q\,
	datad => \MdM|Ctrl|Add1~54_combout\,
	combout => \MdM|Ctrl|curr_sum~3_combout\);

-- Location: FF_X21_Y9_N19
\MdM|Ctrl|curr_sum[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~3_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(27));

-- Location: LCCOMB_X21_Y11_N24
\MdM|Ctrl|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~56_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|op_1~20_combout\ $ (\MdM|Ctrl|curr_sum\(28) $ (!\MdM|Ctrl|Add1~55\)))) # (GND)
-- \MdM|Ctrl|Add1~57\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_1~20_combout\ & ((\MdM|Ctrl|curr_sum\(28)) # (!\MdM|Ctrl|Add1~55\))) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~20_combout\ & (\MdM|Ctrl|curr_sum\(28) & !\MdM|Ctrl|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_1~20_combout\,
	datab => \MdM|Ctrl|curr_sum\(28),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~55\,
	combout => \MdM|Ctrl|Add1~56_combout\,
	cout => \MdM|Ctrl|Add1~57\);

-- Location: LCCOMB_X21_Y9_N30
\MdM|Ctrl|curr_sum~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~9_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.mac~q\,
	datad => \MdM|Ctrl|Add1~56_combout\,
	combout => \MdM|Ctrl|curr_sum~9_combout\);

-- Location: FF_X21_Y9_N31
\MdM|Ctrl|curr_sum[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~9_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(28));

-- Location: LCCOMB_X21_Y11_N26
\MdM|Ctrl|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~58_combout\ = (\MdM|Ctrl|curr_sum\(29) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~22_combout\ & (\MdM|Ctrl|Add1~57\ & VCC)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~22_combout\ & (!\MdM|Ctrl|Add1~57\)))) # (!\MdM|Ctrl|curr_sum\(29) & 
-- ((\MdM|Ctrl|Mult0|auto_generated|op_1~22_combout\ & (!\MdM|Ctrl|Add1~57\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~22_combout\ & ((\MdM|Ctrl|Add1~57\) # (GND)))))
-- \MdM|Ctrl|Add1~59\ = CARRY((\MdM|Ctrl|curr_sum\(29) & (!\MdM|Ctrl|Mult0|auto_generated|op_1~22_combout\ & !\MdM|Ctrl|Add1~57\)) # (!\MdM|Ctrl|curr_sum\(29) & ((!\MdM|Ctrl|Add1~57\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(29),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~57\,
	combout => \MdM|Ctrl|Add1~58_combout\,
	cout => \MdM|Ctrl|Add1~59\);

-- Location: LCCOMB_X21_Y9_N16
\MdM|Ctrl|curr_sum~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~6_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.mac~q\,
	datad => \MdM|Ctrl|Add1~58_combout\,
	combout => \MdM|Ctrl|curr_sum~6_combout\);

-- Location: FF_X21_Y9_N17
\MdM|Ctrl|curr_sum[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~6_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(29));

-- Location: LCCOMB_X21_Y17_N26
\MdM|Ctrl|Mult0|auto_generated|op_2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~24_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT12\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_2~23\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_2~25\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT12\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT12\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~23\))) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT12\ & (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT12\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~23\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~24_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~25\);

-- Location: LCCOMB_X21_Y17_N28
\MdM|Ctrl|Mult0|auto_generated|op_2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~26_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT13\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~25\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT13\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~25\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT13\ & 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~25\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~25\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~27\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT13\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~25\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT13\ 
-- & ((!\MdM|Ctrl|Mult0|auto_generated|op_2~25\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT13\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~25\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~26_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~27\);

-- Location: LCCOMB_X21_Y14_N26
\MdM|Ctrl|Mult0|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~24_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\MdM|Ctrl|Mult0|auto_generated|op_2~24_combout\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_1~25\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~24_combout\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~23\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT30\ 
-- & (\MdM|Ctrl|Mult0|auto_generated|op_2~24_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~24_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~23\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~24_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X21_Y14_N28
\MdM|Ctrl|Mult0|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~26_combout\ = (\MdM|Ctrl|Mult0|auto_generated|op_2~26_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT31\ & (\MdM|Ctrl|Mult0|auto_generated|op_1~25\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~25\)))) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~26_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~25\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\MdM|Ctrl|Mult0|auto_generated|op_1~25\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~27\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_2~26_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT31\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~25\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~26_combout\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_1~25\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_2~26_combout\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~25\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~26_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~27\);

-- Location: LCCOMB_X21_Y11_N28
\MdM|Ctrl|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~60_combout\ = ((\MdM|Ctrl|curr_sum\(30) $ (\MdM|Ctrl|Mult0|auto_generated|op_1~24_combout\ $ (!\MdM|Ctrl|Add1~59\)))) # (GND)
-- \MdM|Ctrl|Add1~61\ = CARRY((\MdM|Ctrl|curr_sum\(30) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~24_combout\) # (!\MdM|Ctrl|Add1~59\))) # (!\MdM|Ctrl|curr_sum\(30) & (\MdM|Ctrl|Mult0|auto_generated|op_1~24_combout\ & !\MdM|Ctrl|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(30),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~59\,
	combout => \MdM|Ctrl|Add1~60_combout\,
	cout => \MdM|Ctrl|Add1~61\);

-- Location: LCCOMB_X21_Y9_N0
\MdM|Ctrl|curr_sum~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~14_combout\ = (\MdM|Ctrl|Add1~60_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|Add1~60_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~14_combout\);

-- Location: FF_X21_Y9_N1
\MdM|Ctrl|curr_sum[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~14_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(30));

-- Location: LCCOMB_X21_Y11_N30
\MdM|Ctrl|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~62_combout\ = (\MdM|Ctrl|Mult0|auto_generated|op_1~26_combout\ & ((\MdM|Ctrl|curr_sum\(31) & (\MdM|Ctrl|Add1~61\ & VCC)) # (!\MdM|Ctrl|curr_sum\(31) & (!\MdM|Ctrl|Add1~61\)))) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~26_combout\ & 
-- ((\MdM|Ctrl|curr_sum\(31) & (!\MdM|Ctrl|Add1~61\)) # (!\MdM|Ctrl|curr_sum\(31) & ((\MdM|Ctrl|Add1~61\) # (GND)))))
-- \MdM|Ctrl|Add1~63\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_1~26_combout\ & (!\MdM|Ctrl|curr_sum\(31) & !\MdM|Ctrl|Add1~61\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~26_combout\ & ((!\MdM|Ctrl|Add1~61\) # (!\MdM|Ctrl|curr_sum\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_1~26_combout\,
	datab => \MdM|Ctrl|curr_sum\(31),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~61\,
	combout => \MdM|Ctrl|Add1~62_combout\,
	cout => \MdM|Ctrl|Add1~63\);

-- Location: LCCOMB_X22_Y11_N8
\MdM|Ctrl|curr_sum~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~2_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.mac~q\,
	datad => \MdM|Ctrl|Add1~62_combout\,
	combout => \MdM|Ctrl|curr_sum~2_combout\);

-- Location: FF_X22_Y11_N9
\MdM|Ctrl|curr_sum[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~2_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(31));

-- Location: LCCOMB_X21_Y17_N30
\MdM|Ctrl|Mult0|auto_generated|op_2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~28_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT14\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT14\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_2~27\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_2~29\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT14\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT14\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~27\))) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT14\ & (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT14\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT14\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~27\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~28_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~29\);

-- Location: LCCOMB_X21_Y16_N0
\MdM|Ctrl|Mult0|auto_generated|op_2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~30_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT15\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~29\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT15\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~29\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~29\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~29\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~31\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT15\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT15\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~29\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT15\ 
-- & ((!\MdM|Ctrl|Mult0|auto_generated|op_2~29\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT15\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~29\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~30_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~31\);

-- Location: LCCOMB_X21_Y14_N30
\MdM|Ctrl|Mult0|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~28_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|op_2~28_combout\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT32\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_1~27\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_1~29\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_2~28_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT32\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~27\))) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~28_combout\ & 
-- (\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT32\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_2~28_combout\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT32\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~27\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~28_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~29\);

-- Location: LCCOMB_X21_Y13_N0
\MdM|Ctrl|Mult0|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~30_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~30_combout\ & (\MdM|Ctrl|Mult0|auto_generated|op_1~29\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~30_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~29\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~30_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~29\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~30_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|op_1~29\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~31\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~30_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~29\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT33\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_1~29\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT33\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~30_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~29\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~30_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X21_Y10_N0
\MdM|Ctrl|Add1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~64_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|op_1~28_combout\ $ (\MdM|Ctrl|curr_sum\(32) $ (!\MdM|Ctrl|Add1~63\)))) # (GND)
-- \MdM|Ctrl|Add1~65\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_1~28_combout\ & ((\MdM|Ctrl|curr_sum\(32)) # (!\MdM|Ctrl|Add1~63\))) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~28_combout\ & (\MdM|Ctrl|curr_sum\(32) & !\MdM|Ctrl|Add1~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_1~28_combout\,
	datab => \MdM|Ctrl|curr_sum\(32),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~63\,
	combout => \MdM|Ctrl|Add1~64_combout\,
	cout => \MdM|Ctrl|Add1~65\);

-- Location: LCCOMB_X21_Y9_N8
\MdM|Ctrl|curr_sum~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~10_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.mac~q\,
	datad => \MdM|Ctrl|Add1~64_combout\,
	combout => \MdM|Ctrl|curr_sum~10_combout\);

-- Location: FF_X21_Y9_N9
\MdM|Ctrl|curr_sum[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~10_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(32));

-- Location: LCCOMB_X21_Y10_N2
\MdM|Ctrl|Add1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~66_combout\ = (\MdM|Ctrl|curr_sum\(33) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~30_combout\ & (\MdM|Ctrl|Add1~65\ & VCC)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~30_combout\ & (!\MdM|Ctrl|Add1~65\)))) # (!\MdM|Ctrl|curr_sum\(33) & 
-- ((\MdM|Ctrl|Mult0|auto_generated|op_1~30_combout\ & (!\MdM|Ctrl|Add1~65\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~30_combout\ & ((\MdM|Ctrl|Add1~65\) # (GND)))))
-- \MdM|Ctrl|Add1~67\ = CARRY((\MdM|Ctrl|curr_sum\(33) & (!\MdM|Ctrl|Mult0|auto_generated|op_1~30_combout\ & !\MdM|Ctrl|Add1~65\)) # (!\MdM|Ctrl|curr_sum\(33) & ((!\MdM|Ctrl|Add1~65\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(33),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~65\,
	combout => \MdM|Ctrl|Add1~66_combout\,
	cout => \MdM|Ctrl|Add1~67\);

-- Location: LCCOMB_X21_Y9_N6
\MdM|Ctrl|curr_sum~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~5_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~66_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.mac~q\,
	datad => \MdM|Ctrl|Add1~66_combout\,
	combout => \MdM|Ctrl|curr_sum~5_combout\);

-- Location: FF_X21_Y9_N7
\MdM|Ctrl|curr_sum[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~5_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(33));

-- Location: DSPMULT_X20_Y15_N0
\MdM|Ctrl|Mult0|auto_generated|mac_mult7\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \clk_in~inputclkctrl_outclk\,
	aclr => GND,
	ena => \MdM|Ctrl|curr_r2[18]~1_combout\,
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAA_bus\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \MdM|Ctrl|Mult0|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y15_N2
\MdM|Ctrl|Mult0|auto_generated|mac_out8\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \MdM|Ctrl|Mult0|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y16_N2
\MdM|Ctrl|Mult0|auto_generated|op_2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~32_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT16\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT16\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_2~31\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_2~33\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT16\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT16\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~31\))) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT16\ & (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT16\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT16\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~31\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~32_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~33\);

-- Location: LCCOMB_X21_Y16_N4
\MdM|Ctrl|Mult0|auto_generated|op_2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~34_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT17\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~33\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT17\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~33\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT17\ & 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~33\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~33\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~35\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT17\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT17\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~33\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT17\ 
-- & ((!\MdM|Ctrl|Mult0|auto_generated|op_2~33\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT17\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~33\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~34_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~35\);

-- Location: LCCOMB_X21_Y16_N6
\MdM|Ctrl|Mult0|auto_generated|op_2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~36_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out8~dataout\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT18\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_2~35\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_2~37\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out8~dataout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT18\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~35\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~dataout\ & 
-- (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT18\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out8~dataout\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT18\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~35\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~36_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~37\);

-- Location: LCCOMB_X21_Y16_N8
\MdM|Ctrl|Mult0|auto_generated|op_2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~38_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT1\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~37\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT1\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~37\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT1\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~37\)) 
-- # (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~37\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~39\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT19\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT1\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~37\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT19\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_2~37\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT19\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT1\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~37\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~38_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~39\);

-- Location: LCCOMB_X21_Y13_N2
\MdM|Ctrl|Mult0|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~32_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT34\ $ (\MdM|Ctrl|Mult0|auto_generated|op_2~32_combout\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_1~31\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_1~33\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT34\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~32_combout\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~31\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT34\ 
-- & (\MdM|Ctrl|Mult0|auto_generated|op_2~32_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT34\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~32_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~31\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~32_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X21_Y13_N4
\MdM|Ctrl|Mult0|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~34_combout\ = (\MdM|Ctrl|Mult0|auto_generated|op_2~34_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT35\ & (\MdM|Ctrl|Mult0|auto_generated|op_1~33\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT35\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~33\)))) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~34_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT35\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~33\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT35\ & ((\MdM|Ctrl|Mult0|auto_generated|op_1~33\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~35\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_2~34_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT35\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~33\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~34_combout\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_1~33\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_2~34_combout\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out2~DATAOUT35\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~33\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~34_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X21_Y13_N6
\MdM|Ctrl|Mult0|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~36_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|op_2~36_combout\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT18\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_1~35\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_1~37\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_2~36_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT18\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~35\))) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~36_combout\ & 
-- (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT18\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_2~36_combout\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~35\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~36_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X21_Y13_N8
\MdM|Ctrl|Mult0|auto_generated|op_1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~38_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~38_combout\ & (\MdM|Ctrl|Mult0|auto_generated|op_1~37\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~38_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~37\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~38_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~37\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~38_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|op_1~37\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~39\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT19\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~38_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~37\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT19\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_1~37\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~38_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~37\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~38_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X21_Y10_N4
\MdM|Ctrl|Add1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~68_combout\ = ((\MdM|Ctrl|curr_sum\(34) $ (\MdM|Ctrl|Mult0|auto_generated|op_1~32_combout\ $ (!\MdM|Ctrl|Add1~67\)))) # (GND)
-- \MdM|Ctrl|Add1~69\ = CARRY((\MdM|Ctrl|curr_sum\(34) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~32_combout\) # (!\MdM|Ctrl|Add1~67\))) # (!\MdM|Ctrl|curr_sum\(34) & (\MdM|Ctrl|Mult0|auto_generated|op_1~32_combout\ & !\MdM|Ctrl|Add1~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(34),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~67\,
	combout => \MdM|Ctrl|Add1~68_combout\,
	cout => \MdM|Ctrl|Add1~69\);

-- Location: LCCOMB_X21_Y9_N22
\MdM|Ctrl|curr_sum~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~13_combout\ = (\MdM|Ctrl|Add1~68_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|Add1~68_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~13_combout\);

-- Location: FF_X21_Y9_N23
\MdM|Ctrl|curr_sum[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~13_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(34));

-- Location: LCCOMB_X21_Y10_N6
\MdM|Ctrl|Add1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~70_combout\ = (\MdM|Ctrl|Mult0|auto_generated|op_1~34_combout\ & ((\MdM|Ctrl|curr_sum\(35) & (\MdM|Ctrl|Add1~69\ & VCC)) # (!\MdM|Ctrl|curr_sum\(35) & (!\MdM|Ctrl|Add1~69\)))) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~34_combout\ & 
-- ((\MdM|Ctrl|curr_sum\(35) & (!\MdM|Ctrl|Add1~69\)) # (!\MdM|Ctrl|curr_sum\(35) & ((\MdM|Ctrl|Add1~69\) # (GND)))))
-- \MdM|Ctrl|Add1~71\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_1~34_combout\ & (!\MdM|Ctrl|curr_sum\(35) & !\MdM|Ctrl|Add1~69\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~34_combout\ & ((!\MdM|Ctrl|Add1~69\) # (!\MdM|Ctrl|curr_sum\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_1~34_combout\,
	datab => \MdM|Ctrl|curr_sum\(35),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~69\,
	combout => \MdM|Ctrl|Add1~70_combout\,
	cout => \MdM|Ctrl|Add1~71\);

-- Location: LCCOMB_X21_Y9_N24
\MdM|Ctrl|curr_sum~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~0_combout\ = (\MdM|Ctrl|Add1~70_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|Add1~70_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~0_combout\);

-- Location: FF_X21_Y9_N25
\MdM|Ctrl|curr_sum[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~0_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(35));

-- Location: LCCOMB_X21_Y10_N8
\MdM|Ctrl|Add1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~72_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|op_1~36_combout\ $ (\MdM|Ctrl|curr_sum\(36) $ (!\MdM|Ctrl|Add1~71\)))) # (GND)
-- \MdM|Ctrl|Add1~73\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_1~36_combout\ & ((\MdM|Ctrl|curr_sum\(36)) # (!\MdM|Ctrl|Add1~71\))) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~36_combout\ & (\MdM|Ctrl|curr_sum\(36) & !\MdM|Ctrl|Add1~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_1~36_combout\,
	datab => \MdM|Ctrl|curr_sum\(36),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~71\,
	combout => \MdM|Ctrl|Add1~72_combout\,
	cout => \MdM|Ctrl|Add1~73\);

-- Location: LCCOMB_X21_Y9_N28
\MdM|Ctrl|curr_sum~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~12_combout\ = (\MdM|Ctrl|Add1~72_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|Add1~72_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~12_combout\);

-- Location: FF_X21_Y9_N29
\MdM|Ctrl|curr_sum[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~12_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(36));

-- Location: LCCOMB_X21_Y10_N10
\MdM|Ctrl|Add1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~74_combout\ = (\MdM|Ctrl|Mult0|auto_generated|op_1~38_combout\ & ((\MdM|Ctrl|curr_sum\(37) & (\MdM|Ctrl|Add1~73\ & VCC)) # (!\MdM|Ctrl|curr_sum\(37) & (!\MdM|Ctrl|Add1~73\)))) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~38_combout\ & 
-- ((\MdM|Ctrl|curr_sum\(37) & (!\MdM|Ctrl|Add1~73\)) # (!\MdM|Ctrl|curr_sum\(37) & ((\MdM|Ctrl|Add1~73\) # (GND)))))
-- \MdM|Ctrl|Add1~75\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_1~38_combout\ & (!\MdM|Ctrl|curr_sum\(37) & !\MdM|Ctrl|Add1~73\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~38_combout\ & ((!\MdM|Ctrl|Add1~73\) # (!\MdM|Ctrl|curr_sum\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_1~38_combout\,
	datab => \MdM|Ctrl|curr_sum\(37),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~73\,
	combout => \MdM|Ctrl|Add1~74_combout\,
	cout => \MdM|Ctrl|Add1~75\);

-- Location: LCCOMB_X21_Y9_N4
\MdM|Ctrl|curr_sum~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~8_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.mac~q\,
	datad => \MdM|Ctrl|Add1~74_combout\,
	combout => \MdM|Ctrl|curr_sum~8_combout\);

-- Location: FF_X21_Y9_N5
\MdM|Ctrl|curr_sum[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~8_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(37));

-- Location: LCCOMB_X21_Y16_N10
\MdM|Ctrl|Mult0|auto_generated|op_2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~40_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT20\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT2\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_2~39\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_2~41\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT20\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT2\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~39\))) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT20\ & (\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT2\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT20\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT2\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~39\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~40_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~41\);

-- Location: LCCOMB_X21_Y16_N12
\MdM|Ctrl|Mult0|auto_generated|op_2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~42_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT3\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~41\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT3\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~41\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT3\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~41\)) 
-- # (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~41\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~43\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT21\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT3\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~41\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT21\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_2~41\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT21\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT3\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~41\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~42_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~43\);

-- Location: LCCOMB_X21_Y13_N10
\MdM|Ctrl|Mult0|auto_generated|op_1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~40_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT20\ $ (\MdM|Ctrl|Mult0|auto_generated|op_2~40_combout\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_1~39\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_1~41\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT20\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~40_combout\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~39\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT20\ 
-- & (\MdM|Ctrl|Mult0|auto_generated|op_2~40_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~40_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~39\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~40_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X21_Y13_N12
\MdM|Ctrl|Mult0|auto_generated|op_1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~42_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~42_combout\ & (\MdM|Ctrl|Mult0|auto_generated|op_1~41\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~42_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~41\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~42_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~41\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~42_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|op_1~41\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~43\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT21\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~42_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~41\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_1~41\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~42_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~41\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~42_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~43\);

-- Location: LCCOMB_X21_Y10_N12
\MdM|Ctrl|Add1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~76_combout\ = ((\MdM|Ctrl|curr_sum\(38) $ (\MdM|Ctrl|Mult0|auto_generated|op_1~40_combout\ $ (!\MdM|Ctrl|Add1~75\)))) # (GND)
-- \MdM|Ctrl|Add1~77\ = CARRY((\MdM|Ctrl|curr_sum\(38) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~40_combout\) # (!\MdM|Ctrl|Add1~75\))) # (!\MdM|Ctrl|curr_sum\(38) & (\MdM|Ctrl|Mult0|auto_generated|op_1~40_combout\ & !\MdM|Ctrl|Add1~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(38),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~40_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~75\,
	combout => \MdM|Ctrl|Add1~76_combout\,
	cout => \MdM|Ctrl|Add1~77\);

-- Location: LCCOMB_X21_Y9_N10
\MdM|Ctrl|curr_sum~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~16_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~76_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.mac~q\,
	datad => \MdM|Ctrl|Add1~76_combout\,
	combout => \MdM|Ctrl|curr_sum~16_combout\);

-- Location: FF_X21_Y9_N11
\MdM|Ctrl|curr_sum[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~16_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(38));

-- Location: LCCOMB_X21_Y10_N14
\MdM|Ctrl|Add1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~78_combout\ = (\MdM|Ctrl|curr_sum\(39) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~42_combout\ & (\MdM|Ctrl|Add1~77\ & VCC)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~42_combout\ & (!\MdM|Ctrl|Add1~77\)))) # (!\MdM|Ctrl|curr_sum\(39) & 
-- ((\MdM|Ctrl|Mult0|auto_generated|op_1~42_combout\ & (!\MdM|Ctrl|Add1~77\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~42_combout\ & ((\MdM|Ctrl|Add1~77\) # (GND)))))
-- \MdM|Ctrl|Add1~79\ = CARRY((\MdM|Ctrl|curr_sum\(39) & (!\MdM|Ctrl|Mult0|auto_generated|op_1~42_combout\ & !\MdM|Ctrl|Add1~77\)) # (!\MdM|Ctrl|curr_sum\(39) & ((!\MdM|Ctrl|Add1~77\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(39),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~42_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~77\,
	combout => \MdM|Ctrl|Add1~78_combout\,
	cout => \MdM|Ctrl|Add1~79\);

-- Location: LCCOMB_X21_Y9_N20
\MdM|Ctrl|curr_sum~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~4_combout\ = (\MdM|Ctrl|Add1~78_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|Add1~78_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~4_combout\);

-- Location: FF_X21_Y9_N21
\MdM|Ctrl|curr_sum[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~4_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(39));

-- Location: M9K_X15_Y11_N0
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MdM|Ctrl|curr_state.store~q\,
	portare => \MdM|Ctrl|ALT_INV_curr_state.store~q\,
	portbwe => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk_in~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clr0 => \ALT_INV_rst_n~inputclkctrl_outclk\,
	portadatain => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y10_N30
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(20),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\);

-- Location: LCCOMB_X11_Y11_N4
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\);

-- Location: LCCOMB_X11_Y11_N30
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\);

-- Location: FF_X14_Y10_N31
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20));

-- Location: LCCOMB_X17_Y12_N12
\MdM|Matrix2|data[22]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[22]~15_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(38))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22)) # 
-- (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(38),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	combout => \MdM|Matrix2|data[22]~15_combout\);

-- Location: LCCOMB_X19_Y11_N4
\MdM|Matrix2|data[20]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[20]~11_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(36))))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20)) # 
-- ((!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datab => \MdM|Ctrl|curr_sum\(36),
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Ctrl|curr_state.store~q\,
	combout => \MdM|Matrix2|data[20]~11_combout\);

-- Location: LCCOMB_X17_Y12_N14
\MdM|Matrix2|data[18]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[18]~12_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(34))))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18))) # 
-- (!\MdM|Ctrl|rdgrant~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|rdgrant~combout\,
	datab => \MdM|Ctrl|curr_sum\(34),
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	combout => \MdM|Matrix2|data[18]~12_combout\);

-- Location: LCCOMB_X19_Y11_N24
\MdM|Matrix2|data[16]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[16]~9_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(32))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16)) # (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(32),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	combout => \MdM|Matrix2|data[16]~9_combout\);

-- Location: LCCOMB_X17_Y12_N24
\MdM|Matrix2|data[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[14]~13_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(30))))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14))) # 
-- (!\MdM|Ctrl|rdgrant~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|rdgrant~combout\,
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|curr_sum\(30),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \MdM|Matrix2|data[14]~13_combout\);

-- Location: LCCOMB_X17_Y12_N10
\MdM|Matrix2|data[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[10]~14_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(26))))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10))) # 
-- (!\MdM|Ctrl|rdgrant~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|rdgrant~combout\,
	datab => \MdM|Ctrl|curr_sum\(26),
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	combout => \MdM|Matrix2|data[10]~14_combout\);

-- Location: LCCOMB_X19_Y11_N2
\MdM|Matrix2|data[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[8]~10_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(24))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8)) # (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(24),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	combout => \MdM|Matrix2|data[8]~10_combout\);

-- Location: LCCOMB_X18_Y11_N10
\MdM|Matrix2|data[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[1]~17_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(17))))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(1)) # 
-- ((!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datab => \MdM|Ctrl|rdgrant~combout\,
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|curr_sum\(17),
	combout => \MdM|Matrix2|data[1]~17_combout\);

-- Location: LCCOMB_X18_Y11_N8
\MdM|Matrix2|data[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[0]~16_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(16))))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(0)) # 
-- ((!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|curr_sum\(16),
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|Matrix2|data[0]~16_combout\);

-- Location: M9K_X15_Y12_N0
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MdM|Ctrl|curr_state.store~q\,
	portare => \MdM|Ctrl|ALT_INV_curr_state.store~q\,
	portbwe => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk_in~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clr0 => \ALT_INV_rst_n~inputclkctrl_outclk\,
	portadatain => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\,
	portbdatain => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\,
	portaaddr => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\,
	portbaddr => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\,
	portbdataout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y16_N14
\MdM|Ctrl|Mult0|auto_generated|op_2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~44_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT4\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT22\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_2~43\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_2~45\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT4\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT22\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~43\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT4\ 
-- & (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT22\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT4\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT22\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~43\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~44_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~45\);

-- Location: LCCOMB_X21_Y16_N16
\MdM|Ctrl|Mult0|auto_generated|op_2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~46_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT23\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~45\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT23\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~45\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT23\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~45\)) 
-- # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~45\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~47\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT5\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT23\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~45\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT5\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_2~45\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT5\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT23\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~45\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~46_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~47\);

-- Location: LCCOMB_X21_Y16_N18
\MdM|Ctrl|Mult0|auto_generated|op_2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~48_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT24\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT6\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_2~47\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_2~49\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT24\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT6\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~47\))) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT24\ & (\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT6\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT24\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT6\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~47\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~48_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~49\);

-- Location: LCCOMB_X21_Y16_N20
\MdM|Ctrl|Mult0|auto_generated|op_2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~50_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT25\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT7\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~49\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT7\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~49\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT25\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT7\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~49\)) 
-- # (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT7\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~49\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~51\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT25\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT7\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~49\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT25\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_2~49\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT25\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT7\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~49\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~50_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~51\);

-- Location: LCCOMB_X21_Y16_N22
\MdM|Ctrl|Mult0|auto_generated|op_2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~52_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT26\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT8\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_2~51\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_2~53\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT26\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT8\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~51\))) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT26\ & (\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT8\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT26\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT8\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~51\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~52_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~53\);

-- Location: LCCOMB_X21_Y16_N24
\MdM|Ctrl|Mult0|auto_generated|op_2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~54_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT9\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT27\ & (\MdM|Ctrl|Mult0|auto_generated|op_2~53\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT27\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~53\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT9\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT27\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~53\)) 
-- # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT27\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~53\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_2~55\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT9\ & (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT27\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~53\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT9\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_2~53\) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT9\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT27\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~53\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~54_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~55\);

-- Location: LCCOMB_X21_Y16_N26
\MdM|Ctrl|Mult0|auto_generated|op_2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~56_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT28\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT10\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_2~55\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_2~57\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT28\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT10\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~55\))) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT28\ & (\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT10\ & !\MdM|Ctrl|Mult0|auto_generated|op_2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT28\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT10\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~55\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~56_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_2~57\);

-- Location: LCCOMB_X21_Y13_N14
\MdM|Ctrl|Mult0|auto_generated|op_1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~44_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT22\ $ (\MdM|Ctrl|Mult0|auto_generated|op_2~44_combout\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_1~43\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_1~45\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT22\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~44_combout\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~43\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT22\ 
-- & (\MdM|Ctrl|Mult0|auto_generated|op_2~44_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT22\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~44_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~43\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~44_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~45\);

-- Location: LCCOMB_X21_Y13_N16
\MdM|Ctrl|Mult0|auto_generated|op_1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~46_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~46_combout\ & (\MdM|Ctrl|Mult0|auto_generated|op_1~45\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~46_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~45\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~46_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~45\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~46_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|op_1~45\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~47\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT23\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~46_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~45\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT23\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_1~45\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT23\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~46_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~45\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~46_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~47\);

-- Location: LCCOMB_X21_Y13_N18
\MdM|Ctrl|Mult0|auto_generated|op_1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~48_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|op_2~48_combout\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT24\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_1~47\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_1~49\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_2~48_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT24\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~47\))) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~48_combout\ & 
-- (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT24\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_2~48_combout\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT24\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~47\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~48_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~49\);

-- Location: LCCOMB_X21_Y13_N20
\MdM|Ctrl|Mult0|auto_generated|op_1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~50_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT25\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~50_combout\ & (\MdM|Ctrl|Mult0|auto_generated|op_1~49\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~50_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~49\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT25\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~50_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~49\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~50_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|op_1~49\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~51\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT25\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~50_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~49\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT25\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_1~49\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT25\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~50_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~49\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~50_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~51\);

-- Location: LCCOMB_X21_Y13_N22
\MdM|Ctrl|Mult0|auto_generated|op_1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~52_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT26\ $ (\MdM|Ctrl|Mult0|auto_generated|op_2~52_combout\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_1~51\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_1~53\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT26\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~52_combout\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~51\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT26\ 
-- & (\MdM|Ctrl|Mult0|auto_generated|op_2~52_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT26\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~52_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~51\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~52_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~53\);

-- Location: LCCOMB_X21_Y13_N24
\MdM|Ctrl|Mult0|auto_generated|op_1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~54_combout\ = (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT27\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~54_combout\ & (\MdM|Ctrl|Mult0|auto_generated|op_1~53\ & VCC)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~54_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~53\)))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT27\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~54_combout\ & (!\MdM|Ctrl|Mult0|auto_generated|op_1~53\)) # 
-- (!\MdM|Ctrl|Mult0|auto_generated|op_2~54_combout\ & ((\MdM|Ctrl|Mult0|auto_generated|op_1~53\) # (GND)))))
-- \MdM|Ctrl|Mult0|auto_generated|op_1~55\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT27\ & (!\MdM|Ctrl|Mult0|auto_generated|op_2~54_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~53\)) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT27\ & 
-- ((!\MdM|Ctrl|Mult0|auto_generated|op_1~53\) # (!\MdM|Ctrl|Mult0|auto_generated|op_2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT27\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~54_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~53\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~54_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~55\);

-- Location: LCCOMB_X21_Y13_N26
\MdM|Ctrl|Mult0|auto_generated|op_1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~56_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT28\ $ (\MdM|Ctrl|Mult0|auto_generated|op_2~56_combout\ $ (!\MdM|Ctrl|Mult0|auto_generated|op_1~55\)))) # (GND)
-- \MdM|Ctrl|Mult0|auto_generated|op_1~57\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT28\ & ((\MdM|Ctrl|Mult0|auto_generated|op_2~56_combout\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~55\))) # (!\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT28\ 
-- & (\MdM|Ctrl|Mult0|auto_generated|op_2~56_combout\ & !\MdM|Ctrl|Mult0|auto_generated|op_1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT28\,
	datab => \MdM|Ctrl|Mult0|auto_generated|op_2~56_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~55\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~56_combout\,
	cout => \MdM|Ctrl|Mult0|auto_generated|op_1~57\);

-- Location: LCCOMB_X21_Y10_N16
\MdM|Ctrl|Add1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~80_combout\ = ((\MdM|Ctrl|curr_sum\(40) $ (\MdM|Ctrl|Mult0|auto_generated|op_1~44_combout\ $ (!\MdM|Ctrl|Add1~79\)))) # (GND)
-- \MdM|Ctrl|Add1~81\ = CARRY((\MdM|Ctrl|curr_sum\(40) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~44_combout\) # (!\MdM|Ctrl|Add1~79\))) # (!\MdM|Ctrl|curr_sum\(40) & (\MdM|Ctrl|Mult0|auto_generated|op_1~44_combout\ & !\MdM|Ctrl|Add1~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(40),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~44_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~79\,
	combout => \MdM|Ctrl|Add1~80_combout\,
	cout => \MdM|Ctrl|Add1~81\);

-- Location: LCCOMB_X21_Y9_N14
\MdM|Ctrl|curr_sum~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~41_combout\ = (\MdM|Ctrl|Add1~80_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|Add1~80_combout\,
	datad => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~41_combout\);

-- Location: FF_X21_Y9_N15
\MdM|Ctrl|curr_sum[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~41_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(40));

-- Location: LCCOMB_X21_Y10_N18
\MdM|Ctrl|Add1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~82_combout\ = (\MdM|Ctrl|curr_sum\(41) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~46_combout\ & (\MdM|Ctrl|Add1~81\ & VCC)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~46_combout\ & (!\MdM|Ctrl|Add1~81\)))) # (!\MdM|Ctrl|curr_sum\(41) & 
-- ((\MdM|Ctrl|Mult0|auto_generated|op_1~46_combout\ & (!\MdM|Ctrl|Add1~81\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~46_combout\ & ((\MdM|Ctrl|Add1~81\) # (GND)))))
-- \MdM|Ctrl|Add1~83\ = CARRY((\MdM|Ctrl|curr_sum\(41) & (!\MdM|Ctrl|Mult0|auto_generated|op_1~46_combout\ & !\MdM|Ctrl|Add1~81\)) # (!\MdM|Ctrl|curr_sum\(41) & ((!\MdM|Ctrl|Add1~81\) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(41),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~46_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~81\,
	combout => \MdM|Ctrl|Add1~82_combout\,
	cout => \MdM|Ctrl|Add1~83\);

-- Location: LCCOMB_X16_Y10_N24
\MdM|Ctrl|curr_sum~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~42_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.mac~q\,
	datac => \MdM|Ctrl|Add1~82_combout\,
	combout => \MdM|Ctrl|curr_sum~42_combout\);

-- Location: FF_X16_Y10_N25
\MdM|Ctrl|curr_sum[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~42_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(41));

-- Location: LCCOMB_X21_Y10_N20
\MdM|Ctrl|Add1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~84_combout\ = ((\MdM|Ctrl|Mult0|auto_generated|op_1~48_combout\ $ (\MdM|Ctrl|curr_sum\(42) $ (!\MdM|Ctrl|Add1~83\)))) # (GND)
-- \MdM|Ctrl|Add1~85\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_1~48_combout\ & ((\MdM|Ctrl|curr_sum\(42)) # (!\MdM|Ctrl|Add1~83\))) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~48_combout\ & (\MdM|Ctrl|curr_sum\(42) & !\MdM|Ctrl|Add1~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_1~48_combout\,
	datab => \MdM|Ctrl|curr_sum\(42),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~83\,
	combout => \MdM|Ctrl|Add1~84_combout\,
	cout => \MdM|Ctrl|Add1~85\);

-- Location: LCCOMB_X16_Y10_N26
\MdM|Ctrl|curr_sum~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~43_combout\ = (\MdM|Ctrl|Add1~84_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|Add1~84_combout\,
	datac => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~43_combout\);

-- Location: FF_X16_Y10_N27
\MdM|Ctrl|curr_sum[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~43_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(42));

-- Location: LCCOMB_X21_Y10_N22
\MdM|Ctrl|Add1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~86_combout\ = (\MdM|Ctrl|Mult0|auto_generated|op_1~50_combout\ & ((\MdM|Ctrl|curr_sum\(43) & (\MdM|Ctrl|Add1~85\ & VCC)) # (!\MdM|Ctrl|curr_sum\(43) & (!\MdM|Ctrl|Add1~85\)))) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~50_combout\ & 
-- ((\MdM|Ctrl|curr_sum\(43) & (!\MdM|Ctrl|Add1~85\)) # (!\MdM|Ctrl|curr_sum\(43) & ((\MdM|Ctrl|Add1~85\) # (GND)))))
-- \MdM|Ctrl|Add1~87\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_1~50_combout\ & (!\MdM|Ctrl|curr_sum\(43) & !\MdM|Ctrl|Add1~85\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~50_combout\ & ((!\MdM|Ctrl|Add1~85\) # (!\MdM|Ctrl|curr_sum\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_1~50_combout\,
	datab => \MdM|Ctrl|curr_sum\(43),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~85\,
	combout => \MdM|Ctrl|Add1~86_combout\,
	cout => \MdM|Ctrl|Add1~87\);

-- Location: LCCOMB_X16_Y10_N28
\MdM|Ctrl|curr_sum~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~44_combout\ = (\MdM|Ctrl|Add1~86_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|Add1~86_combout\,
	datac => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~44_combout\);

-- Location: FF_X16_Y10_N29
\MdM|Ctrl|curr_sum[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~44_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(43));

-- Location: LCCOMB_X21_Y10_N24
\MdM|Ctrl|Add1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~88_combout\ = ((\MdM|Ctrl|curr_sum\(44) $ (\MdM|Ctrl|Mult0|auto_generated|op_1~52_combout\ $ (!\MdM|Ctrl|Add1~87\)))) # (GND)
-- \MdM|Ctrl|Add1~89\ = CARRY((\MdM|Ctrl|curr_sum\(44) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~52_combout\) # (!\MdM|Ctrl|Add1~87\))) # (!\MdM|Ctrl|curr_sum\(44) & (\MdM|Ctrl|Mult0|auto_generated|op_1~52_combout\ & !\MdM|Ctrl|Add1~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(44),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~52_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~87\,
	combout => \MdM|Ctrl|Add1~88_combout\,
	cout => \MdM|Ctrl|Add1~89\);

-- Location: LCCOMB_X16_Y10_N14
\MdM|Ctrl|curr_sum~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~45_combout\ = (\MdM|Ctrl|Add1~88_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|Add1~88_combout\,
	datac => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~45_combout\);

-- Location: FF_X16_Y10_N15
\MdM|Ctrl|curr_sum[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~45_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(44));

-- Location: LCCOMB_X21_Y10_N26
\MdM|Ctrl|Add1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~90_combout\ = (\MdM|Ctrl|Mult0|auto_generated|op_1~54_combout\ & ((\MdM|Ctrl|curr_sum\(45) & (\MdM|Ctrl|Add1~89\ & VCC)) # (!\MdM|Ctrl|curr_sum\(45) & (!\MdM|Ctrl|Add1~89\)))) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~54_combout\ & 
-- ((\MdM|Ctrl|curr_sum\(45) & (!\MdM|Ctrl|Add1~89\)) # (!\MdM|Ctrl|curr_sum\(45) & ((\MdM|Ctrl|Add1~89\) # (GND)))))
-- \MdM|Ctrl|Add1~91\ = CARRY((\MdM|Ctrl|Mult0|auto_generated|op_1~54_combout\ & (!\MdM|Ctrl|curr_sum\(45) & !\MdM|Ctrl|Add1~89\)) # (!\MdM|Ctrl|Mult0|auto_generated|op_1~54_combout\ & ((!\MdM|Ctrl|Add1~89\) # (!\MdM|Ctrl|curr_sum\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_1~54_combout\,
	datab => \MdM|Ctrl|curr_sum\(45),
	datad => VCC,
	cin => \MdM|Ctrl|Add1~89\,
	combout => \MdM|Ctrl|Add1~90_combout\,
	cout => \MdM|Ctrl|Add1~91\);

-- Location: LCCOMB_X16_Y10_N16
\MdM|Ctrl|curr_sum~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~46_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.mac~q\,
	datac => \MdM|Ctrl|Add1~90_combout\,
	combout => \MdM|Ctrl|curr_sum~46_combout\);

-- Location: FF_X16_Y10_N17
\MdM|Ctrl|curr_sum[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~46_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(45));

-- Location: LCCOMB_X21_Y10_N28
\MdM|Ctrl|Add1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~92_combout\ = ((\MdM|Ctrl|curr_sum\(46) $ (\MdM|Ctrl|Mult0|auto_generated|op_1~56_combout\ $ (!\MdM|Ctrl|Add1~91\)))) # (GND)
-- \MdM|Ctrl|Add1~93\ = CARRY((\MdM|Ctrl|curr_sum\(46) & ((\MdM|Ctrl|Mult0|auto_generated|op_1~56_combout\) # (!\MdM|Ctrl|Add1~91\))) # (!\MdM|Ctrl|curr_sum\(46) & (\MdM|Ctrl|Mult0|auto_generated|op_1~56_combout\ & !\MdM|Ctrl|Add1~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(46),
	datab => \MdM|Ctrl|Mult0|auto_generated|op_1~56_combout\,
	datad => VCC,
	cin => \MdM|Ctrl|Add1~91\,
	combout => \MdM|Ctrl|Add1~92_combout\,
	cout => \MdM|Ctrl|Add1~93\);

-- Location: LCCOMB_X16_Y10_N10
\MdM|Ctrl|curr_sum~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~47_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~92_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MdM|Ctrl|curr_state.mac~q\,
	datad => \MdM|Ctrl|Add1~92_combout\,
	combout => \MdM|Ctrl|curr_sum~47_combout\);

-- Location: FF_X16_Y10_N11
\MdM|Ctrl|curr_sum[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~47_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(46));

-- Location: LCCOMB_X21_Y16_N28
\MdM|Ctrl|Mult0|auto_generated|op_2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_2~58_combout\ = \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT29\ $ (\MdM|Ctrl|Mult0|auto_generated|op_2~57\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|mac_out6~DATAOUT29\,
	datad => \MdM|Ctrl|Mult0|auto_generated|mac_out8~DATAOUT11\,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_2~57\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_2~58_combout\);

-- Location: LCCOMB_X21_Y13_N28
\MdM|Ctrl|Mult0|auto_generated|op_1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Mult0|auto_generated|op_1~58_combout\ = \MdM|Ctrl|Mult0|auto_generated|op_2~58_combout\ $ (\MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT29\ $ (\MdM|Ctrl|Mult0|auto_generated|op_1~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|Mult0|auto_generated|op_2~58_combout\,
	datab => \MdM|Ctrl|Mult0|auto_generated|mac_out4~DATAOUT29\,
	cin => \MdM|Ctrl|Mult0|auto_generated|op_1~57\,
	combout => \MdM|Ctrl|Mult0|auto_generated|op_1~58_combout\);

-- Location: LCCOMB_X21_Y10_N30
\MdM|Ctrl|Add1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|Add1~94_combout\ = \MdM|Ctrl|curr_sum\(47) $ (\MdM|Ctrl|Add1~93\ $ (\MdM|Ctrl|Mult0|auto_generated|op_1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(47),
	datad => \MdM|Ctrl|Mult0|auto_generated|op_1~58_combout\,
	cin => \MdM|Ctrl|Add1~93\,
	combout => \MdM|Ctrl|Add1~94_combout\);

-- Location: LCCOMB_X16_Y10_N12
\MdM|Ctrl|curr_sum~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~48_combout\ = (\MdM|Ctrl|Add1~94_combout\ & \MdM|Ctrl|curr_state.mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|Add1~94_combout\,
	datac => \MdM|Ctrl|curr_state.mac~q\,
	combout => \MdM|Ctrl|curr_sum~48_combout\);

-- Location: FF_X16_Y10_N13
\MdM|Ctrl|curr_sum[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~48_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(47));

-- Location: M9K_X15_Y9_N0
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MdM|Ctrl|curr_state.store~q\,
	portare => \MdM|Ctrl|ALT_INV_curr_state.store~q\,
	portbwe => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk_in~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clr0 => \ALT_INV_rst_n~inputclkctrl_outclk\,
	portadatain => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\,
	portbdatain => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\,
	portaaddr => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\,
	portbaddr => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\,
	portbdataout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y10_N30
\MdM|Matrix2|data[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[31]~31_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(47))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(31)) # 
-- (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(47),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|Matrix2|data[31]~31_combout\);

-- Location: LCCOMB_X16_Y10_N4
\MdM|Matrix2|data[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[30]~30_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(46))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(30)) # 
-- (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(46),
	datab => \MdM|Ctrl|rdgrant~combout\,
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	combout => \MdM|Matrix2|data[30]~30_combout\);

-- Location: LCCOMB_X16_Y10_N18
\MdM|Matrix2|data[29]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[29]~28_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(45))))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) # 
-- ((!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datab => \MdM|Ctrl|curr_sum\(45),
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|Matrix2|data[29]~28_combout\);

-- Location: LCCOMB_X16_Y12_N22
\MdM|Matrix2|data[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[7]~29_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(23))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(7)) # (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(23),
	datab => \MdM|Ctrl|rdgrant~combout\,
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \MdM|Matrix2|data[7]~29_combout\);

-- Location: LCCOMB_X18_Y11_N12
\MdM|Matrix2|data[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[6]~27_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(22))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(6)) # (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(22),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|Matrix2|data[6]~27_combout\);

-- Location: LCCOMB_X14_Y10_N14
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(31),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\);

-- Location: FF_X14_Y10_N15
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31));

-- Location: LCCOMB_X14_Y10_N28
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(30),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\);

-- Location: FF_X14_Y10_N29
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30));

-- Location: LCCOMB_X14_Y10_N10
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(29),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\);

-- Location: FF_X14_Y10_N11
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29));

-- Location: M9K_X15_Y10_N0
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MdM|Ctrl|curr_state.store~q\,
	portare => \MdM|Ctrl|ALT_INV_curr_state.store~q\,
	portbwe => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk_in~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clr0 => \ALT_INV_rst_n~inputclkctrl_outclk\,
	portadatain => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\,
	portbdatain => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\,
	portaaddr => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\,
	portbdataout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y10_N8
\MdM|Matrix2|data[28]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[28]~26_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(44))))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(28))) # 
-- (!\MdM|Ctrl|rdgrant~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.store~q\,
	datab => \MdM|Ctrl|rdgrant~combout\,
	datac => \MdM|Ctrl|curr_sum\(44),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	combout => \MdM|Matrix2|data[28]~26_combout\);

-- Location: LCCOMB_X16_Y10_N6
\MdM|Matrix2|data[27]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[27]~24_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(43))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(27)) # 
-- (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.store~q\,
	datab => \MdM|Ctrl|curr_sum\(43),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|Matrix2|data[27]~24_combout\);

-- Location: LCCOMB_X16_Y10_N20
\MdM|Matrix2|data[26]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[26]~22_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(42))))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(26))) # 
-- (!\MdM|Ctrl|rdgrant~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_state.store~q\,
	datab => \MdM|Ctrl|rdgrant~combout\,
	datac => \MdM|Ctrl|curr_sum\(42),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	combout => \MdM|Matrix2|data[26]~22_combout\);

-- Location: LCCOMB_X16_Y10_N2
\MdM|Matrix2|data[25]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[25]~20_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(41))))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(25)) # 
-- ((!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datab => \MdM|Ctrl|rdgrant~combout\,
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|curr_sum\(41),
	combout => \MdM|Matrix2|data[25]~20_combout\);

-- Location: LCCOMB_X17_Y10_N0
\MdM|Matrix2|data[24]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[24]~18_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(40))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(24)) # 
-- (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(40),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	combout => \MdM|Matrix2|data[24]~18_combout\);

-- Location: LCCOMB_X18_Y11_N2
\MdM|Matrix2|data[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[5]~25_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(21))))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(5)) # 
-- ((!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datab => \MdM|Ctrl|rdgrant~combout\,
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|curr_sum\(21),
	combout => \MdM|Matrix2|data[5]~25_combout\);

-- Location: LCCOMB_X18_Y11_N0
\MdM|Matrix2|data[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[4]~23_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(20))))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(4)) # 
-- ((!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|curr_sum\(20),
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|Matrix2|data[4]~23_combout\);

-- Location: LCCOMB_X18_Y11_N30
\MdM|Matrix2|data[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[3]~21_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(19))))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(3)) # 
-- ((!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datab => \MdM|Ctrl|curr_sum\(19),
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|Matrix2|data[3]~21_combout\);

-- Location: LCCOMB_X18_Y11_N4
\MdM|Matrix2|data[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[2]~19_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(18))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(2)) # (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(18),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|Matrix2|data[2]~19_combout\);

-- Location: LCCOMB_X14_Y10_N8
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(28),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\);

-- Location: FF_X14_Y10_N9
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28));

-- Location: LCCOMB_X14_Y10_N12
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(27),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\);

-- Location: FF_X14_Y10_N13
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27));

-- Location: LCCOMB_X14_Y10_N24
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(26),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\);

-- Location: FF_X14_Y10_N25
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26));

-- Location: LCCOMB_X14_Y10_N22
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(25),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\);

-- Location: FF_X14_Y10_N23
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25));

-- Location: LCCOMB_X14_Y10_N26
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(24),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\);

-- Location: FF_X14_Y10_N27
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24));

-- Location: LCCOMB_X14_Y10_N2
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(23),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X14_Y10_N3
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23));

-- Location: LCCOMB_X14_Y11_N6
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(22),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\);

-- Location: FF_X14_Y11_N7
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22));

-- Location: LCCOMB_X14_Y10_N20
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(21),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X14_Y10_N21
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21));

-- Location: LCCOMB_X16_Y10_N0
\MdM|Matrix2|data[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[23]~3_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(39))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23)) # (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(39),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|Matrix2|data[23]~3_combout\);

-- Location: LCCOMB_X16_Y12_N12
\MdM|Matrix2|data[21]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[21]~7_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(37))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21)) # (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(37),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|Matrix2|data[21]~7_combout\);

-- Location: LCCOMB_X17_Y12_N4
\MdM|Matrix2|data[19]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[19]~0_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(35))))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19))) # 
-- (!\MdM|Ctrl|rdgrant~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|rdgrant~combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|curr_sum\(35),
	combout => \MdM|Matrix2|data[19]~0_combout\);

-- Location: LCCOMB_X16_Y12_N6
\MdM|Matrix2|data[17]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[17]~4_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(33))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17)) # (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(33),
	datab => \MdM|Ctrl|rdgrant~combout\,
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \MdM|Matrix2|data[17]~4_combout\);

-- Location: LCCOMB_X19_Y11_N10
\MdM|Matrix2|data[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[15]~1_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(31))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15)) # (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(31),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	combout => \MdM|Matrix2|data[15]~1_combout\);

-- Location: LCCOMB_X16_Y12_N24
\MdM|Matrix2|data[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[13]~5_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(29))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13)) # (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(29),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|Matrix2|data[13]~5_combout\);

-- Location: LCCOMB_X19_Y11_N6
\MdM|Matrix2|data[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[12]~8_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(28))))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12)) # 
-- ((!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datab => \MdM|Ctrl|curr_sum\(28),
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Ctrl|curr_state.store~q\,
	combout => \MdM|Matrix2|data[12]~8_combout\);

-- Location: LCCOMB_X19_Y11_N12
\MdM|Matrix2|data[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[11]~2_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Ctrl|curr_sum\(27))))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11)) # 
-- ((!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Ctrl|curr_sum\(27),
	combout => \MdM|Matrix2|data[11]~2_combout\);

-- Location: LCCOMB_X16_Y12_N2
\MdM|Matrix2|data[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Matrix2|data[9]~6_combout\ = (\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(25))) # (!\MdM|Ctrl|curr_state.store~q\ & (((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9)) # (!\MdM|Ctrl|rdgrant~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(25),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|Matrix2|data[9]~6_combout\);

-- Location: LCCOMB_X14_Y10_N16
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(19),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X14_Y10_N17
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19));

-- Location: LCCOMB_X14_Y10_N0
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(18),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\);

-- Location: FF_X14_Y10_N1
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18));

-- Location: LCCOMB_X14_Y11_N30
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(17),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X14_Y11_N31
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17));

-- Location: LCCOMB_X14_Y11_N22
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(16),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X14_Y11_N23
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16));

-- Location: LCCOMB_X14_Y11_N10
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(15),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X14_Y11_N11
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: LCCOMB_X14_Y11_N26
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(14),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\);

-- Location: FF_X14_Y11_N27
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: LCCOMB_X14_Y11_N24
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(13),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X14_Y11_N25
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: LCCOMB_X14_Y11_N12
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(12),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X14_Y11_N13
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: LCCOMB_X14_Y11_N20
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X14_Y11_N21
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X14_Y11_N4
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\);

-- Location: FF_X14_Y11_N5
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X14_Y11_N2
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X14_Y11_N3
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X14_Y11_N8
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: FF_X14_Y11_N9
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X14_Y11_N14
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\);

-- Location: FF_X14_Y11_N15
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X14_Y11_N28
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\);

-- Location: FF_X14_Y11_N29
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X14_Y10_N6
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\);

-- Location: FF_X14_Y10_N7
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X14_Y10_N18
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\);

-- Location: FF_X14_Y10_N19
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X14_Y11_N18
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\);

-- Location: FF_X14_Y11_N19
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X14_Y10_N4
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\);

-- Location: FF_X14_Y10_N5
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X14_Y11_N16
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\);

-- Location: FF_X14_Y11_N17
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X14_Y11_N0
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: FF_X14_Y11_N1
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X14_Y12_N18
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X14_Y12_N19
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X14_Y12_N22
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\);

-- Location: LCCOMB_X12_Y17_N12
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X17_Y13_N0
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\);

-- Location: LCCOMB_X17_Y13_N6
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\);

-- Location: LCCOMB_X17_Y13_N8
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\);

-- Location: LCCOMB_X13_Y17_N24
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\);

-- Location: LCCOMB_X12_Y17_N2
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\);

-- Location: FF_X17_Y13_N9
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\,
	sclr => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LCCOMB_X17_Y13_N28
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout\);

-- Location: LCCOMB_X17_Y13_N12
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\);

-- Location: FF_X17_Y13_N1
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	sclr => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X17_Y13_N2
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\);

-- Location: FF_X17_Y13_N3
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\,
	sclr => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X17_Y13_N4
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	cout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\);

-- Location: FF_X17_Y13_N5
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	sclr => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: FF_X17_Y13_N7
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	sclr => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X17_Y13_N16
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X17_Y13_N30
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: LCCOMB_X17_Y13_N24
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X17_Y13_N26
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\);

-- Location: LCCOMB_X12_Y17_N28
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\);

-- Location: LCCOMB_X12_Y17_N14
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\);

-- Location: FF_X12_Y17_N29
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X12_Y17_N24
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\);

-- Location: FF_X12_Y17_N25
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X17_Y13_N22
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X17_Y13_N10
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X12_Y17_N10
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: FF_X12_Y17_N11
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X17_Y13_N18
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X17_Y13_N20
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X12_Y17_N16
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X12_Y17_N17
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X14_Y12_N8
\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	combout => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\);

-- Location: LCCOMB_X18_Y14_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout\);

-- Location: FF_X18_Y14_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q\);

-- Location: LCCOMB_X18_Y14_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout\);

-- Location: FF_X18_Y14_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q\);

-- Location: LCCOMB_X19_Y14_N6
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X19_Y14_N7
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X19_Y14_N18
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\);

-- Location: LCCOMB_X19_Y15_N2
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\);

-- Location: LCCOMB_X19_Y15_N4
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\);

-- Location: LCCOMB_X19_Y15_N12
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\);

-- Location: LCCOMB_X18_Y15_N18
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X18_Y15_N4
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\);

-- Location: FF_X19_Y15_N5
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout\,
	sclr => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X19_Y15_N6
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\);

-- Location: FF_X19_Y15_N7
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	sclr => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X19_Y15_N8
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	cout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\);

-- Location: FF_X19_Y15_N9
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	sclr => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X19_Y15_N10
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\);

-- Location: FF_X19_Y15_N11
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\,
	sclr => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LCCOMB_X18_Y15_N2
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout\);

-- Location: LCCOMB_X18_Y15_N28
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\);

-- Location: FF_X19_Y15_N3
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	sclr => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X18_Y15_N12
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X18_Y15_N14
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X18_Y15_N20
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X18_Y15_N10
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X18_Y15_N6
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X18_Y15_N30
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\);

-- Location: LCCOMB_X18_Y15_N26
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\);

-- Location: LCCOMB_X18_Y15_N16
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout\);

-- Location: FF_X18_Y15_N27
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X18_Y15_N22
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: LCCOMB_X18_Y15_N24
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X18_Y15_N0
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\);

-- Location: FF_X18_Y15_N1
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X18_Y15_N8
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: FF_X18_Y15_N9
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X19_Y15_N24
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X19_Y15_N25
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X19_Y14_N20
\MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\,
	datad => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	combout => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\);

-- Location: LCCOMB_X13_Y13_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\,
	datab => \MdM|Matrix1|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LCCOMB_X13_Y13_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\,
	datac => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\);

-- Location: LCCOMB_X14_Y13_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\);

-- Location: LCCOMB_X13_Y13_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\);

-- Location: FF_X13_Y13_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X11_Y16_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X11_Y16_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X12_Y16_N2
\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	combout => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: LCCOMB_X19_Y16_N8
\MdM|Ctrl|curr_r2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_r2~0_combout\ = (\rst_n~input_o\ & ((\MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(0)) # (!\MdM|Ctrl|curr_state.get_first~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix0|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datac => \rst_n~input_o\,
	datad => \MdM|Ctrl|curr_state.get_first~q\,
	combout => \MdM|Ctrl|curr_r2~0_combout\);

-- Location: LCCOMB_X18_Y11_N24
\MdM|Ctrl|curr_sum~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|Ctrl|curr_sum~15_combout\ = (\MdM|Ctrl|curr_state.mac~q\ & \MdM|Ctrl|Add1~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MdM|Ctrl|curr_state.mac~q\,
	datad => \MdM|Ctrl|Add1~52_combout\,
	combout => \MdM|Ctrl|curr_sum~15_combout\);

-- Location: FF_X18_Y11_N25
\MdM|Ctrl|curr_sum[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_in~inputclkctrl_outclk\,
	d => \MdM|Ctrl|curr_sum~15_combout\,
	sclr => \ALT_INV_rst_n~input_o\,
	ena => \MdM|Ctrl|curr_sum~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MdM|Ctrl|curr_sum\(26));

-- Location: LCCOMB_X17_Y12_N26
\MdM|data[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[10]~14_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(26))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10))))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|rdgrant~combout\,
	datab => \MdM|Ctrl|curr_sum\(26),
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	combout => \MdM|data[10]~14_combout\);

-- Location: LCCOMB_X17_Y12_N8
\MdM|data[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[14]~13_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(30))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14))))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|rdgrant~combout\,
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|curr_sum\(30),
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \MdM|data[14]~13_combout\);

-- Location: LCCOMB_X17_Y12_N28
\HexCtrl|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|Mux1~0_combout\ = (\HexCtrl|cnt\(0) & (((\MdM|data[14]~13_combout\) # (\HexCtrl|cnt\(1))))) # (!\HexCtrl|cnt\(0) & (\MdM|data[10]~14_combout\ & ((!\HexCtrl|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|data[10]~14_combout\,
	datab => \HexCtrl|cnt\(0),
	datac => \MdM|data[14]~13_combout\,
	datad => \HexCtrl|cnt\(1),
	combout => \HexCtrl|Mux1~0_combout\);

-- Location: LCCOMB_X17_Y12_N30
\MdM|data[22]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[22]~15_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(38))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22))))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(38),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	combout => \MdM|data[22]~15_combout\);

-- Location: LCCOMB_X17_Y12_N6
\MdM|data[18]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[18]~12_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(34))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18))))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|rdgrant~combout\,
	datab => \MdM|Ctrl|curr_sum\(34),
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	combout => \MdM|data[18]~12_combout\);

-- Location: LCCOMB_X17_Y12_N16
\HexCtrl|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|Mux1~1_combout\ = (\HexCtrl|cnt\(1) & ((\HexCtrl|Mux1~0_combout\ & (\MdM|data[22]~15_combout\)) # (!\HexCtrl|Mux1~0_combout\ & ((\MdM|data[18]~12_combout\))))) # (!\HexCtrl|cnt\(1) & (\HexCtrl|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HexCtrl|cnt\(1),
	datab => \HexCtrl|Mux1~0_combout\,
	datac => \MdM|data[22]~15_combout\,
	datad => \MdM|data[18]~12_combout\,
	combout => \HexCtrl|Mux1~1_combout\);

-- Location: LCCOMB_X16_Y12_N30
\MdM|data[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[13]~5_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(29))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13))))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(29),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|data[13]~5_combout\);

-- Location: LCCOMB_X16_Y12_N16
\MdM|data[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[9]~6_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(25))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9))))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(25),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|data[9]~6_combout\);

-- Location: LCCOMB_X16_Y12_N10
\HexCtrl|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|Mux2~0_combout\ = (\HexCtrl|cnt\(0) & ((\MdM|data[13]~5_combout\) # ((\HexCtrl|cnt\(1))))) # (!\HexCtrl|cnt\(0) & (((!\HexCtrl|cnt\(1) & \MdM|data[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|data[13]~5_combout\,
	datab => \HexCtrl|cnt\(0),
	datac => \HexCtrl|cnt\(1),
	datad => \MdM|data[9]~6_combout\,
	combout => \HexCtrl|Mux2~0_combout\);

-- Location: LCCOMB_X16_Y12_N4
\MdM|data[17]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[17]~4_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(33))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17))))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(33),
	datab => \MdM|Ctrl|rdgrant~combout\,
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \MdM|data[17]~4_combout\);

-- Location: LCCOMB_X16_Y12_N28
\MdM|data[21]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[21]~7_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(37))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21))))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(37),
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|rdgrant~combout\,
	combout => \MdM|data[21]~7_combout\);

-- Location: LCCOMB_X16_Y12_N14
\HexCtrl|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|Mux2~1_combout\ = (\HexCtrl|Mux2~0_combout\ & (((\MdM|data[21]~7_combout\) # (!\HexCtrl|cnt\(1))))) # (!\HexCtrl|Mux2~0_combout\ & (\MdM|data[17]~4_combout\ & (\HexCtrl|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HexCtrl|Mux2~0_combout\,
	datab => \MdM|data[17]~4_combout\,
	datac => \HexCtrl|cnt\(1),
	datad => \MdM|data[21]~7_combout\,
	combout => \HexCtrl|Mux2~1_combout\);

-- Location: LCCOMB_X19_Y11_N22
\MdM|data[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[12]~8_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Ctrl|curr_sum\(28)))) # (!\MdM|Ctrl|curr_state.store~q\ & (\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12)))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datab => \MdM|Ctrl|curr_sum\(28),
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Ctrl|curr_state.store~q\,
	combout => \MdM|data[12]~8_combout\);

-- Location: LCCOMB_X19_Y11_N30
\MdM|data[20]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[20]~11_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Ctrl|curr_sum\(36)))) # (!\MdM|Ctrl|curr_state.store~q\ & (\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20)))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datab => \MdM|Ctrl|curr_sum\(36),
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Ctrl|curr_state.store~q\,
	combout => \MdM|data[20]~11_combout\);

-- Location: LCCOMB_X19_Y11_N26
\MdM|data[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[8]~10_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(24))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8))))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(24),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	combout => \MdM|data[8]~10_combout\);

-- Location: LCCOMB_X19_Y11_N16
\MdM|data[16]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[16]~9_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(32))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16))))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(32),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	combout => \MdM|data[16]~9_combout\);

-- Location: LCCOMB_X19_Y11_N28
\HexCtrl|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|Mux3~0_combout\ = (\HexCtrl|cnt\(0) & (((\HexCtrl|cnt\(1))))) # (!\HexCtrl|cnt\(0) & ((\HexCtrl|cnt\(1) & ((!\MdM|data[16]~9_combout\))) # (!\HexCtrl|cnt\(1) & (!\MdM|data[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|data[8]~10_combout\,
	datab => \HexCtrl|cnt\(0),
	datac => \HexCtrl|cnt\(1),
	datad => \MdM|data[16]~9_combout\,
	combout => \HexCtrl|Mux3~0_combout\);

-- Location: LCCOMB_X19_Y11_N8
\HexCtrl|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|Mux3~1_combout\ = (\HexCtrl|cnt\(0) & ((\HexCtrl|Mux3~0_combout\ & ((!\MdM|data[20]~11_combout\))) # (!\HexCtrl|Mux3~0_combout\ & (!\MdM|data[12]~8_combout\)))) # (!\HexCtrl|cnt\(0) & (((\HexCtrl|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|data[12]~8_combout\,
	datab => \HexCtrl|cnt\(0),
	datac => \MdM|data[20]~11_combout\,
	datad => \HexCtrl|Mux3~0_combout\,
	combout => \HexCtrl|Mux3~1_combout\);

-- Location: LCCOMB_X17_Y12_N18
\MdM|data[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[23]~3_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(39))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23))))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(39),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	combout => \MdM|data[23]~3_combout\);

-- Location: LCCOMB_X19_Y11_N0
\MdM|data[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[15]~1_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & (\MdM|Ctrl|curr_sum\(31))) # (!\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15))))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|curr_sum\(31),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	combout => \MdM|data[15]~1_combout\);

-- Location: LCCOMB_X19_Y11_N18
\MdM|data[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[11]~2_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Ctrl|curr_sum\(27)))) # (!\MdM|Ctrl|curr_state.store~q\ & (\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \MdM|Ctrl|curr_state.store~q\,
	datac => \MdM|Ctrl|rdgrant~combout\,
	datad => \MdM|Ctrl|curr_sum\(27),
	combout => \MdM|data[11]~2_combout\);

-- Location: LCCOMB_X19_Y11_N20
\HexCtrl|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|Mux0~0_combout\ = (\HexCtrl|cnt\(1) & (((\HexCtrl|cnt\(0))))) # (!\HexCtrl|cnt\(1) & ((\HexCtrl|cnt\(0) & (\MdM|data[15]~1_combout\)) # (!\HexCtrl|cnt\(0) & ((\MdM|data[11]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|data[15]~1_combout\,
	datab => \MdM|data[11]~2_combout\,
	datac => \HexCtrl|cnt\(1),
	datad => \HexCtrl|cnt\(0),
	combout => \HexCtrl|Mux0~0_combout\);

-- Location: LCCOMB_X17_Y12_N0
\MdM|data[19]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MdM|data[19]~0_combout\ = ((\MdM|Ctrl|curr_state.store~q\ & ((\MdM|Ctrl|curr_sum\(35)))) # (!\MdM|Ctrl|curr_state.store~q\ & (\MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))) # (!\MdM|Ctrl|rdgrant~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MdM|Ctrl|rdgrant~combout\,
	datab => \MdM|Matrix2|RamMatrixAltera|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datac => \MdM|Ctrl|curr_state.store~q\,
	datad => \MdM|Ctrl|curr_sum\(35),
	combout => \MdM|data[19]~0_combout\);

-- Location: LCCOMB_X17_Y12_N20
\HexCtrl|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|Mux0~1_combout\ = (\HexCtrl|cnt\(1) & ((\HexCtrl|Mux0~0_combout\ & (\MdM|data[23]~3_combout\)) # (!\HexCtrl|Mux0~0_combout\ & ((\MdM|data[19]~0_combout\))))) # (!\HexCtrl|cnt\(1) & (((\HexCtrl|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HexCtrl|cnt\(1),
	datab => \MdM|data[23]~3_combout\,
	datac => \HexCtrl|Mux0~0_combout\,
	datad => \MdM|data[19]~0_combout\,
	combout => \HexCtrl|Mux0~1_combout\);

-- Location: LCCOMB_X18_Y23_N8
\HexCtrl|seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|seg[0]~0_combout\ = (\HexCtrl|Mux1~1_combout\ & ((\HexCtrl|Mux2~1_combout\) # ((!\HexCtrl|Mux3~1_combout\ & !\HexCtrl|Mux0~1_combout\)))) # (!\HexCtrl|Mux1~1_combout\ & ((\HexCtrl|Mux3~1_combout\) # (\HexCtrl|Mux2~1_combout\ $ 
-- (\HexCtrl|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HexCtrl|Mux1~1_combout\,
	datab => \HexCtrl|Mux2~1_combout\,
	datac => \HexCtrl|Mux3~1_combout\,
	datad => \HexCtrl|Mux0~1_combout\,
	combout => \HexCtrl|seg[0]~0_combout\);

-- Location: LCCOMB_X18_Y23_N2
\HexCtrl|seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|seg[1]~1_combout\ = (\HexCtrl|Mux2~1_combout\ & ((\HexCtrl|Mux3~1_combout\ & (!\HexCtrl|Mux1~1_combout\)) # (!\HexCtrl|Mux3~1_combout\ & ((!\HexCtrl|Mux0~1_combout\))))) # (!\HexCtrl|Mux2~1_combout\ & ((\HexCtrl|Mux3~1_combout\ $ 
-- (\HexCtrl|Mux0~1_combout\)) # (!\HexCtrl|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HexCtrl|Mux1~1_combout\,
	datab => \HexCtrl|Mux2~1_combout\,
	datac => \HexCtrl|Mux3~1_combout\,
	datad => \HexCtrl|Mux0~1_combout\,
	combout => \HexCtrl|seg[1]~1_combout\);

-- Location: LCCOMB_X18_Y23_N12
\HexCtrl|seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|seg[2]~2_combout\ = (\HexCtrl|Mux1~1_combout\ & (((!\HexCtrl|Mux2~1_combout\ & !\HexCtrl|Mux3~1_combout\)) # (!\HexCtrl|Mux0~1_combout\))) # (!\HexCtrl|Mux1~1_combout\ & (((\HexCtrl|Mux0~1_combout\) # (!\HexCtrl|Mux3~1_combout\)) # 
-- (!\HexCtrl|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HexCtrl|Mux1~1_combout\,
	datab => \HexCtrl|Mux2~1_combout\,
	datac => \HexCtrl|Mux3~1_combout\,
	datad => \HexCtrl|Mux0~1_combout\,
	combout => \HexCtrl|seg[2]~2_combout\);

-- Location: LCCOMB_X18_Y23_N22
\HexCtrl|seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|seg[3]~3_combout\ = (\HexCtrl|Mux2~1_combout\ & ((\HexCtrl|Mux1~1_combout\ & (\HexCtrl|Mux3~1_combout\)) # (!\HexCtrl|Mux1~1_combout\ & ((!\HexCtrl|Mux0~1_combout\) # (!\HexCtrl|Mux3~1_combout\))))) # (!\HexCtrl|Mux2~1_combout\ & 
-- ((\HexCtrl|Mux0~1_combout\) # (\HexCtrl|Mux1~1_combout\ $ (\HexCtrl|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HexCtrl|Mux1~1_combout\,
	datab => \HexCtrl|Mux2~1_combout\,
	datac => \HexCtrl|Mux3~1_combout\,
	datad => \HexCtrl|Mux0~1_combout\,
	combout => \HexCtrl|seg[3]~3_combout\);

-- Location: LCCOMB_X18_Y23_N16
\HexCtrl|seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|seg[4]~4_combout\ = (\HexCtrl|Mux2~1_combout\ & (((\HexCtrl|Mux3~1_combout\) # (\HexCtrl|Mux0~1_combout\)))) # (!\HexCtrl|Mux2~1_combout\ & ((\HexCtrl|Mux1~1_combout\ & ((\HexCtrl|Mux0~1_combout\))) # (!\HexCtrl|Mux1~1_combout\ & 
-- (\HexCtrl|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HexCtrl|Mux1~1_combout\,
	datab => \HexCtrl|Mux2~1_combout\,
	datac => \HexCtrl|Mux3~1_combout\,
	datad => \HexCtrl|Mux0~1_combout\,
	combout => \HexCtrl|seg[4]~4_combout\);

-- Location: LCCOMB_X18_Y23_N26
\HexCtrl|seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|seg[5]~5_combout\ = (\HexCtrl|Mux1~1_combout\ & ((\HexCtrl|Mux2~1_combout\ & ((\HexCtrl|Mux3~1_combout\) # (\HexCtrl|Mux0~1_combout\))) # (!\HexCtrl|Mux2~1_combout\ & ((!\HexCtrl|Mux0~1_combout\))))) # (!\HexCtrl|Mux1~1_combout\ & 
-- ((\HexCtrl|Mux0~1_combout\) # ((!\HexCtrl|Mux2~1_combout\ & \HexCtrl|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HexCtrl|Mux1~1_combout\,
	datab => \HexCtrl|Mux2~1_combout\,
	datac => \HexCtrl|Mux3~1_combout\,
	datad => \HexCtrl|Mux0~1_combout\,
	combout => \HexCtrl|seg[5]~5_combout\);

-- Location: LCCOMB_X18_Y23_N20
\HexCtrl|seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|seg[6]~6_combout\ = (\HexCtrl|Mux0~1_combout\) # ((\HexCtrl|Mux1~1_combout\ & ((\HexCtrl|Mux3~1_combout\) # (!\HexCtrl|Mux2~1_combout\))) # (!\HexCtrl|Mux1~1_combout\ & (\HexCtrl|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HexCtrl|Mux1~1_combout\,
	datab => \HexCtrl|Mux2~1_combout\,
	datac => \HexCtrl|Mux3~1_combout\,
	datad => \HexCtrl|Mux0~1_combout\,
	combout => \HexCtrl|seg[6]~6_combout\);

-- Location: LCCOMB_X16_Y12_N0
\HexCtrl|dig[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|dig[3]~0_combout\ = (\HexCtrl|cnt\(1) & !\HexCtrl|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HexCtrl|cnt\(1),
	datad => \HexCtrl|cnt\(0),
	combout => \HexCtrl|dig[3]~0_combout\);

-- Location: LCCOMB_X17_Y12_N2
\HexCtrl|dig[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|dig[3]~1_combout\ = (\HexCtrl|cnt\(1)) # (\HexCtrl|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HexCtrl|cnt\(1),
	datad => \HexCtrl|cnt\(0),
	combout => \HexCtrl|dig[3]~1_combout\);

-- Location: LCCOMB_X16_Y12_N26
\HexCtrl|dig[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|dig[3]~2_combout\ = (!\HexCtrl|cnt\(1) & \HexCtrl|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HexCtrl|cnt\(1),
	datad => \HexCtrl|cnt\(0),
	combout => \HexCtrl|dig[3]~2_combout\);

-- Location: LCCOMB_X16_Y12_N20
\HexCtrl|dig[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \HexCtrl|dig[3]~3_combout\ = (!\HexCtrl|cnt\(0)) # (!\HexCtrl|cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HexCtrl|cnt\(1),
	datad => \HexCtrl|cnt\(0),
	combout => \HexCtrl|dig[3]~3_combout\);

-- Location: LCCOMB_X13_Y21_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X16_Y14_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X11_Y16_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


