#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x214ae80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x214b010 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2157700 .functor NOT 1, L_0x2182d30, C4<0>, C4<0>, C4<0>;
L_0x2182a90 .functor XOR 1, L_0x2182930, L_0x21829f0, C4<0>, C4<0>;
L_0x2182c20 .functor XOR 1, L_0x2182a90, L_0x2182b50, C4<0>, C4<0>;
v0x217e5b0_0 .net *"_ivl_10", 0 0, L_0x2182b50;  1 drivers
v0x217e6b0_0 .net *"_ivl_12", 0 0, L_0x2182c20;  1 drivers
v0x217e790_0 .net *"_ivl_2", 0 0, L_0x2180440;  1 drivers
v0x217e850_0 .net *"_ivl_4", 0 0, L_0x2182930;  1 drivers
v0x217e930_0 .net *"_ivl_6", 0 0, L_0x21829f0;  1 drivers
v0x217ea60_0 .net *"_ivl_8", 0 0, L_0x2182a90;  1 drivers
v0x217eb40_0 .net "a", 0 0, v0x217af30_0;  1 drivers
v0x217ebe0_0 .net "b", 0 0, v0x217afd0_0;  1 drivers
v0x217ec80_0 .net "c", 0 0, v0x217b070_0;  1 drivers
v0x217ed20_0 .var "clk", 0 0;
v0x217edc0_0 .net "d", 0 0, v0x217b1b0_0;  1 drivers
v0x217ee60_0 .net "q_dut", 0 0, L_0x21827d0;  1 drivers
v0x217ef00_0 .net "q_ref", 0 0, L_0x2157770;  1 drivers
v0x217efa0_0 .var/2u "stats1", 159 0;
v0x217f040_0 .var/2u "strobe", 0 0;
v0x217f0e0_0 .net "tb_match", 0 0, L_0x2182d30;  1 drivers
v0x217f1a0_0 .net "tb_mismatch", 0 0, L_0x2157700;  1 drivers
v0x217f260_0 .net "wavedrom_enable", 0 0, v0x217b2a0_0;  1 drivers
v0x217f300_0 .net "wavedrom_title", 511 0, v0x217b340_0;  1 drivers
L_0x2180440 .concat [ 1 0 0 0], L_0x2157770;
L_0x2182930 .concat [ 1 0 0 0], L_0x2157770;
L_0x21829f0 .concat [ 1 0 0 0], L_0x21827d0;
L_0x2182b50 .concat [ 1 0 0 0], L_0x2157770;
L_0x2182d30 .cmp/eeq 1, L_0x2180440, L_0x2182c20;
S_0x214b1a0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x214b010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2136ea0 .functor OR 1, v0x217af30_0, v0x217afd0_0, C4<0>, C4<0>;
L_0x214b900 .functor OR 1, v0x217b070_0, v0x217b1b0_0, C4<0>, C4<0>;
L_0x2157770 .functor AND 1, L_0x2136ea0, L_0x214b900, C4<1>, C4<1>;
v0x2157970_0 .net *"_ivl_0", 0 0, L_0x2136ea0;  1 drivers
v0x2157a10_0 .net *"_ivl_2", 0 0, L_0x214b900;  1 drivers
v0x2136ff0_0 .net "a", 0 0, v0x217af30_0;  alias, 1 drivers
v0x2137090_0 .net "b", 0 0, v0x217afd0_0;  alias, 1 drivers
v0x217a3b0_0 .net "c", 0 0, v0x217b070_0;  alias, 1 drivers
v0x217a4c0_0 .net "d", 0 0, v0x217b1b0_0;  alias, 1 drivers
v0x217a580_0 .net "q", 0 0, L_0x2157770;  alias, 1 drivers
S_0x217a6e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x214b010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x217af30_0 .var "a", 0 0;
v0x217afd0_0 .var "b", 0 0;
v0x217b070_0 .var "c", 0 0;
v0x217b110_0 .net "clk", 0 0, v0x217ed20_0;  1 drivers
v0x217b1b0_0 .var "d", 0 0;
v0x217b2a0_0 .var "wavedrom_enable", 0 0;
v0x217b340_0 .var "wavedrom_title", 511 0;
E_0x2145e20/0 .event negedge, v0x217b110_0;
E_0x2145e20/1 .event posedge, v0x217b110_0;
E_0x2145e20 .event/or E_0x2145e20/0, E_0x2145e20/1;
E_0x2146070 .event posedge, v0x217b110_0;
E_0x212f9f0 .event negedge, v0x217b110_0;
S_0x217aa30 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x217a6e0;
 .timescale -12 -12;
v0x217ac30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x217ad30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x217a6e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x217b4a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x214b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x217f630 .functor NOT 1, v0x217af30_0, C4<0>, C4<0>, C4<0>;
L_0x217f6c0 .functor NOT 1, v0x217afd0_0, C4<0>, C4<0>, C4<0>;
L_0x217f750 .functor AND 1, L_0x217f630, L_0x217f6c0, C4<1>, C4<1>;
L_0x217f7c0 .functor NOT 1, v0x217b070_0, C4<0>, C4<0>, C4<0>;
L_0x217f860 .functor AND 1, L_0x217f750, L_0x217f7c0, C4<1>, C4<1>;
L_0x217f970 .functor AND 1, L_0x217f860, v0x217b1b0_0, C4<1>, C4<1>;
L_0x217fa70 .functor NOT 1, v0x217af30_0, C4<0>, C4<0>, C4<0>;
L_0x217fae0 .functor NOT 1, v0x217afd0_0, C4<0>, C4<0>, C4<0>;
L_0x217fba0 .functor AND 1, L_0x217fa70, L_0x217fae0, C4<1>, C4<1>;
L_0x217fcb0 .functor AND 1, L_0x217fba0, v0x217b070_0, C4<1>, C4<1>;
L_0x217fdd0 .functor NOT 1, v0x217b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x217fe40 .functor AND 1, L_0x217fcb0, L_0x217fdd0, C4<1>, C4<1>;
L_0x217ff70 .functor OR 1, L_0x217f970, L_0x217fe40, C4<0>, C4<0>;
L_0x2180080 .functor NOT 1, v0x217af30_0, C4<0>, C4<0>, C4<0>;
L_0x217ff00 .functor AND 1, L_0x2180080, v0x217afd0_0, C4<1>, C4<1>;
L_0x21801c0 .functor NOT 1, v0x217b070_0, C4<0>, C4<0>, C4<0>;
L_0x21802c0 .functor AND 1, L_0x217ff00, L_0x21801c0, C4<1>, C4<1>;
L_0x21803d0 .functor NOT 1, v0x217b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x21804e0 .functor AND 1, L_0x21802c0, L_0x21803d0, C4<1>, C4<1>;
L_0x21805f0 .functor OR 1, L_0x217ff70, L_0x21804e0, C4<0>, C4<0>;
L_0x21807b0 .functor NOT 1, v0x217b070_0, C4<0>, C4<0>, C4<0>;
L_0x2180930 .functor AND 1, v0x217afd0_0, L_0x21807b0, C4<1>, C4<1>;
L_0x2180bc0 .functor AND 1, L_0x2180930, v0x217b1b0_0, C4<1>, C4<1>;
L_0x2180d90 .functor OR 1, L_0x21805f0, L_0x2180bc0, C4<0>, C4<0>;
L_0x2180f70 .functor AND 1, v0x217afd0_0, v0x217b070_0, C4<1>, C4<1>;
L_0x2180fe0 .functor NOT 1, v0x217b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x2181130 .functor AND 1, L_0x2180f70, L_0x2180fe0, C4<1>, C4<1>;
L_0x2181240 .functor OR 1, L_0x2180d90, L_0x2181130, C4<0>, C4<0>;
L_0x2181440 .functor AND 1, v0x217afd0_0, v0x217b070_0, C4<1>, C4<1>;
L_0x21814b0 .functor AND 1, L_0x2181440, v0x217b1b0_0, C4<1>, C4<1>;
L_0x2181670 .functor OR 1, L_0x2181240, L_0x21814b0, C4<0>, C4<0>;
L_0x2181780 .functor NOT 1, v0x217afd0_0, C4<0>, C4<0>, C4<0>;
L_0x2181900 .functor AND 1, v0x217af30_0, L_0x2181780, C4<1>, C4<1>;
L_0x2181ad0 .functor NOT 1, v0x217b070_0, C4<0>, C4<0>, C4<0>;
L_0x2181c60 .functor AND 1, L_0x2181900, L_0x2181ad0, C4<1>, C4<1>;
L_0x2181d70 .functor NOT 1, v0x217b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x2181f10 .functor AND 1, L_0x2181c60, L_0x2181d70, C4<1>, C4<1>;
L_0x2182020 .functor OR 1, L_0x2181670, L_0x2181f10, C4<0>, C4<0>;
L_0x2182270 .functor NOT 1, v0x217afd0_0, C4<0>, C4<0>, C4<0>;
L_0x21822e0 .functor AND 1, v0x217af30_0, L_0x2182270, C4<1>, C4<1>;
L_0x21824f0 .functor AND 1, L_0x21822e0, v0x217b070_0, C4<1>, C4<1>;
L_0x21825b0 .functor AND 1, L_0x21824f0, v0x217b1b0_0, C4<1>, C4<1>;
L_0x21827d0 .functor OR 1, L_0x2182020, L_0x21825b0, C4<0>, C4<0>;
v0x217b790_0 .net *"_ivl_0", 0 0, L_0x217f630;  1 drivers
v0x217b870_0 .net *"_ivl_10", 0 0, L_0x217f970;  1 drivers
v0x217b950_0 .net *"_ivl_12", 0 0, L_0x217fa70;  1 drivers
v0x217ba40_0 .net *"_ivl_14", 0 0, L_0x217fae0;  1 drivers
v0x217bb20_0 .net *"_ivl_16", 0 0, L_0x217fba0;  1 drivers
v0x217bc50_0 .net *"_ivl_18", 0 0, L_0x217fcb0;  1 drivers
v0x217bd30_0 .net *"_ivl_2", 0 0, L_0x217f6c0;  1 drivers
v0x217be10_0 .net *"_ivl_20", 0 0, L_0x217fdd0;  1 drivers
v0x217bef0_0 .net *"_ivl_22", 0 0, L_0x217fe40;  1 drivers
v0x217bfd0_0 .net *"_ivl_24", 0 0, L_0x217ff70;  1 drivers
v0x217c0b0_0 .net *"_ivl_26", 0 0, L_0x2180080;  1 drivers
v0x217c190_0 .net *"_ivl_28", 0 0, L_0x217ff00;  1 drivers
v0x217c270_0 .net *"_ivl_30", 0 0, L_0x21801c0;  1 drivers
v0x217c350_0 .net *"_ivl_32", 0 0, L_0x21802c0;  1 drivers
v0x217c430_0 .net *"_ivl_34", 0 0, L_0x21803d0;  1 drivers
v0x217c510_0 .net *"_ivl_36", 0 0, L_0x21804e0;  1 drivers
v0x217c5f0_0 .net *"_ivl_38", 0 0, L_0x21805f0;  1 drivers
v0x217c6d0_0 .net *"_ivl_4", 0 0, L_0x217f750;  1 drivers
v0x217c7b0_0 .net *"_ivl_40", 0 0, L_0x21807b0;  1 drivers
v0x217c890_0 .net *"_ivl_42", 0 0, L_0x2180930;  1 drivers
v0x217c970_0 .net *"_ivl_44", 0 0, L_0x2180bc0;  1 drivers
v0x217ca50_0 .net *"_ivl_46", 0 0, L_0x2180d90;  1 drivers
v0x217cb30_0 .net *"_ivl_48", 0 0, L_0x2180f70;  1 drivers
v0x217cc10_0 .net *"_ivl_50", 0 0, L_0x2180fe0;  1 drivers
v0x217ccf0_0 .net *"_ivl_52", 0 0, L_0x2181130;  1 drivers
v0x217cdd0_0 .net *"_ivl_54", 0 0, L_0x2181240;  1 drivers
v0x217ceb0_0 .net *"_ivl_56", 0 0, L_0x2181440;  1 drivers
v0x217cf90_0 .net *"_ivl_58", 0 0, L_0x21814b0;  1 drivers
v0x217d070_0 .net *"_ivl_6", 0 0, L_0x217f7c0;  1 drivers
v0x217d150_0 .net *"_ivl_60", 0 0, L_0x2181670;  1 drivers
v0x217d230_0 .net *"_ivl_62", 0 0, L_0x2181780;  1 drivers
v0x217d310_0 .net *"_ivl_64", 0 0, L_0x2181900;  1 drivers
v0x217d3f0_0 .net *"_ivl_66", 0 0, L_0x2181ad0;  1 drivers
v0x217d6e0_0 .net *"_ivl_68", 0 0, L_0x2181c60;  1 drivers
v0x217d7c0_0 .net *"_ivl_70", 0 0, L_0x2181d70;  1 drivers
v0x217d8a0_0 .net *"_ivl_72", 0 0, L_0x2181f10;  1 drivers
v0x217d980_0 .net *"_ivl_74", 0 0, L_0x2182020;  1 drivers
v0x217da60_0 .net *"_ivl_76", 0 0, L_0x2182270;  1 drivers
v0x217db40_0 .net *"_ivl_78", 0 0, L_0x21822e0;  1 drivers
v0x217dc20_0 .net *"_ivl_8", 0 0, L_0x217f860;  1 drivers
v0x217dd00_0 .net *"_ivl_80", 0 0, L_0x21824f0;  1 drivers
v0x217dde0_0 .net *"_ivl_82", 0 0, L_0x21825b0;  1 drivers
v0x217dec0_0 .net "a", 0 0, v0x217af30_0;  alias, 1 drivers
v0x217df60_0 .net "b", 0 0, v0x217afd0_0;  alias, 1 drivers
v0x217e050_0 .net "c", 0 0, v0x217b070_0;  alias, 1 drivers
v0x217e140_0 .net "d", 0 0, v0x217b1b0_0;  alias, 1 drivers
v0x217e230_0 .net "q", 0 0, L_0x21827d0;  alias, 1 drivers
S_0x217e390 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x214b010;
 .timescale -12 -12;
E_0x2145bc0 .event anyedge, v0x217f040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x217f040_0;
    %nor/r;
    %assign/vec4 v0x217f040_0, 0;
    %wait E_0x2145bc0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x217a6e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %wait E_0x212f9f0;
    %wait E_0x2146070;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2145e20;
    %load/vec4 v0x217af30_0;
    %load/vec4 v0x217afd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x217b070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x217b1b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x217ad30;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2145e20;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x214b010;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217ed20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217f040_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x214b010;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x217ed20_0;
    %inv;
    %store/vec4 v0x217ed20_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x214b010;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x217b110_0, v0x217f1a0_0, v0x217eb40_0, v0x217ebe0_0, v0x217ec80_0, v0x217edc0_0, v0x217ef00_0, v0x217ee60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x214b010;
T_7 ;
    %load/vec4 v0x217efa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x217efa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x217efa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x217efa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x217efa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x217efa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x217efa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x214b010;
T_8 ;
    %wait E_0x2145e20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x217efa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217efa0_0, 4, 32;
    %load/vec4 v0x217f0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x217efa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217efa0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x217efa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217efa0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x217ef00_0;
    %load/vec4 v0x217ef00_0;
    %load/vec4 v0x217ee60_0;
    %xor;
    %load/vec4 v0x217ef00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x217efa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217efa0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x217efa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217efa0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit3/iter3/response4/top_module.sv";
