<profile>

<ReportVersion>
<Version>2025.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xck26-sfvc784-2LV-c</Part>
<TopModelName>Block_entry_proc_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2</TopModelName>
<TargetClockPeriod>4.00</TargetClockPeriod>
<ClockUncertainty>1.08</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>loop auto-rewind stp (delay=0 cycles)</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.920</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>10</Best-caseLatency>
<Average-caseLatency>10</Average-caseLatency>
<Worst-caseLatency>10</Worst-caseLatency>
<Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
<Interval-min>9</Interval-min>
<Interval-max>9</Interval-max>
<PerformancePragma>-</PerformancePragma>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_99_1_VITIS_LOOP_100_2>
<Slack>2.92</Slack>
<TripCount>9</TripCount>
<isPerfectNested>0</isPerfectNested>
<Latency>8</Latency>
<AbsoluteTimeLatency>32</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
<PerformancePragma>-</PerformancePragma>
<InstanceList>
</InstanceList>
</VITIS_LOOP_99_1_VITIS_LOOP_100_2>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>C:/RP-FPGA/cnn_aceler.cpp:100~C:/RP-FPGA/cnn_aceler.cpp:99</SourceLocation>
<SummaryOfLoopViolations>
<VITIS_LOOP_99_1_VITIS_LOOP_100_2>
<Name>VITIS_LOOP_99_1_VITIS_LOOP_100_2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>C:/RP-FPGA/cnn_aceler.cpp:100~C:/RP-FPGA/cnn_aceler.cpp:99</SourceLocation>
</VITIS_LOOP_99_1_VITIS_LOOP_100_2>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>155</FF>
<LUT>140</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>288</BRAM_18K>
<DSP>1248</DSP>
<FF>234240</FF>
<LUT>117120</LUT>
<URAM>64</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Block_entry_proc_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Block_entry_proc_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Block_entry_proc_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Block_entry_proc_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Block_entry_proc_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Block_entry_proc_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_AWVALID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_AWREADY</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_AWADDR</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_AWID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_AWLEN</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_AWSIZE</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_AWBURST</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_AWLOCK</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_AWCACHE</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_AWPROT</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_AWQOS</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_AWREGION</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_AWUSER</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_WVALID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_WREADY</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_WDATA</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_WSTRB</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_WLAST</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_WID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_WUSER</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_ARVALID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_ARREADY</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_ARADDR</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_ARID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_ARLEN</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_ARSIZE</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_ARBURST</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_ARLOCK</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_ARCACHE</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_ARPROT</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_ARQOS</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_ARREGION</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_ARUSER</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_RVALID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_RREADY</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_RDATA</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_RLAST</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_RID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_RFIFONUM</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>10</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_RUSER</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_RRESP</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_BVALID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_BREADY</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_BRESP</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_BID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_0_BUSER</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>sext_ln99</name>
<Object>sext_ln99</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>63</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_17_ou</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_17_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_17_ou_ap_vld</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_17_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_18_ou</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_18_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_18_ou_ap_vld</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_18_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_19_ou</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_19_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_19_ou_ap_vld</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_19_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_20_ou</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_20_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_20_ou_ap_vld</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_20_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_21_ou</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_21_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_21_ou_ap_vld</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_21_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_22_ou</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_22_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_22_ou_ap_vld</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_22_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_23_ou</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_23_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_23_ou_ap_vld</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_23_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_24_ou</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_24_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_24_ou_ap_vld</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_24_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_25_ou</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_25_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_25_ou_ap_vld</name>
<Object>cnn_accel_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_8_ap_q_mode_5_ap_o_mode_3_0_kern_25_ou</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
