/dts-v1/;

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "unknown,unknown";
	model = "unknown,unknown";
	chosen {
		bootargs = "earlyprintk console=hvc0 loglevel=15";
	};
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <125000000>;
		CPU0: cpu@0 {
			device_type = "cpu";
			reg = <0>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv64imafdc";
			mmu-type = "riscv,sv39";
			clock-frequency = <125000000>;
			CPU0_intc: interrupt-controller {
				#interrupt-cells = <1>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
			};
		};
	};
	memory {
		device_type = "memory";
		reg = <0x80000000 0x08000000>;
	};
	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,dma {
			compatible = "shared-dma-pool";
			reg = <0xC0000000 0x08000000>;
			linux,dma-default;
			no-map;
		};
	};
	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		ranges;
		clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&CPU0_intc 3 &CPU0_intc 7>;
			reg = <0x02000000 0x00010000>;
		};
		plic: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&CPU0_intc 11 &CPU0_intc 9>;
			reg = <0x0c000000 0x00400000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <16>;
		};
	};

	virtio_block@40000000 {
		compatible = "virtio,mmio";
		reg = <0x40000000 0x100>;
		interrupt-parent = <&plic>;
		interrupts = <0>;
	};
	virtio_block@40001000 {
		compatible = "virtio,mmio";
		reg = <0x40001000 0x1000>;
		interrupt-parent = <&plic>;
		interrupts = <1>;
	};
	virtio_block@40002000 {
		compatible = "virtio,mmio";
		reg = <0x40002000 0x1000>;
		interrupt-parent = <&plic>;
		interrupts = <2>;
	};

    htif {
        compatible = "ucb,htif0";
    };
};
